TimeQuest Timing Analyzer report for SoC_Brain
Mon Jul 23 20:19:29 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clk_llc'
 13. Slow 1200mV 100C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 100C Model Setup: 'clk_div[1]'
 15. Slow 1200mV 100C Model Setup: 'vadr[14]'
 16. Slow 1200mV 100C Model Setup: 'clk_llc2'
 17. Slow 1200mV 100C Model Setup: 'href'
 18. Slow 1200mV 100C Model Setup: 'odd'
 19. Slow 1200mV 100C Model Hold: 'clk_llc'
 20. Slow 1200mV 100C Model Hold: 'clk_div[1]'
 21. Slow 1200mV 100C Model Hold: 'clk_llc2'
 22. Slow 1200mV 100C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 100C Model Hold: 'vadr[14]'
 24. Slow 1200mV 100C Model Hold: 'href'
 25. Slow 1200mV 100C Model Hold: 'odd'
 26. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc2'
 27. Slow 1200mV 100C Model Minimum Pulse Width: 'href'
 28. Slow 1200mV 100C Model Minimum Pulse Width: 'odd'
 29. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_div[1]'
 30. Slow 1200mV 100C Model Minimum Pulse Width: 'vadr[14]'
 31. Slow 1200mV 100C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. MTBF Summary
 40. Synchronizer Summary
 41. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
172. Slow 1200mV -40C Model Fmax Summary
173. Slow 1200mV -40C Model Setup Summary
174. Slow 1200mV -40C Model Hold Summary
175. Slow 1200mV -40C Model Recovery Summary
176. Slow 1200mV -40C Model Removal Summary
177. Slow 1200mV -40C Model Minimum Pulse Width Summary
178. Slow 1200mV -40C Model Setup: 'clk_llc'
179. Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
180. Slow 1200mV -40C Model Setup: 'clk_div[1]'
181. Slow 1200mV -40C Model Setup: 'vadr[14]'
182. Slow 1200mV -40C Model Setup: 'clk_llc2'
183. Slow 1200mV -40C Model Setup: 'href'
184. Slow 1200mV -40C Model Setup: 'odd'
185. Slow 1200mV -40C Model Hold: 'clk_llc'
186. Slow 1200mV -40C Model Hold: 'clk_div[1]'
187. Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
188. Slow 1200mV -40C Model Hold: 'clk_llc2'
189. Slow 1200mV -40C Model Hold: 'vadr[14]'
190. Slow 1200mV -40C Model Hold: 'href'
191. Slow 1200mV -40C Model Hold: 'odd'
192. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'
193. Slow 1200mV -40C Model Minimum Pulse Width: 'href'
194. Slow 1200mV -40C Model Minimum Pulse Width: 'odd'
195. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'
196. Slow 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'
197. Slow 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
198. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc'
199. Setup Times
200. Hold Times
201. Clock to Output Times
202. Minimum Clock to Output Times
203. Propagation Delay
204. Minimum Propagation Delay
205. MTBF Summary
206. Synchronizer Summary
207. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
208. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
209. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
210. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
211. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
212. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
213. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
214. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
215. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
216. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
217. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
218. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
219. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
220. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
221. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
222. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
223. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
233. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
234. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
235. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
236. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
237. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
238. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
239. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
240. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
241. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
242. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
243. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
244. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
245. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
246. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
247. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
248. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
249. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
250. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
251. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
252. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
253. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
254. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
255. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
256. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
257. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
258. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
259. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
260. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
261. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
262. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
263. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
264. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
265. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
266. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
267. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
268. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
269. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
270. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
271. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
272. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
273. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
274. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
275. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
276. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
277. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
278. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
279. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
280. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
281. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
282. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
283. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
284. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
285. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
286. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
287. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
288. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
289. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
290. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
291. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
292. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
293. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
294. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
295. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
296. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
297. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
298. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
299. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
300. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
301. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
302. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
303. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
304. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
305. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
306. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
307. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
308. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
309. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
310. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
311. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
312. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
313. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
314. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
315. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
316. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
317. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
318. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
319. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
320. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
321. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
322. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
323. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
324. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
325. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
326. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
327. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
328. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
329. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
330. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
331. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
332. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
333. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
334. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
335. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
336. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
337. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
338. Fast 1200mV -40C Model Setup Summary
339. Fast 1200mV -40C Model Hold Summary
340. Fast 1200mV -40C Model Recovery Summary
341. Fast 1200mV -40C Model Removal Summary
342. Fast 1200mV -40C Model Minimum Pulse Width Summary
343. Fast 1200mV -40C Model Setup: 'clk_llc'
344. Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
345. Fast 1200mV -40C Model Setup: 'clk_div[1]'
346. Fast 1200mV -40C Model Setup: 'vadr[14]'
347. Fast 1200mV -40C Model Setup: 'clk_llc2'
348. Fast 1200mV -40C Model Setup: 'href'
349. Fast 1200mV -40C Model Setup: 'odd'
350. Fast 1200mV -40C Model Hold: 'clk_llc'
351. Fast 1200mV -40C Model Hold: 'clk_div[1]'
352. Fast 1200mV -40C Model Hold: 'clk_llc2'
353. Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
354. Fast 1200mV -40C Model Hold: 'vadr[14]'
355. Fast 1200mV -40C Model Hold: 'href'
356. Fast 1200mV -40C Model Hold: 'odd'
357. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'
358. Fast 1200mV -40C Model Minimum Pulse Width: 'href'
359. Fast 1200mV -40C Model Minimum Pulse Width: 'odd'
360. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'
361. Fast 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'
362. Fast 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
363. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc'
364. Setup Times
365. Hold Times
366. Clock to Output Times
367. Minimum Clock to Output Times
368. Propagation Delay
369. Minimum Propagation Delay
370. MTBF Summary
371. Synchronizer Summary
372. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
373. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
374. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
375. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
376. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
377. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
378. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
379. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
380. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
381. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
382. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
383. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
384. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
385. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
386. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
387. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
388. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
389. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
390. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
391. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
392. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
393. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
394. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
395. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
396. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
397. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
398. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
399. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
400. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
401. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
402. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
403. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
404. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
405. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
406. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
407. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
408. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
409. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
410. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
411. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
412. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
413. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
414. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
415. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
416. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
417. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
418. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
419. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
420. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
421. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
422. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
423. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
424. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
425. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
426. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
427. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
428. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
429. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
430. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
431. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
432. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
433. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
434. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
435. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
436. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
437. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
438. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
439. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
440. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
441. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
442. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
443. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
444. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
445. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
446. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
447. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
448. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
449. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
450. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
451. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
452. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
453. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
454. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
455. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
456. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
457. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
458. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
459. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
460. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
461. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
462. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
463. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
464. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
465. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
466. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
467. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
468. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
469. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
470. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
471. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
472. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
473. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
474. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
475. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
476. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
477. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
478. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
479. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
480. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
481. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
482. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
483. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
484. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
485. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
486. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
487. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
488. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
489. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
490. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
491. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
492. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
493. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
494. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
495. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
496. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
497. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
498. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
499. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
500. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
501. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
502. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
503. Multicorner Timing Analysis Summary
504. Setup Times
505. Hold Times
506. Clock to Output Times
507. Minimum Clock to Output Times
508. Propagation Delay
509. Minimum Propagation Delay
510. Board Trace Model Assignments
511. Input Transition Times
512. Signal Integrity Metrics (Slow 1200mv n40c Model)
513. Signal Integrity Metrics (Slow 1200mv 100c Model)
514. Signal Integrity Metrics (Fast 1200mv n40c Model)
515. Setup Transfers
516. Hold Transfers
517. Report TCCS
518. Report RSKM
519. Unconstrained Paths
520. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; SoC_Brain                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE75U19I7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.76        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  76.0%      ;
;     Processors 3-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; clk_div[1]                                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_div[1] }                                           ;
; clk_llc                                              ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_llc }                                              ;
; clk_llc2                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_llc2 }                                             ;
; href                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { href }                                                 ;
; odd                                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { odd }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 27        ; 100         ;       ;        ;           ;            ; false    ; clk_llc ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; vadr[14]                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { vadr[14] }                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 4.7 MHz     ; 4.7 MHz         ; clk_llc                                              ;                                                               ;
; 111.25 MHz  ; 111.25 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 125.74 MHz  ; 125.74 MHz      ; clk_div[1]                                           ;                                                               ;
; 543.77 MHz  ; 437.64 MHz      ; vadr[14]                                             ; limit due to minimum period restriction (tmin)                ;
; 802.57 MHz  ; 250.0 MHz       ; clk_llc2                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1254.71 MHz ; 250.0 MHz       ; href                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1254.71 MHz ; 250.0 MHz       ; odd                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                            ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; clk_llc                                              ; -175.820 ; -2190.814     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -33.410  ; -11477.547    ;
; clk_div[1]                                           ; -6.953   ; -376.106      ;
; vadr[14]                                             ; -0.839   ; -3.119        ;
; clk_llc2                                             ; -0.246   ; -0.246        ;
; href                                                 ; 0.203    ; 0.000         ;
; odd                                                  ; 0.203    ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.626 ; -15.796       ;
; clk_div[1]                                           ; -1.280 ; -11.385       ;
; clk_llc2                                             ; -0.082 ; -0.082        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.130  ; 0.000         ;
; vadr[14]                                             ; 0.415  ; 0.000         ;
; href                                                 ; 0.449  ; 0.000         ;
; odd                                                  ; 0.449  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.570        ;
; href                                                 ; -3.000 ; -4.285        ;
; odd                                                  ; -3.000 ; -4.285        ;
; clk_div[1]                                           ; -2.710 ; -160.080      ;
; vadr[14]                                             ; -1.285 ; -7.710        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.710  ; 0.000         ;
; clk_llc                                              ; 18.273 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_llc'                                                                 ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -175.820 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.089     ; 212.766    ;
; -175.803 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.089     ; 212.749    ;
; -175.714 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.089     ; 212.660    ;
; -175.701 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.089     ; 212.647    ;
; -175.635 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.089     ; 212.581    ;
; -175.554 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.502    ;
; -175.537 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.485    ;
; -175.528 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.089     ; 212.474    ;
; -175.463 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.089     ; 212.409    ;
; -175.448 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.396    ;
; -175.435 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.383    ;
; -175.427 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.375    ;
; -175.417 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.365    ;
; -175.410 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.358    ;
; -175.400 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.348    ;
; -175.369 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.317    ;
; -175.321 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.269    ;
; -175.311 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.259    ;
; -175.308 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.256    ;
; -175.298 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.246    ;
; -175.262 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.210    ;
; -175.242 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.190    ;
; -175.232 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.180    ;
; -175.197 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.145    ;
; -175.135 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.083    ;
; -175.125 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.073    ;
; -175.075 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.089     ; 212.021    ;
; -175.070 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.018    ;
; -175.060 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 212.008    ;
; -174.965 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.089     ; 211.911    ;
; -174.826 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 212.186    ;
; -174.809 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 211.757    ;
; -174.809 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 212.169    ;
; -174.720 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 212.080    ;
; -174.707 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 212.067    ;
; -174.699 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 211.647    ;
; -174.697 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 212.057    ;
; -174.691 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 212.051    ;
; -174.682 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 211.630    ;
; -174.680 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 212.040    ;
; -174.674 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 212.034    ;
; -174.672 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 211.620    ;
; -174.641 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 212.001    ;
; -174.591 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.951    ;
; -174.585 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.945    ;
; -174.578 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.938    ;
; -174.572 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 211.520    ;
; -174.572 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.932    ;
; -174.562 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.087     ; 211.510    ;
; -174.534 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.894    ;
; -174.512 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.872    ;
; -174.506 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.866    ;
; -174.469 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.829    ;
; -174.405 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.765    ;
; -174.399 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.759    ;
; -174.340 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.700    ;
; -174.334 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.694    ;
; -174.290 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.650    ;
; -174.273 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.633    ;
; -174.184 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.544    ;
; -174.171 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.531    ;
; -174.105 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.465    ;
; -174.081 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.441    ;
; -173.998 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.358    ;
; -173.971 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.331    ;
; -173.952 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.312    ;
; -173.946 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.306    ;
; -173.933 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.293    ;
; -173.842 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.202    ;
; -173.836 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 211.196    ;
; -173.545 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 210.905    ;
; -173.435 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.325      ; 210.795    ;
; -132.278 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.113     ; 169.200    ;
; -132.012 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.936    ;
; -131.909 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.113     ; 168.831    ;
; -131.885 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.809    ;
; -131.875 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.799    ;
; -131.834 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.113     ; 168.756    ;
; -131.665 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.113     ; 168.587    ;
; -131.643 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.567    ;
; -131.594 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.113     ; 168.516    ;
; -131.568 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.492    ;
; -131.516 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.440    ;
; -131.506 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.430    ;
; -131.441 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.365    ;
; -131.431 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.355    ;
; -131.399 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.323    ;
; -131.328 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.252    ;
; -131.284 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 168.620    ;
; -131.272 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.196    ;
; -131.262 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.186    ;
; -131.214 ; H_DIFF[4]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.113     ; 168.136    ;
; -131.201 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.125    ;
; -131.191 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 168.115    ;
; -131.155 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 168.491    ;
; -131.149 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 168.485    ;
; -130.948 ; H_DIFF[4]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 167.872    ;
; -130.915 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 168.251    ;
; -130.840 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.301      ; 168.176    ;
; -130.821 ; H_DIFF[4]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.111     ; 167.745    ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -33.410 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.738     ; 29.662     ;
; -33.399 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 29.660     ;
; -33.332 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.738     ; 29.584     ;
; -33.321 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 29.582     ;
; -33.302 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.738     ; 29.554     ;
; -33.291 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 29.552     ;
; -33.290 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.738     ; 29.542     ;
; -33.279 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 29.540     ;
; -33.209 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 29.434     ;
; -33.162 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.721     ; 29.431     ;
; -33.138 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.707     ; 29.421     ;
; -33.131 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 29.356     ;
; -33.128 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.738     ; 29.380     ;
; -33.117 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 29.378     ;
; -33.103 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 29.323     ;
; -33.101 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 29.326     ;
; -33.094 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.725     ; 29.359     ;
; -33.089 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 29.314     ;
; -33.084 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.721     ; 29.353     ;
; -33.061 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.709     ; 29.342     ;
; -33.060 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.707     ; 29.343     ;
; -33.054 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.721     ; 29.323     ;
; -33.042 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.721     ; 29.311     ;
; -33.040 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.738     ; 29.292     ;
; -33.030 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.707     ; 29.313     ;
; -33.029 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 29.290     ;
; -33.025 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 29.245     ;
; -33.018 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.707     ; 29.301     ;
; -33.016 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.725     ; 29.281     ;
; -32.995 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 29.215     ;
; -32.986 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.725     ; 29.251     ;
; -32.983 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 29.203     ;
; -32.983 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.709     ; 29.264     ;
; -32.974 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.725     ; 29.239     ;
; -32.955 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.777     ; 29.168     ;
; -32.953 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.709     ; 29.234     ;
; -32.941 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.709     ; 29.222     ;
; -32.935 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 29.155     ;
; -32.927 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 29.152     ;
; -32.880 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.721     ; 29.149     ;
; -32.877 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.777     ; 29.090     ;
; -32.869 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.733     ; 29.126     ;
; -32.867 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 29.092     ;
; -32.857 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 29.077     ;
; -32.856 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.707     ; 29.139     ;
; -32.847 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.777     ; 29.060     ;
; -32.839 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.732     ; 29.097     ;
; -32.839 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 29.064     ;
; -32.835 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.777     ; 29.048     ;
; -32.833 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.733     ; 29.090     ;
; -32.827 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 29.047     ;
; -32.821 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 29.041     ;
; -32.815 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 29.035     ;
; -32.812 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.725     ; 29.077     ;
; -32.792 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.721     ; 29.061     ;
; -32.791 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.733     ; 29.048     ;
; -32.789 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 29.014     ;
; -32.788 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.734     ; 29.044     ;
; -32.779 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.709     ; 29.060     ;
; -32.768 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.707     ; 29.051     ;
; -32.761 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.733     ; 29.018     ;
; -32.761 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.732     ; 29.019     ;
; -32.759 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 28.984     ;
; -32.755 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.733     ; 29.012     ;
; -32.749 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.733     ; 29.006     ;
; -32.747 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 28.972     ;
; -32.739 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 28.970     ;
; -32.733 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 28.953     ;
; -32.731 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.732     ; 28.989     ;
; -32.725 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.733     ; 28.982     ;
; -32.724 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.725     ; 28.989     ;
; -32.719 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.732     ; 28.977     ;
; -32.713 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.733     ; 28.970     ;
; -32.710 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.734     ; 28.966     ;
; -32.691 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.709     ; 28.972     ;
; -32.680 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.734     ; 28.936     ;
; -32.673 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.777     ; 28.886     ;
; -32.668 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.734     ; 28.924     ;
; -32.661 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 28.892     ;
; -32.655 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.735     ; 28.910     ;
; -32.653 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 28.873     ;
; -32.640 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.747     ; 28.883     ;
; -32.631 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 28.862     ;
; -32.619 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.759     ; 28.850     ;
; -32.611 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.730     ; 28.871     ;
; -32.607 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.753     ; 28.844     ;
; -32.600 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.755     ; 28.835     ;
; -32.587 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.733     ; 28.844     ;
; -32.585 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.777     ; 28.798     ;
; -32.585 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.765     ; 28.810     ;
; -32.577 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.735     ; 28.832     ;
; -32.567 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.751     ; 28.806     ;
; -32.565 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.770     ; 28.785     ;
; -32.564 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.727     ; 28.827     ;
; -32.562 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.747     ; 28.805     ;
; -32.557 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.732     ; 28.815     ;
; -32.551 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.733     ; 28.808     ;
; -32.549 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.750     ; 28.789     ;
; -32.547 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.735     ; 28.802     ;
; -32.535 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.735     ; 28.790     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.953 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 8.172      ;
; -6.798 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.204      ; 8.041      ;
; -6.754 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.187      ; 7.980      ;
; -6.748 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.970      ;
; -6.745 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.175      ; 7.959      ;
; -6.737 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 7.968      ;
; -6.722 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.185      ; 7.946      ;
; -6.706 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 7.915      ;
; -6.699 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.926      ;
; -6.696 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 7.882      ;
; -6.693 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.191      ; 7.923      ;
; -6.683 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.905      ;
; -6.680 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.136      ; 7.855      ;
; -6.677 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.205      ; 7.921      ;
; -6.671 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 7.871      ;
; -6.670 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.190      ; 7.899      ;
; -6.664 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 7.895      ;
; -6.663 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.205      ; 7.907      ;
; -6.660 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.176      ; 7.875      ;
; -6.646 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 7.858      ;
; -6.644 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.168      ; 7.851      ;
; -6.597 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.831      ;
; -6.587 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 7.804      ;
; -6.575 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.198      ; 7.812      ;
; -6.567 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 7.798      ;
; -6.553 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.194      ; 7.786      ;
; -6.523 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.175      ; 7.737      ;
; -6.519 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.201      ; 7.759      ;
; -6.517 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.189      ; 7.745      ;
; -6.515 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.753      ;
; -6.499 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.197      ; 7.735      ;
; -6.461 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.205      ; 7.705      ;
; -6.458 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.685      ;
; -6.452 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.679      ;
; -6.450 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.165      ; 7.654      ;
; -6.412 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.216      ; 7.667      ;
; -6.404 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.142      ; 7.585      ;
; -6.387 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.614      ;
; -6.384 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.205      ; 7.628      ;
; -6.368 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.606      ;
; -6.362 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.596      ;
; -6.359 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.187      ; 7.585      ;
; -6.352 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.590      ;
; -6.351 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.204      ; 7.594      ;
; -6.349 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.202      ; 7.590      ;
; -6.336 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.197      ; 7.572      ;
; -6.332 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.557      ;
; -6.320 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 7.541      ;
; -6.313 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.200      ; 7.552      ;
; -6.311 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 7.503      ;
; -6.311 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.538      ;
; -6.310 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.159      ; 7.508      ;
; -6.309 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.562      ;
; -6.307 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.203      ; 7.549      ;
; -6.299 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.202      ; 7.540      ;
; -6.297 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.212      ; 7.548      ;
; -6.297 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.531      ;
; -6.294 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 7.481      ;
; -6.292 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.212      ; 7.543      ;
; -6.291 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.217      ; 7.547      ;
; -6.285 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 7.497      ;
; -6.284 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.202      ; 7.525      ;
; -6.278 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.204      ; 7.521      ;
; -6.277 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.217      ; 7.533      ;
; -6.274 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.501      ;
; -6.264 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.190      ; 7.493      ;
; -6.260 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.185      ; 7.484      ;
; -6.259 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.201      ; 7.499      ;
; -6.258 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 7.477      ;
; -6.253 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.487      ;
; -6.251 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.485      ;
; -6.247 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.191      ; 7.477      ;
; -6.246 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.468      ;
; -6.244 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.466      ;
; -6.242 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.200      ; 7.481      ;
; -6.236 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.200      ; 7.475      ;
; -6.234 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.191      ; 7.464      ;
; -6.227 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.193      ; 7.459      ;
; -6.225 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.450      ;
; -6.221 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.446      ;
; -6.221 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.193      ; 7.453      ;
; -6.221 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.212      ; 7.472      ;
; -6.211 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.207      ; 7.457      ;
; -6.211 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 7.428      ;
; -6.206 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.190      ; 7.435      ;
; -6.205 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 7.422      ;
; -6.201 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.190      ; 7.430      ;
; -6.201 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.155      ; 7.395      ;
; -6.198 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.196      ; 7.433      ;
; -6.197 ; vadr_B[3]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.422      ;
; -6.195 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.155      ; 7.389      ;
; -6.192 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.430      ;
; -6.189 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.210      ; 7.438      ;
; -6.188 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.191      ; 7.418      ;
; -6.186 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.424      ;
; -6.185 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 7.368      ;
; -6.182 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.191      ; 7.412      ;
; -6.180 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.414      ;
; -6.179 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 7.362      ;
; -6.176 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.213      ; 7.428      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'vadr[14]'                                                                   ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -0.839 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.760      ;
; -0.831 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.752      ;
; -0.828 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.749      ;
; -0.812 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.733      ;
; -0.740 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.661      ;
; -0.736 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.657      ;
; -0.705 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.626      ;
; -0.697 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.618      ;
; -0.697 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.618      ;
; -0.521 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.364      ; 1.883      ;
; -0.433 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.364      ; 1.795      ;
; -0.429 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.364      ; 1.791      ;
; -0.385 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.364      ; 1.747      ;
; -0.297 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.364      ; 1.659      ;
; -0.257 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.096     ; 1.159      ;
; -0.226 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.147      ;
; -0.224 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.145      ;
; -0.221 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.142      ;
; -0.199 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.120      ;
; -0.197 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.118      ;
; 0.149  ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 0.772      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_llc2'                                                               ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.246 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.078     ; 1.166      ;
; -0.006 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 2.821      ; 3.547      ;
; 0.148  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.078     ; 0.772      ;
; 0.549  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 2.821      ; 3.492      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.203 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.043     ; 0.772      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.203 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.043     ; 0.772      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.626 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 1.687      ;
; -1.496 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 1.817      ;
; -0.888 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.978      ; 2.435      ;
; -0.884 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.429      ;
; -0.883 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.430      ;
; -0.882 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.431      ;
; -0.824 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.489      ;
; -0.807 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.988      ; 2.526      ;
; -0.790 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.974      ; 2.529      ;
; -0.780 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.533      ;
; -0.774 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.990      ; 2.561      ;
; -0.770 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.543      ;
; -0.749 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.564      ;
; -0.745 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.568      ;
; -0.743 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.570      ;
; -0.739 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.574      ;
; -0.739 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.574      ;
; -0.738 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.575      ;
; -0.703 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.610      ;
; -0.698 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.615      ;
; -0.695 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.970      ; 2.620      ;
; -0.681 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.632      ;
; -0.609 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.704      ;
; -0.546 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.767      ;
; -0.527 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.990      ; 2.808      ;
; -0.516 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.797      ;
; -0.515 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.798      ;
; -0.515 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.896      ; 2.829      ;
; -0.494 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.896      ; 2.850      ;
; -0.491 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.822      ;
; -0.458 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.855      ;
; -0.455 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.968      ; 2.858      ;
; 0.066  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.178      ;
; 0.138  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.250      ;
; 0.327  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.896      ; 3.439      ;
; 0.371  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.483      ;
; 0.373  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.485      ;
; 0.374  ; href                             ; vdata_B[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.485      ;
; 0.374  ; href                             ; vdata_C[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.485      ;
; 0.374  ; href                             ; vdata_B[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.485      ;
; 0.374  ; href                             ; vdata_C[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.485      ;
; 0.374  ; href                             ; vdata_B[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.485      ;
; 0.374  ; href                             ; vdata_C[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.485      ;
; 0.374  ; href                             ; vdata_B[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.485      ;
; 0.374  ; href                             ; vdata_C[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.485      ;
; 0.374  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.485      ;
; 0.374  ; href                             ; vdata_B[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.485      ;
; 0.374  ; href                             ; vdata_C[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.485      ;
; 0.409  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.521      ;
; 0.410  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.896      ; 3.522      ;
; 0.411  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.523      ;
; 0.414  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.678      ;
; 0.449  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.713      ;
; 0.451  ; href                             ; vdata_B[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.562      ;
; 0.451  ; href                             ; vdata_C[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.562      ;
; 0.451  ; href                             ; vdata_B[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.562      ;
; 0.451  ; href                             ; vdata_C[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.562      ;
; 0.451  ; href                             ; vdata_B[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.562      ;
; 0.451  ; href                             ; vdata_C[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.562      ;
; 0.451  ; href                             ; vdata_B[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.562      ;
; 0.451  ; href                             ; vdata_C[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.562      ;
; 0.451  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.562      ;
; 0.451  ; href                             ; vdata_B[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.562      ;
; 0.451  ; href                             ; vdata_C[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.895      ; 3.562      ;
; 0.456  ; Cr_Data1[1]                      ; B1_int[7]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.720      ;
; 0.457  ; href                             ; vdata[0]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.569      ;
; 0.457  ; href                             ; vdata[1]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.569      ;
; 0.457  ; href                             ; vdata[3]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.569      ;
; 0.457  ; href                             ; vdata[5]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.569      ;
; 0.457  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.569      ;
; 0.457  ; href                             ; vdata[9]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.569      ;
; 0.457  ; href                             ; vdata[10]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.569      ;
; 0.457  ; href                             ; vdata[12]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.569      ;
; 0.457  ; href                             ; vdata[14]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.569      ;
; 0.458  ; Cb_Data1[6]                      ; C_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.723      ;
; 0.469  ; href                             ; vdata[11]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.469  ; href                             ; vdata[13]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.469  ; href                             ; vdata[15]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.469  ; href                             ; vdata[0]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.469  ; href                             ; vdata[1]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.469  ; href                             ; vdata[3]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.469  ; href                             ; vdata[5]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.469  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.469  ; href                             ; vdata[9]   ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.469  ; href                             ; vdata[10]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.469  ; href                             ; vdata[12]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.469  ; href                             ; vdata[14]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.581      ;
; 0.479  ; href                             ; vdata[11]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.591      ;
; 0.479  ; href                             ; vdata[13]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.591      ;
; 0.479  ; href                             ; vdata[15]  ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.591      ;
; 0.619  ; href                             ; vdata_B[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 3.731      ;
; 0.629  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.893      ;
; 0.629  ; Cb_Data1[1]                      ; B2_int[5]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.894      ;
; 0.636  ; S_DATA[7]                        ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.900      ;
; 0.637  ; S_DATA[7]                        ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.901      ;
; 0.642  ; A_int[10]                        ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.906      ;
; 0.645  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.910      ;
; 0.646  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.910      ;
; 0.698  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.962      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_div[1]'                                                                                                                                                               ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.280 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; 0.000        ; 4.024      ; 2.960      ;
; -0.853 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; 0.000        ; 4.024      ; 3.387      ;
; -0.742 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; -0.500       ; 4.024      ; 2.998      ;
; -0.525 ; odd        ; vadr[14]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[0]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[1]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[2]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[3]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[4]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[5]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[6]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[7]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[8]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[9]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[10]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[11]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[12]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.525 ; odd        ; vadr[13]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.058      ; 3.749      ;
; -0.490 ; vadr[14]   ; vadr[14]                                                                                                    ; vadr[14]     ; clk_div[1]  ; 0.000        ; 4.058      ; 4.006      ;
; -0.341 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; -0.500       ; 4.024      ; 3.399      ;
; -0.243 ; href       ; vadr_B[2]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.018      ; 3.991      ;
; -0.243 ; href       ; vadr_B[6]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.016      ; 3.989      ;
; -0.243 ; href       ; vadr_B[7]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.016      ; 3.989      ;
; -0.242 ; href       ; vadr_B[11]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 4.016      ; 3.990      ;
; -0.232 ; href       ; vadr_B[9]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.016      ; 4.000      ;
; -0.174 ; href       ; vadr_B[8]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.012      ; 4.054      ;
; 0.086  ; vadr[14]   ; vadr[14]                                                                                                    ; vadr[14]     ; clk_div[1]  ; -0.500       ; 4.058      ; 4.082      ;
; 0.125  ; odd        ; vadr[14]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[0]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[1]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[2]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[3]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[4]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[5]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[6]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[7]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[8]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[9]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[10]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[11]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[12]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.125  ; odd        ; vadr[13]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.058      ; 3.899      ;
; 0.311  ; href       ; vadr_B[11]                                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 4.016      ; 4.043      ;
; 0.367  ; href       ; vadr_B[6]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.016      ; 4.099      ;
; 0.367  ; href       ; vadr_B[7]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.016      ; 4.099      ;
; 0.374  ; href       ; vadr_B[2]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.018      ; 4.108      ;
; 0.387  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; 0.000        ; 1.336      ; 1.939      ;
; 0.393  ; href       ; vadr_B[9]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.016      ; 4.125      ;
; 0.395  ; href       ; vadr_B[8]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.012      ; 4.123      ;
; 0.410  ; vadr_B[9]  ; vadr_B[9]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.411  ; vadr_B[11] ; vadr_B[11]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.674      ;
; 0.411  ; vadr_B[8]  ; vadr_B[8]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.674      ;
; 0.411  ; vadr_B[7]  ; vadr_B[7]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.674      ;
; 0.411  ; vadr_B[6]  ; vadr_B[6]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.674      ;
; 0.411  ; vadr_B[2]  ; vadr_B[2]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.674      ;
; 0.663  ; vadr[5]    ; vadr[5]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.928      ;
; 0.664  ; vadr[2]    ; vadr[2]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.929      ;
; 0.664  ; vadr[1]    ; vadr[1]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.929      ;
; 0.665  ; vadr[12]   ; vadr[12]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.930      ;
; 0.665  ; vadr[11]   ; vadr[11]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.930      ;
; 0.665  ; vadr[10]   ; vadr[10]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.930      ;
; 0.665  ; vadr[9]    ; vadr[9]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.930      ;
; 0.665  ; vadr[7]    ; vadr[7]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.930      ;
; 0.665  ; vadr[4]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.930      ;
; 0.665  ; vadr[3]    ; vadr[3]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.930      ;
; 0.668  ; vadr[8]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.933      ;
; 0.668  ; vadr[6]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.933      ;
; 0.686  ; vadr[13]   ; vadr[13]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.951      ;
; 0.690  ; vadr[0]    ; vadr[0]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.955      ;
; 0.766  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; 0.000        ; 1.336      ; 2.318      ;
; 0.817  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[0]                    ; href         ; clk_div[1]  ; 0.000        ; 4.024      ; 5.057      ;
; 0.922  ; href       ; vadr_B[1]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.018      ; 5.156      ;
; 0.980  ; href       ; vadr_B[4]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.018      ; 5.214      ;
; 0.982  ; vadr[5]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.247      ;
; 0.983  ; vadr[1]    ; vadr[2]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.248      ;
; 0.984  ; vadr[11]   ; vadr[12]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.249      ;
; 0.984  ; vadr[9]    ; vadr[10]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.249      ;
; 0.984  ; vadr[3]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.249      ;
; 0.984  ; vadr[7]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.249      ;
; 0.994  ; vadr[2]    ; vadr[3]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.259      ;
; 0.995  ; vadr[4]    ; vadr[5]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.260      ;
; 0.995  ; vadr[10]   ; vadr[11]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.260      ;
; 0.995  ; vadr[12]   ; vadr[13]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.260      ;
; 0.997  ; vadr[0]    ; vadr[1]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.262      ;
; 0.998  ; vadr[2]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.263      ;
; 0.999  ; vadr[12]   ; vadr[14]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.264      ;
; 0.999  ; vadr[8]    ; vadr[9]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.264      ;
; 0.999  ; vadr[6]    ; vadr[7]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.264      ;
; 0.999  ; vadr[4]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.264      ;
; 0.999  ; vadr[10]   ; vadr[12]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.264      ;
; 1.001  ; vadr[0]    ; vadr[2]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.266      ;
; 1.003  ; vadr[8]    ; vadr[10]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.268      ;
; 1.003  ; vadr[6]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.268      ;
; 1.005  ; vadr[13]   ; vadr[14]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 1.270      ;
; 1.042  ; href       ; vadr_B[3]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.018      ; 5.276      ;
; 1.056  ; href       ; vadr_B[13]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 4.016      ; 5.288      ;
; 1.064  ; href       ; vadr_B[5]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.018      ; 5.298      ;
; 1.067  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; href         ; clk_div[1]  ; 0.000        ; 4.295      ; 5.615      ;
; 1.069  ; href       ; vadr_B[10]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 4.016      ; 5.301      ;
; 1.098  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; href         ; clk_div[1]  ; 0.000        ; 4.325      ; 5.676      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_llc2'                                                                ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.082 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 2.930      ; 3.296      ;
; 0.414  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.078      ; 0.678      ;
; 0.435  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 2.930      ; 3.313      ;
; 0.772  ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.078      ; 1.036      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.130 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.077      ;
; 0.201 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.148      ;
; 0.366 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.025      ;
; 0.372 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.023      ;
; 0.390 ; cs[3]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.674      ;
; 0.394 ; cs[0]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.678      ;
; 0.409 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.068      ;
; 0.419 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.078      ;
; 0.433 ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.092      ;
; 0.437 ; waitx_d6                          ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; oddframe_d3                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.441 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.107      ;
; 0.442 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.109      ;
; 0.443 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.094      ;
; 0.450 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.086      ;
; 0.453 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.127      ;
; 0.456 ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[15]~15                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.720      ;
; 0.457 ; waitx_d7                          ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.723      ;
; 0.457 ; RAM_BUFF:RAM_inst_B|addr_prev[5]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[11]~11                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.721      ;
; 0.547 ; cs[3]                             ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.831      ;
; 0.571 ; cs[5]                             ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.855      ;
; 0.578 ; cs[1]                             ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.862      ;
; 0.596 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.255      ;
; 0.605 ; oddframe_d2                       ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.870      ;
; 0.608 ; waitx_d8                          ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.874      ;
; 0.612 ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[7]~7                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.893      ;
; 0.619 ; oddframe_d1                       ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.884      ;
; 0.628 ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[9]~9                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.892      ;
; 0.629 ; waitx_d9                          ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.895      ;
; 0.653 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.335      ;
; 0.669 ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.351      ;
; 0.685 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.360      ;
; 0.685 ; oddframe_d1                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.950      ;
; 0.698 ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.377      ;
; 0.702 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.354      ;
; 0.702 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.376      ;
; 0.704 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.336      ;
; 0.706 ; cs[1]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.990      ;
; 0.711 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.387      ;
; 0.715 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.362      ;
; 0.717 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.353      ;
; 0.719 ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.374      ;
; 0.720 ; cs[0]                             ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.004      ;
; 0.721 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.372      ;
; 0.723 ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.384      ;
; 0.727 ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.385      ;
; 0.728 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.360      ;
; 0.734 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.387      ;
; 0.742 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.395      ;
; 0.743 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.396      ;
; 0.744 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.397      ;
; 0.757 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.428      ;
; 0.757 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.410      ;
; 0.759 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.397      ;
; 0.761 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.413      ;
; 0.770 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.406      ;
; 0.777 ; waitx_d2                          ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.043      ;
; 0.780 ; waitx_d5                          ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.786 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.439      ;
; 0.787 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.437      ;
; 0.789 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.421      ;
; 0.790 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.443      ;
; 0.793 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.449      ;
; 0.811 ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.736      ;
; 0.817 ; waitx_d3                          ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.514      ;
; 0.819 ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.744      ;
; 0.828 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.484      ;
; 0.844 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[1]~1                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.109      ;
; 0.847 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.485      ;
; 0.852 ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.487      ;
; 0.938 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.594      ;
; 0.955 ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.607      ;
; 0.967 ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.211      ;
; 0.978 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.633      ;
; 0.979 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.677      ;
; 0.988 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.626      ;
; 1.004 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.656      ;
; 1.012 ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.736      ;
; 1.013 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.666      ;
; 1.015 ; cs[0]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.299      ;
; 1.017 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.670      ;
; 1.024 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.725      ;
; 1.025 ; waitx_d1                          ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.334     ; 0.877      ;
; 1.026 ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.679      ;
; 1.030 ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[5]~5                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.311      ;
; 1.031 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.699      ;
; 1.033 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.733      ;
; 1.035 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.733      ;
; 1.041 ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.676      ;
; 1.048 ; RAM_BUFF:RAM_inst_B|addr_prev[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.724      ;
; 1.049 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.702      ;
; 1.052 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.705      ;
; 1.053 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.777      ;
; 1.060 ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.695      ;
; 1.064 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.716      ;
; 1.064 ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.765      ;
; 1.071 ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.747      ;
; 1.072 ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.723      ;
; 1.075 ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.719      ;
; 1.077 ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.764      ; 2.396      ;
+-------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.415 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.678      ;
; 0.503 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.537      ; 1.226      ;
; 0.518 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.537      ; 1.241      ;
; 0.631 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.537      ; 1.354      ;
; 0.644 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.907      ;
; 0.644 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.907      ;
; 0.644 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.907      ;
; 0.646 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.537      ; 1.369      ;
; 0.649 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.096      ; 0.931      ;
; 0.652 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.537      ; 1.375      ;
; 0.660 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.923      ;
; 0.663 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.926      ;
; 0.963 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.226      ;
; 0.974 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.237      ;
; 0.974 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.237      ;
; 0.978 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.241      ;
; 0.980 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.243      ;
; 0.984 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.247      ;
; 1.087 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.350      ;
; 1.102 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.365      ;
; 1.108 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.371      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.449 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.043      ; 0.678      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.449 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.043      ; 0.678      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.308  ; 0.528        ; 0.220          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.245  ; 0.465        ; 0.220          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.345  ; 0.533        ; 0.188          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~0                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.179  ; 0.414        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 0.179  ; 0.414        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; 0.179  ; 0.414        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; 0.180  ; 0.415        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; 0.181  ; 0.416        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.181  ; 0.416        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 0.183  ; 0.418        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; 0.183  ; 0.418        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; 0.183  ; 0.418        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.183  ; 0.418        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 0.183  ; 0.418        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 0.184  ; 0.419        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; 0.184  ; 0.419        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; 0.184  ; 0.419        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; 0.184  ; 0.419        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.184  ; 0.419        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 0.184  ; 0.419        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 0.185  ; 0.420        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.317  ; 0.505        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[11]~11                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[9]~9                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|rden_a_store         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|wren_a_store         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[0]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d10                                                                                        ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d2                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d3                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d5                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d6                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d7                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d8                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d9                                                                                         ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]~10                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]~12                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]~14                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]~16                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[17]~17                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]~18                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[19]~19                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]~20                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[21]~21                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]~22                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[23]~23                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]~24                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]~6                                                     ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]~8                                                     ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~4                                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]~47                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]~49                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[13]~13                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]~51                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[15]~15                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]~53                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]~55                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[1]~1                                                     ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]~57                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]~59                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]~61                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[25]~25                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]                                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]~63                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[27]~27                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[29]~29                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[2]~2                                                     ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[32]~32                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[35]~35                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[36]~36                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[3]~3                                                     ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[4]~4                                                     ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]~43                                                    ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]~45                                                    ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d1                                                                                         ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d4                                                                                         ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; A_addr                                                                                           ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                       ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[5]~5                                                     ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[7]~7                                                     ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[1]                                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[3]                                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d1                                                                                      ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d2                                                                                      ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d3                                                                                      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]~26                                                   ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]~84                                                   ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]                                                      ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]~86                                                   ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]                                                      ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]~88                                                   ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]                                                      ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]~90                                                   ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[2]~76                                                    ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[31]~31                                                   ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[4]~78                                                    ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]                                                       ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]~80                                                    ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]                                                       ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]~82                                                    ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]                                                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc'                                        ;
+--------+--------------+----------------+-----------------+---------+------------+------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target     ;
+--------+--------------+----------------+-----------------+---------+------------+------------+
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; CodeCnt[0] ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; CodeCnt[1] ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[0]   ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[10]  ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[12]  ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[14]  ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[1]   ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[3]   ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[5]   ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[8]   ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[9]   ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vpo_wrxd1  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; BK_B       ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_H        ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_L        ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[0]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[1]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[2]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[3]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[4]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[5]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[6]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[7]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[11]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[13]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[15]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vpo_wrxd2  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vpo_wrxd3  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[10] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[11] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[12] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[13] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[14] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[16] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[17] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[7]  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[8]  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[9]  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[10]  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[11]  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[0]  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[1]  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[2]  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[3]  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; MAX[0]     ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_B[0] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_B[1] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_B[2] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_B[4] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_B[5] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[0] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[1] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[2] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[3] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[4] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[5] ;
; 18.277 ; 18.465       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[15] ;
; 18.277 ; 18.465       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[12]  ;
; 18.277 ; 18.465       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[17]  ;
; 18.277 ; 18.465       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[18]  ;
; 18.277 ; 18.465       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[19]  ;
; 18.277 ; 18.465       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[20]  ;
; 18.277 ; 18.465       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_B[3] ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[0]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[1]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[2]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[3]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[4]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[5]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[6]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[7]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[8]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[5]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[0]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[1]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[2]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[3]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[4]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[5]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[6]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[7]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[4]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[6]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[7]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[0]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[1]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[2]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[31] ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[3]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[4]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[5]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[6]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[7]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; MAX[1]     ;
; 18.280 ; 18.468       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[10]  ;
; 18.280 ; 18.468       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[11]  ;
; 18.280 ; 18.468       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[12]  ;
; 18.280 ; 18.468       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[13]  ;
; 18.280 ; 18.468       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[14]  ;
; 18.280 ; 18.468       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[15]  ;
+--------+--------------+----------------+-----------------+---------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.359 ; 3.320  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.226 ; 0.270  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 4.131 ; 4.281  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 0.930 ; 1.005  ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.274 ; 1.352  ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 2.870 ; 3.327  ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 2.519 ; 2.966  ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.870 ; 3.327  ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.464 ; 2.913  ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 2.232 ; 2.619  ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.151 ; 2.566  ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 2.391 ; 2.775  ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.506 ; 2.952  ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.441 ; 2.843  ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 1.816 ; 1.852  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 9.525 ; 10.138 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 9.233 ; 9.817  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 8.883 ; 9.408  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 8.746 ; 9.388  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 9.252 ; 9.798  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 8.667 ; 9.254  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 9.031 ; 9.635  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 8.666 ; 9.231  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 8.169 ; 8.695  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 9.470 ; 10.138 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 9.244 ; 9.858  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 8.454 ; 9.041  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 8.873 ; 9.449  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 8.410 ; 8.994  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 9.287 ; 9.934  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 9.525 ; 10.116 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 6.053 ; 6.428  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 6.296 ; 6.872  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 5.914 ; 6.475  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 6.027 ; 6.178  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 6.412 ; 6.581  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 6.765 ; 6.938  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.250  ; 1.212  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.495  ; 0.345  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.769  ; 0.731  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.096 ; -0.168 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.357 ; -0.440 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -1.454 ; -1.826 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -2.024 ; -2.452 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -2.045 ; -2.490 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -1.723 ; -2.121 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -1.454 ; -1.826 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -1.476 ; -1.853 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -1.877 ; -2.252 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -1.818 ; -2.224 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -1.736 ; -2.106 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.147  ; 0.118  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -4.840 ; -5.313 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -6.851 ; -7.262 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -6.373 ; -6.785 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -6.449 ; -6.888 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -6.761 ; -7.158 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -6.258 ; -6.639 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -6.506 ; -6.965 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -6.211 ; -6.670 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -5.802 ; -6.223 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -6.798 ; -7.276 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -6.705 ; -7.165 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -6.182 ; -6.610 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -6.490 ; -6.909 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -6.186 ; -6.609 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -4.840 ; -5.313 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -5.010 ; -5.448 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -4.522 ; -4.969 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -4.354 ; -4.869 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -4.093 ; -4.572 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -1.855 ; -1.901 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -2.223 ; -2.277 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -2.979 ; -2.938 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 10.976 ; 11.043 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 12.976 ; 12.919 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 17.196 ; 17.118 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 11.347 ; 11.471 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 14.247 ; 14.172 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 17.196 ; 17.118 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 10.447 ; 10.585 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 13.784 ; 13.709 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 15.054 ; 14.951 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 15.057 ; 14.910 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 10.865 ; 10.932 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 14.048 ; 13.984 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 11.086 ; 11.185 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 10.878 ; 11.065 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 13.078 ; 13.130 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 15.103 ; 15.191 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 11.435 ; 11.551 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 14.880 ; 14.788 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 13.905 ; 13.893 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 6.907  ; 6.833  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 8.889  ; 8.758  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 12.414 ; 12.457 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 8.396  ; 8.360  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 10.587 ; 10.648 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 12.506 ; 12.449 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 5.837  ; 5.946  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 8.176  ; 8.254  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 9.925  ; 9.883  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 9.480  ; 9.547  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 7.867  ; 8.041  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 8.350  ; 8.243  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 7.642  ; 7.613  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 9.055  ; 8.973  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 5.837  ; 5.946  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 9.153  ; 8.999  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 7.421  ; 7.486  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 7.270  ; 7.288  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 9.443  ; 9.536  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 8.206  ; 8.320  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 7.676  ; 7.839  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 9.942  ; 9.817  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 7.930  ; 7.813  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 5.846  ; 5.914  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 7.745  ; 7.769  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 7.008  ; 7.024  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 8.082  ; 8.046  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.846  ; 7.762 ; 8.345 ; 8.261  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.846  ; 7.762 ; 8.345 ; 8.261  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.615  ; 7.543 ; 8.117 ; 8.045  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.418  ; 8.346 ; 8.976 ; 8.904  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.371  ; 8.299 ; 8.921 ; 8.849  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.418  ; 8.346 ; 8.976 ; 8.904  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.349  ; 8.277 ; 8.889 ; 8.817  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.371  ; 8.299 ; 8.921 ; 8.849  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.418  ; 8.346 ; 8.976 ; 8.904  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.349  ; 8.277 ; 8.889 ; 8.817  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.349  ; 8.277 ; 8.889 ; 8.817  ;
; AMAmem_csx ; AMAmem_data[11] ; 8.746  ; 8.674 ; 9.288 ; 9.216  ;
; AMAmem_csx ; AMAmem_data[12] ; 9.106  ; 9.034 ; 9.644 ; 9.572  ;
; AMAmem_csx ; AMAmem_data[13] ; 8.370  ; 8.298 ; 8.911 ; 8.839  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.370  ; 8.298 ; 8.911 ; 8.839  ;
; AMAmem_csx ; AMAmem_data[15] ; 8.753  ; 8.681 ; 9.295 ; 9.223  ;
; AMAmem_csx ; AMAmem_waitx    ; 14.092 ;       ;       ; 14.544 ;
+------------+-----------------+--------+-------+-------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.582  ; 7.498 ; 8.067 ; 7.983  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.582  ; 7.498 ; 8.067 ; 7.983  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.363  ; 7.291 ; 7.852 ; 7.780  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.134  ; 8.062 ; 8.677 ; 8.605  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.089  ; 8.017 ; 8.623 ; 8.551  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.134  ; 8.062 ; 8.677 ; 8.605  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.068  ; 7.996 ; 8.593 ; 8.521  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.089  ; 8.017 ; 8.623 ; 8.551  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.134  ; 8.062 ; 8.677 ; 8.605  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.068  ; 7.996 ; 8.593 ; 8.521  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.068  ; 7.996 ; 8.593 ; 8.521  ;
; AMAmem_csx ; AMAmem_data[11] ; 8.449  ; 8.377 ; 8.975 ; 8.903  ;
; AMAmem_csx ; AMAmem_data[12] ; 8.794  ; 8.722 ; 9.318 ; 9.246  ;
; AMAmem_csx ; AMAmem_data[13] ; 8.088  ; 8.016 ; 8.614 ; 8.542  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.088  ; 8.016 ; 8.614 ; 8.542  ;
; AMAmem_csx ; AMAmem_data[15] ; 8.456  ; 8.384 ; 8.983 ; 8.911  ;
; AMAmem_csx ; AMAmem_waitx    ; 13.493 ;       ;       ; 13.934 ;
+------------+-----------------+--------+-------+-------+--------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6.782 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 7.350          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 7.350        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 7.523          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 7.523        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 7.592          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 7.592        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 5.44 MHz    ; 5.44 MHz        ; clk_llc                                              ;                                                               ;
; 124.6 MHz   ; 124.6 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 142.53 MHz  ; 142.53 MHz      ; clk_div[1]                                           ;                                                               ;
; 627.75 MHz  ; 437.64 MHz      ; vadr[14]                                             ; limit due to minimum period restriction (tmin)                ;
; 907.44 MHz  ; 250.0 MHz       ; clk_llc2                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1470.59 MHz ; 250.0 MHz       ; href                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1470.59 MHz ; 250.0 MHz       ; odd                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                            ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; clk_llc                                              ; -146.811 ; -1806.941     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -28.807  ; -9831.702     ;
; clk_div[1]                                           ; -6.016   ; -324.455      ;
; vadr[14]                                             ; -0.593   ; -1.965        ;
; clk_llc2                                             ; -0.102   ; -0.102        ;
; href                                                 ; 0.320    ; 0.000         ;
; odd                                                  ; 0.320    ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.260 ; -11.178       ;
; clk_div[1]                                           ; -1.100 ; -9.232        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056 ; -0.056        ;
; clk_llc2                                             ; 0.022  ; 0.000         ;
; vadr[14]                                             ; 0.353  ; 0.000         ;
; href                                                 ; 0.382  ; 0.000         ;
; odd                                                  ; 0.382  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.570        ;
; href                                                 ; -3.000 ; -4.285        ;
; odd                                                  ; -3.000 ; -4.285        ;
; clk_div[1]                                           ; -2.649 ; -157.518      ;
; vadr[14]                                             ; -1.285 ; -7.710        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.676  ; 0.000         ;
; clk_llc                                              ; 18.298 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_llc'                                                                 ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -146.811 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 183.771    ;
; -146.774 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 183.734    ;
; -146.687 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 183.647    ;
; -146.649 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 183.609    ;
; -146.645 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 183.605    ;
; -146.546 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 183.506    ;
; -146.482 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.443    ;
; -146.463 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 183.423    ;
; -146.445 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.406    ;
; -146.432 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.393    ;
; -146.422 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.383    ;
; -146.395 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.356    ;
; -146.385 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.346    ;
; -146.358 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.319    ;
; -146.320 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.281    ;
; -146.316 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.277    ;
; -146.308 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.269    ;
; -146.298 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.259    ;
; -146.270 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.231    ;
; -146.266 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.227    ;
; -146.260 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.221    ;
; -146.256 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.217    ;
; -146.217 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.178    ;
; -146.167 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.128    ;
; -146.157 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.118    ;
; -146.134 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.095    ;
; -146.115 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 183.075    ;
; -146.084 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.045    ;
; -146.074 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 183.035    ;
; -146.017 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 182.977    ;
; -145.829 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 183.159    ;
; -145.796 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 183.126    ;
; -145.792 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 183.122    ;
; -145.786 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 182.747    ;
; -145.759 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 183.089    ;
; -145.736 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 182.697    ;
; -145.726 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 182.687    ;
; -145.724 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 183.054    ;
; -145.705 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 183.035    ;
; -145.688 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 182.649    ;
; -145.687 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 183.017    ;
; -145.672 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 183.002    ;
; -145.667 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.997    ;
; -145.663 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.993    ;
; -145.638 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 182.599    ;
; -145.634 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.964    ;
; -145.630 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.960    ;
; -145.628 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 182.589    ;
; -145.600 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.930    ;
; -145.564 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.894    ;
; -145.562 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.892    ;
; -145.558 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.888    ;
; -145.531 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.861    ;
; -145.481 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.811    ;
; -145.459 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.789    ;
; -145.448 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.778    ;
; -145.381 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.711    ;
; -145.376 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.706    ;
; -145.344 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.674    ;
; -145.257 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.587    ;
; -145.219 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.549    ;
; -145.215 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.545    ;
; -145.133 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.463    ;
; -145.116 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.446    ;
; -145.100 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.430    ;
; -145.035 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.365    ;
; -145.033 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.363    ;
; -145.028 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.358    ;
; -145.002 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.332    ;
; -144.930 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.260    ;
; -144.685 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 182.015    ;
; -144.587 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.293      ; 181.917    ;
; -109.236 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.100     ; 146.173    ;
; -108.907 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.845    ;
; -108.857 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.795    ;
; -108.847 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.785    ;
; -108.758 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.100     ; 145.695    ;
; -108.757 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.100     ; 145.694    ;
; -108.561 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.100     ; 145.498    ;
; -108.533 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.100     ; 145.470    ;
; -108.429 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.367    ;
; -108.428 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.366    ;
; -108.379 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.317    ;
; -108.378 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.316    ;
; -108.369 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.307    ;
; -108.368 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.306    ;
; -108.254 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.270      ; 145.561    ;
; -108.232 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.170    ;
; -108.227 ; H_DIFF[4]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.100     ; 145.164    ;
; -108.221 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.270      ; 145.528    ;
; -108.204 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.142    ;
; -108.182 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.120    ;
; -108.172 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.110    ;
; -108.154 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.092    ;
; -108.149 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.270      ; 145.456    ;
; -108.144 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 145.082    ;
; -107.898 ; H_DIFF[4]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 144.836    ;
; -107.848 ; H_DIFF[4]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 144.786    ;
; -107.838 ; H_DIFF[4]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.099     ; 144.776    ;
; -107.806 ; H_DIFF[31] ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.270      ; 145.113    ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -28.807 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.083     ; 25.703     ;
; -28.788 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.074     ; 25.693     ;
; -28.747 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.083     ; 25.643     ;
; -28.728 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.074     ; 25.633     ;
; -28.718 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.083     ; 25.614     ;
; -28.710 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.083     ; 25.606     ;
; -28.699 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.074     ; 25.604     ;
; -28.691 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.074     ; 25.596     ;
; -28.671 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 25.542     ;
; -28.615 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.066     ; 25.528     ;
; -28.611 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 25.482     ;
; -28.583 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 25.449     ;
; -28.582 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 25.453     ;
; -28.579 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.083     ; 25.475     ;
; -28.574 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 25.445     ;
; -28.560 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.074     ; 25.465     ;
; -28.555 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.066     ; 25.468     ;
; -28.553 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.053     ; 25.479     ;
; -28.547 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.070     ; 25.456     ;
; -28.526 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.066     ; 25.439     ;
; -28.523 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 25.389     ;
; -28.522 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.055     ; 25.446     ;
; -28.518 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.066     ; 25.431     ;
; -28.508 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.083     ; 25.404     ;
; -28.494 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 25.360     ;
; -28.493 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.053     ; 25.419     ;
; -28.489 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.074     ; 25.394     ;
; -28.487 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.070     ; 25.396     ;
; -28.486 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 25.352     ;
; -28.464 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.053     ; 25.390     ;
; -28.462 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.055     ; 25.386     ;
; -28.458 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.070     ; 25.367     ;
; -28.456 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.053     ; 25.382     ;
; -28.450 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.070     ; 25.359     ;
; -28.443 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 25.314     ;
; -28.439 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.119     ; 25.299     ;
; -28.433 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.055     ; 25.357     ;
; -28.432 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 25.298     ;
; -28.425 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.055     ; 25.349     ;
; -28.387 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.066     ; 25.300     ;
; -28.379 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.119     ; 25.239     ;
; -28.372 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 25.243     ;
; -28.372 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 25.238     ;
; -28.355 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 25.226     ;
; -28.355 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 25.221     ;
; -28.350 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.119     ; 25.210     ;
; -28.349 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.252     ;
; -28.343 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 25.209     ;
; -28.342 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.119     ; 25.202     ;
; -28.335 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 25.201     ;
; -28.325 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.053     ; 25.251     ;
; -28.319 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.070     ; 25.228     ;
; -28.316 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.219     ;
; -28.316 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.066     ; 25.229     ;
; -28.295 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 25.166     ;
; -28.294 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.055     ; 25.218     ;
; -28.289 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.192     ;
; -28.284 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 25.150     ;
; -28.283 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.186     ;
; -28.275 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.077     ; 25.177     ;
; -28.266 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 25.137     ;
; -28.260 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.163     ;
; -28.258 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 25.129     ;
; -28.256 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.159     ;
; -28.254 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.053     ; 25.180     ;
; -28.252 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.155     ;
; -28.250 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.102     ; 25.127     ;
; -28.248 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.070     ; 25.157     ;
; -28.227 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.130     ;
; -28.223 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.055     ; 25.147     ;
; -28.223 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.126     ;
; -28.219 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.122     ;
; -28.215 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.077     ; 25.117     ;
; -28.211 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.119     ; 25.071     ;
; -28.204 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 25.070     ;
; -28.194 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.097     ;
; -28.190 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.102     ; 25.067     ;
; -28.186 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.089     ;
; -28.186 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.077     ; 25.088     ;
; -28.178 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.077     ; 25.080     ;
; -28.161 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.102     ; 25.038     ;
; -28.153 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.102     ; 25.030     ;
; -28.140 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.119     ; 25.000     ;
; -28.133 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.113     ; 24.999     ;
; -28.127 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 24.998     ;
; -28.121 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 25.024     ;
; -28.119 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.079     ; 25.019     ;
; -28.113 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.091     ; 25.001     ;
; -28.104 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.098     ; 24.985     ;
; -28.098 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.095     ; 24.982     ;
; -28.088 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 24.991     ;
; -28.086 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 24.989     ;
; -28.076 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.094     ; 24.961     ;
; -28.059 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.079     ; 24.959     ;
; -28.056 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.108     ; 24.927     ;
; -28.055 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 24.958     ;
; -28.053 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.091     ; 24.941     ;
; -28.050 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.076     ; 24.953     ;
; -28.048 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.092     ; 24.935     ;
; -28.047 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.077     ; 24.949     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.016 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.143      ; 7.187      ;
; -5.957 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.164      ; 7.149      ;
; -5.820 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 6.994      ;
; -5.795 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.152      ; 6.975      ;
; -5.791 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.968      ;
; -5.775 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 6.949      ;
; -5.770 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.110      ; 6.908      ;
; -5.763 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.138      ; 6.929      ;
; -5.757 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.145      ; 6.930      ;
; -5.754 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 6.880      ;
; -5.744 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.122      ; 6.894      ;
; -5.742 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.923      ;
; -5.730 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.133      ; 6.891      ;
; -5.724 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.156      ; 6.908      ;
; -5.715 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.155      ; 6.898      ;
; -5.709 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 6.888      ;
; -5.701 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.157      ; 6.886      ;
; -5.698 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.132      ; 6.858      ;
; -5.697 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.167      ; 6.892      ;
; -5.686 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.167      ; 6.881      ;
; -5.671 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.136      ; 6.835      ;
; -5.669 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.139      ; 6.836      ;
; -5.665 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.177      ; 6.870      ;
; -5.639 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.154      ; 6.821      ;
; -5.626 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.140      ; 6.794      ;
; -5.607 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.141      ; 6.776      ;
; -5.607 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.159      ; 6.794      ;
; -5.601 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.160      ; 6.789      ;
; -5.598 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.158      ; 6.784      ;
; -5.596 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.152      ; 6.776      ;
; -5.588 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.126      ; 6.742      ;
; -5.587 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.156      ; 6.771      ;
; -5.564 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.150      ; 6.742      ;
; -5.553 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 6.742      ;
; -5.537 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.738      ;
; -5.528 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.159      ; 6.715      ;
; -5.518 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.152      ; 6.698      ;
; -5.516 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.160      ; 6.704      ;
; -5.512 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 6.706      ;
; -5.510 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.152      ; 6.690      ;
; -5.503 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.165      ; 6.696      ;
; -5.499 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 6.689      ;
; -5.483 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.159      ; 6.670      ;
; -5.478 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.123      ; 6.629      ;
; -5.471 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 6.650      ;
; -5.468 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 6.600      ;
; -5.465 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.158      ; 6.651      ;
; -5.462 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.111      ; 6.601      ;
; -5.459 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.660      ;
; -5.452 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 6.615      ;
; -5.451 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.652      ;
; -5.450 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 6.644      ;
; -5.438 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 6.612      ;
; -5.436 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.637      ;
; -5.435 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.165      ; 6.628      ;
; -5.427 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 6.617      ;
; -5.423 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.168      ; 6.619      ;
; -5.417 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.164      ; 6.609      ;
; -5.409 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 6.607      ;
; -5.406 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.145      ; 6.579      ;
; -5.405 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 6.613      ;
; -5.402 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 6.592      ;
; -5.400 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.155      ; 6.583      ;
; -5.394 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 6.602      ;
; -5.391 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 6.581      ;
; -5.385 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.152      ; 6.565      ;
; -5.381 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.116      ; 6.525      ;
; -5.379 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.556      ;
; -5.377 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.152      ; 6.557      ;
; -5.375 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 6.564      ;
; -5.373 ; vadr_B[10] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.152      ; 6.553      ;
; -5.371 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.158      ; 6.557      ;
; -5.371 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.548      ;
; -5.356 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.533      ;
; -5.355 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.155      ; 6.538      ;
; -5.350 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.119      ; 6.497      ;
; -5.347 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.167      ; 6.542      ;
; -5.343 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 6.518      ;
; -5.337 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.154      ; 6.519      ;
; -5.334 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.107      ; 6.469      ;
; -5.334 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.515      ;
; -5.332 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 6.511      ;
; -5.326 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.527      ;
; -5.324 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.131      ; 6.483      ;
; -5.322 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.155      ; 6.505      ;
; -5.322 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 6.512      ;
; -5.315 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.154      ; 6.497      ;
; -5.315 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.172      ; 6.515      ;
; -5.314 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.515      ;
; -5.314 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.155      ; 6.497      ;
; -5.312 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 6.510      ;
; -5.310 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.142      ; 6.480      ;
; -5.309 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.510      ;
; -5.306 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 6.505      ;
; -5.297 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 6.495      ;
; -5.297 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 6.486      ;
; -5.296 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.139      ; 6.463      ;
; -5.295 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.164      ; 6.487      ;
; -5.295 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.169      ; 6.492      ;
; -5.294 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.155      ; 6.477      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'vadr[14]'                                                                   ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -0.593 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.526      ;
; -0.589 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.522      ;
; -0.564 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.497      ;
; -0.531 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.464      ;
; -0.493 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.426      ;
; -0.490 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.423      ;
; -0.485 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.418      ;
; -0.481 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.414      ;
; -0.480 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.413      ;
; -0.273 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.332      ; 1.605      ;
; -0.202 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.332      ; 1.534      ;
; -0.199 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.332      ; 1.531      ;
; -0.165 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.332      ; 1.497      ;
; -0.094 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.332      ; 1.426      ;
; -0.079 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.083     ; 0.996      ;
; -0.050 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.983      ;
; -0.050 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.983      ;
; -0.045 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.978      ;
; -0.033 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.966      ;
; -0.033 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.966      ;
; 0.271  ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.662      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_llc2'                                                               ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.102 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.067     ; 1.035      ;
; 0.110  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 2.448      ; 3.036      ;
; 0.271  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.067     ; 0.662      ;
; 0.474  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 2.448      ; 3.172      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.320 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.038     ; 0.662      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.320 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.038     ; 0.662      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.260 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 1.440      ;
; -1.155 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 1.545      ;
; -0.651 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.049      ;
; -0.650 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.050      ;
; -0.649 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.051      ;
; -0.577 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.383      ; 2.133      ;
; -0.553 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.147      ;
; -0.542 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.372      ; 2.157      ;
; -0.538 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.379      ; 2.168      ;
; -0.536 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.394      ; 2.185      ;
; -0.521 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.179      ;
; -0.517 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.183      ;
; -0.515 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.185      ;
; -0.515 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.185      ;
; -0.512 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.188      ;
; -0.510 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.372      ; 2.189      ;
; -0.506 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.194      ;
; -0.503 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.393      ; 2.217      ;
; -0.494 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.372      ; 2.205      ;
; -0.474 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.226      ;
; -0.470 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.515      ; 2.451      ;
; -0.469 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.376      ; 2.234      ;
; -0.448 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.252      ;
; -0.416 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.284      ;
; -0.352 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.515      ; 2.569      ;
; -0.336 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.364      ;
; -0.336 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.364      ;
; -0.332 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.394      ; 2.389      ;
; -0.324 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.372      ; 2.375      ;
; -0.311 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.372      ; 2.388      ;
; -0.272 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.428      ;
; -0.268 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.373      ; 2.432      ;
; 0.093  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 2.806      ;
; 0.187  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 2.900      ;
; 0.268  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.515      ; 2.981      ;
; 0.331  ; href                             ; vdata_B[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.042      ;
; 0.331  ; href                             ; vdata_C[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.042      ;
; 0.331  ; href                             ; vdata_B[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.042      ;
; 0.331  ; href                             ; vdata_C[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.042      ;
; 0.331  ; href                             ; vdata_B[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.042      ;
; 0.331  ; href                             ; vdata_C[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.042      ;
; 0.331  ; href                             ; vdata_B[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.042      ;
; 0.331  ; href                             ; vdata_C[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.042      ;
; 0.331  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.042      ;
; 0.331  ; href                             ; vdata_B[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.042      ;
; 0.331  ; href                             ; vdata_C[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.042      ;
; 0.338  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.574      ;
; 0.352  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.588      ;
; 0.373  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.086      ;
; 0.375  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.088      ;
; 0.392  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.628      ;
; 0.405  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.118      ;
; 0.407  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.120      ;
; 0.408  ; Cr_Data1[1]                      ; B1_int[7]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.644      ;
; 0.413  ; Cb_Data1[6]                      ; C_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.648      ;
; 0.450  ; href                             ; vdata[0]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.163      ;
; 0.450  ; href                             ; vdata[1]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.163      ;
; 0.450  ; href                             ; vdata[3]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.163      ;
; 0.450  ; href                             ; vdata[5]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.163      ;
; 0.450  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.163      ;
; 0.450  ; href                             ; vdata[9]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.163      ;
; 0.450  ; href                             ; vdata[10]  ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.163      ;
; 0.450  ; href                             ; vdata[12]  ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.163      ;
; 0.450  ; href                             ; vdata[14]  ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.163      ;
; 0.460  ; href                             ; vdata[11]  ; href                                                 ; clk_llc     ; 0.000        ; 2.514      ; 3.172      ;
; 0.460  ; href                             ; vdata[13]  ; href                                                 ; clk_llc     ; 0.000        ; 2.514      ; 3.172      ;
; 0.460  ; href                             ; vdata[15]  ; href                                                 ; clk_llc     ; 0.000        ; 2.514      ; 3.172      ;
; 0.488  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.515      ; 3.201      ;
; 0.517  ; href                             ; vdata[0]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.230      ;
; 0.517  ; href                             ; vdata[1]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.230      ;
; 0.517  ; href                             ; vdata[3]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.230      ;
; 0.517  ; href                             ; vdata[5]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.230      ;
; 0.517  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.230      ;
; 0.517  ; href                             ; vdata[9]   ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.230      ;
; 0.517  ; href                             ; vdata[10]  ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.230      ;
; 0.517  ; href                             ; vdata[12]  ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.230      ;
; 0.517  ; href                             ; vdata[14]  ; href                                                 ; clk_llc     ; 0.000        ; 2.515      ; 3.230      ;
; 0.522  ; href                             ; vdata[11]  ; href                                                 ; clk_llc     ; 0.000        ; 2.514      ; 3.234      ;
; 0.522  ; href                             ; vdata[13]  ; href                                                 ; clk_llc     ; 0.000        ; 2.514      ; 3.234      ;
; 0.522  ; href                             ; vdata[15]  ; href                                                 ; clk_llc     ; 0.000        ; 2.514      ; 3.234      ;
; 0.523  ; href                             ; vdata_B[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.234      ;
; 0.523  ; href                             ; vdata_C[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.234      ;
; 0.523  ; href                             ; vdata_B[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.234      ;
; 0.523  ; href                             ; vdata_C[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.234      ;
; 0.523  ; href                             ; vdata_B[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.234      ;
; 0.523  ; href                             ; vdata_C[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.234      ;
; 0.523  ; href                             ; vdata_B[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.234      ;
; 0.523  ; href                             ; vdata_C[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.234      ;
; 0.523  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.234      ;
; 0.523  ; href                             ; vdata_B[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.234      ;
; 0.523  ; href                             ; vdata_C[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.234      ;
; 0.536  ; href                             ; vdata_B[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.513      ; 3.247      ;
; 0.556  ; S_DATA[7]                        ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.791      ;
; 0.557  ; S_DATA[7]                        ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.792      ;
; 0.557  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.793      ;
; 0.559  ; Cb_Data1[1]                      ; B2_int[5]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.794      ;
; 0.570  ; A_int[10]                        ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.806      ;
; 0.574  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.809      ;
; 0.575  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.810      ;
; 0.615  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.850      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_div[1]'                                                                                                                                                               ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.100 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; 0.000        ; 3.519      ; 2.617      ;
; -0.726 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; 0.000        ; 3.519      ; 2.991      ;
; -0.528 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; -0.500       ; 3.519      ; 2.689      ;
; -0.397 ; odd        ; vadr[14]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[0]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[1]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[2]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[3]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[4]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[5]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[6]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[7]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[8]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[9]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[10]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[11]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[12]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.397 ; odd        ; vadr[13]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.548      ; 3.349      ;
; -0.284 ; href       ; vadr_B[6]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.510      ; 3.424      ;
; -0.283 ; href       ; vadr_B[7]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.510      ; 3.425      ;
; -0.280 ; href       ; vadr_B[2]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.513      ; 3.431      ;
; -0.278 ; href       ; vadr_B[9]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.510      ; 3.430      ;
; -0.275 ; vadr[14]   ; vadr[14]                                                                                                    ; vadr[14]     ; clk_div[1]  ; 0.000        ; 3.548      ; 3.669      ;
; -0.226 ; href       ; vadr_B[11]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.510      ; 3.482      ;
; -0.192 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; -0.500       ; 3.519      ; 3.025      ;
; -0.100 ; href       ; vadr_B[8]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.506      ; 3.604      ;
; 0.017  ; vadr[14]   ; vadr[14]                                                                                                    ; vadr[14]     ; clk_div[1]  ; -0.500       ; 3.548      ; 3.461      ;
; 0.274  ; odd        ; vadr[14]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[0]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[1]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[2]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[3]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[4]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[5]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[6]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[7]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[8]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[9]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[10]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[11]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[12]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.274  ; odd        ; vadr[13]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.548      ; 3.520      ;
; 0.302  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; 0.000        ; 1.149      ; 1.649      ;
; 0.339  ; vadr_B[11] ; vadr_B[11]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[9]  ; vadr_B[9]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[8]  ; vadr_B[8]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[7]  ; vadr_B[7]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[6]  ; vadr_B[6]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[2]  ; vadr_B[2]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.356  ; href       ; vadr_B[11]                                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.510      ; 3.564      ;
; 0.435  ; href       ; vadr_B[8]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.506      ; 3.639      ;
; 0.449  ; href       ; vadr_B[2]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.513      ; 3.660      ;
; 0.456  ; href       ; vadr_B[9]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.510      ; 3.664      ;
; 0.462  ; href       ; vadr_B[6]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.510      ; 3.670      ;
; 0.463  ; href       ; vadr_B[7]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.510      ; 3.671      ;
; 0.585  ; vadr[5]    ; vadr[5]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.822      ;
; 0.588  ; vadr[12]   ; vadr[12]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.825      ;
; 0.588  ; vadr[4]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.825      ;
; 0.588  ; vadr[2]    ; vadr[2]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.825      ;
; 0.588  ; vadr[1]    ; vadr[1]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.825      ;
; 0.589  ; vadr[11]   ; vadr[11]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.826      ;
; 0.589  ; vadr[10]   ; vadr[10]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.826      ;
; 0.589  ; vadr[9]    ; vadr[9]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.826      ;
; 0.589  ; vadr[3]    ; vadr[3]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.826      ;
; 0.590  ; vadr[7]    ; vadr[7]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.827      ;
; 0.591  ; vadr[8]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.828      ;
; 0.592  ; vadr[6]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.829      ;
; 0.607  ; vadr[13]   ; vadr[13]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.844      ;
; 0.608  ; vadr[0]    ; vadr[0]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 0.845      ;
; 0.638  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; 0.000        ; 1.149      ; 1.985      ;
; 0.732  ; href       ; vadr_B[1]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.513      ; 4.443      ;
; 0.790  ; href       ; vadr_B[4]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.513      ; 4.501      ;
; 0.822  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[0]                    ; href         ; clk_div[1]  ; 0.000        ; 3.519      ; 4.539      ;
; 0.837  ; href       ; vadr_B[3]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.513      ; 4.548      ;
; 0.856  ; href       ; vadr_B[5]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.513      ; 4.567      ;
; 0.857  ; href       ; vadr_B[10]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.510      ; 4.565      ;
; 0.859  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; href         ; clk_div[1]  ; 0.000        ; 3.740      ; 4.824      ;
; 0.861  ; vadr[4]    ; vadr[5]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.098      ;
; 0.861  ; vadr[2]    ; vadr[3]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.098      ;
; 0.861  ; vadr[12]   ; vadr[13]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.098      ;
; 0.862  ; vadr[5]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.099      ;
; 0.862  ; vadr[10]   ; vadr[11]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.099      ;
; 0.866  ; vadr[1]    ; vadr[2]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.103      ;
; 0.866  ; vadr[0]    ; vadr[1]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.103      ;
; 0.867  ; vadr[11]   ; vadr[12]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.104      ;
; 0.867  ; vadr[3]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.104      ;
; 0.867  ; vadr[9]    ; vadr[10]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.104      ;
; 0.867  ; vadr[8]    ; vadr[9]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.104      ;
; 0.868  ; vadr[7]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.105      ;
; 0.868  ; vadr[6]    ; vadr[7]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.105      ;
; 0.875  ; vadr[12]   ; vadr[14]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.112      ;
; 0.875  ; vadr[4]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.112      ;
; 0.875  ; vadr[2]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.112      ;
; 0.876  ; vadr[10]   ; vadr[12]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.113      ;
; 0.880  ; vadr[0]    ; vadr[2]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.117      ;
; 0.881  ; vadr[8]    ; vadr[10]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.118      ;
; 0.882  ; vadr[6]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.119      ;
; 0.885  ; vadr[13]   ; vadr[14]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.069      ; 1.122      ;
; 0.886  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; href         ; clk_div[1]  ; 0.000        ; 3.753      ; 4.864      ;
; 0.891  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; href         ; clk_div[1]  ; 0.000        ; 3.769      ; 4.885      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.056 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.555      ; 0.975      ;
; -0.043 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.555      ; 0.988      ;
; 0.322  ; cs[3]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.574      ;
; 0.336  ; cs[0]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.588      ;
; 0.372  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 0.939      ;
; 0.382  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 0.940      ;
; 0.394  ; waitx_d6                          ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.631      ;
; 0.396  ; oddframe_d3                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.631      ;
; 0.409  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[15]~15                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.645      ;
; 0.411  ; waitx_d7                          ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.648      ;
; 0.411  ; RAM_BUFF:RAM_inst_B|addr_prev[5]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[11]~11                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.646      ;
; 0.415  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.983      ;
; 0.424  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.992      ;
; 0.426  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 0.993      ;
; 0.430  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 0.991      ;
; 0.436  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.010      ;
; 0.437  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.013      ;
; 0.445  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.029      ;
; 0.446  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 0.991      ;
; 0.456  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.467      ;
; 0.491  ; cs[3]                             ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.743      ;
; 0.510  ; cs[5]                             ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.762      ;
; 0.516  ; cs[1]                             ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.768      ;
; 0.538  ; waitx_d8                          ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.775      ;
; 0.540  ; oddframe_d2                       ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.775      ;
; 0.542  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[7]~7                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.554  ; oddframe_d1                       ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.789      ;
; 0.557  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[9]~9                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.792      ;
; 0.558  ; waitx_d9                          ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.795      ;
; 0.561  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.129      ;
; 0.580  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.591      ;
; 0.598  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.188      ;
; 0.606  ; oddframe_d1                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.841      ;
; 0.623  ; cs[1]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.875      ;
; 0.626  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.216      ;
; 0.634  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.216      ;
; 0.641  ; cs[0]                             ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.893      ;
; 0.648  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.228      ;
; 0.658  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.241      ;
; 0.659  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.242      ;
; 0.659  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.217      ;
; 0.659  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.223      ;
; 0.660  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.220      ;
; 0.663  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.208      ;
; 0.668  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.210      ;
; 0.684  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.251      ;
; 0.686  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.244      ;
; 0.689  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.252      ;
; 0.690  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.232      ;
; 0.691  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.252      ;
; 0.696  ; waitx_d3                          ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.321      ;
; 0.702  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.279      ;
; 0.704  ; waitx_d2                          ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.941      ;
; 0.704  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.265      ;
; 0.705  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.266      ;
; 0.706  ; waitx_d5                          ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.943      ;
; 0.711  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.272      ;
; 0.711  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.272      ;
; 0.721  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.266      ;
; 0.723  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.268      ;
; 0.724  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.284      ;
; 0.728  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.839      ; 2.070      ;
; 0.732  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.289      ;
; 0.741  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.302      ;
; 0.744  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.286      ;
; 0.746  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.307      ;
; 0.752  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.313      ;
; 0.762  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[1]~1                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.998      ;
; 0.784  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.345      ;
; 0.798  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.339      ;
; 0.801  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.346      ;
; 0.817  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.839      ; 2.159      ;
; 0.858  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.419      ;
; 0.861  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.422      ;
; 0.863  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.427      ;
; 0.872  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 1.066      ;
; 0.880  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.841      ; 2.224      ;
; 0.889  ; cs[0]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.141      ;
; 0.901  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[5]~5                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.152      ;
; 0.906  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.451      ;
; 0.916  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.516      ;
; 0.917  ; waitx_d1                          ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.304     ; 0.781      ;
; 0.918  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.478      ;
; 0.924  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.485      ;
; 0.928  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.489      ;
; 0.929  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.554      ;
; 0.936  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.497      ;
; 0.937  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.514      ;
; 0.940  ; cs[0]                             ; cs[1]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.192      ;
; 0.943  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 2.272      ;
; 0.950  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.553      ;
; 0.957  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.498      ;
; 0.958  ; RAM_BUFF:RAM_inst_B|addr_prev[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.541      ;
; 0.958  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.499      ;
; 0.959  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.584      ;
; 0.961  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.562      ;
; 0.963  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.563      ;
; 0.965  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.526      ;
; 0.967  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.528      ;
; 0.974  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.534      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_llc2'                                                               ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.022 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 2.540      ; 2.968      ;
; 0.353 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.067      ; 0.588      ;
; 0.407 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 2.540      ; 2.853      ;
; 0.670 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.067      ; 0.905      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.588      ;
; 0.435 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.482      ; 1.085      ;
; 0.444 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.482      ; 1.094      ;
; 0.540 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.482      ; 1.190      ;
; 0.548 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.482      ; 1.198      ;
; 0.555 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.482      ; 1.205      ;
; 0.572 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.807      ;
; 0.572 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.807      ;
; 0.573 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.808      ;
; 0.575 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.083      ; 0.826      ;
; 0.591 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.826      ;
; 0.592 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.827      ;
; 0.845 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.080      ;
; 0.845 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.080      ;
; 0.851 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.086      ;
; 0.852 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.087      ;
; 0.859 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.094      ;
; 0.866 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.101      ;
; 0.941 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.176      ;
; 0.949 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.184      ;
; 0.956 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.191      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.382 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.038      ; 0.588      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.382 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.038      ; 0.588      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.226  ; 0.412        ; 0.186          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.370  ; 0.588        ; 0.218          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
; 0.628  ; 0.628        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.221  ; 0.407        ; 0.186          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.375  ; 0.593        ; 0.218          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~0                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.175  ; 0.393        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~0                                                                              ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[1]                    ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[0]                    ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; 0.205  ; 0.423        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.106  ; 0.324        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.135  ; 0.353        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.135  ; 0.353        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.135  ; 0.353        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.135  ; 0.353        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.135  ; 0.353        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.453  ; 0.639        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.453  ; 0.639        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.453  ; 0.639        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.453  ; 0.639        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.453  ; 0.639        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.482  ; 0.668        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.596  ; 0.596        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.596  ; 0.596        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.599  ; 0.599        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.599  ; 0.599        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.599  ; 0.599        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.599  ; 0.599        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.599  ; 0.599        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4.676 ; 4.894        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]~92                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]~94                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]~96                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]~98                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]~100                                                  ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[0]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[1]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[2]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[3]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[4]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[5]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[6]                                                                                            ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                                 ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                                 ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[31]~31                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[5]~5                                                     ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[7]~7                                                     ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~4                                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]                                                      ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]                                                      ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]~26                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[32]~32                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[36]~36                                                   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d1                                                                                         ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d4                                                                                         ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]                                                      ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[34]~34                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~1                                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~2                                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~5                                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~6                                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                                 ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[13]~13                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[15]~15                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[1]~1                                                     ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[25]~25                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]                                                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[27]~27                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[29]~29                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[2]~2                                                     ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[3]~3                                                     ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[4]~4                                                     ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[11]~11                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[9]~9                                                     ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[3]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]~10                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]~47                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]~12                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]~49                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]~14                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]~51                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]~16                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]~53                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[17]~17                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]~18                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]~55                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[19]~19                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]~20                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]~57                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[21]~21                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]~22                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]~59                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[23]~23                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]~24                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]~61                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]~63                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[35]~35                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]~43                                                    ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]~6                                                     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]~45                                                    ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]~8                                                     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[0]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[1]                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|rden_a_store         ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|wren_a_store         ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]                                                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]                                                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]                                                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]                                                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]                                                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[2]                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc'                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target      ;
+--------+--------------+----------------+------------------+---------+------------+-------------+
; 18.298 ; 18.516       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; B_B         ;
; 18.298 ; 18.516       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; G_B         ;
; 18.298 ; 18.516       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; O_B         ;
; 18.298 ; 18.516       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; R_B         ;
; 18.298 ; 18.516       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; Y_B         ;
; 18.299 ; 18.485       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DATA[5]   ;
; 18.299 ; 18.485       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DATA[6]   ;
; 18.299 ; 18.485       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DATA[7]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DATA[4]   ;
; 18.302 ; 18.520       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; MAX[0]      ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_B[3]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[5]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[7]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[0]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[1]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[2]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[3]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[4]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[5]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[6]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[7]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; CodeCnt[0]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; CodeCnt[1]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[0] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[1] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[2] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[3] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[4] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[5] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[6] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[7] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[0]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[1]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[2]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[31]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[3]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[4]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[5]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[6]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[7]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; MAX[1]      ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[0]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[10]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[11]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[12]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[13]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[14]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[15]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[1]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[3]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[5]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[8]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata[9]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_B[0]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_B[1]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_B[2]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_B[4]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_B[5]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_C[0]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_C[1]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_C[2]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_C[3]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_C[4]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_C[5]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vpo_wrxd1   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vpo_wrxd2   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vpo_wrxd3   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[10]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[11]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[12]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[13]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[14]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[15]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[16]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[17]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[18]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[19]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[20]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[6]    ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[7]    ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[8]    ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[9]    ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[10]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[11]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[12]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[13]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[14]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[15]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[16]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[17]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[18]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[19]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[20]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[8]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[9]   ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[16]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[18]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[19]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[20]  ;
; 18.304 ; 18.490       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[4]   ;
+--------+--------------+----------------+------------------+---------+------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 2.846 ; 3.147 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.185 ; 0.404 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 3.754 ; 3.761 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 0.838 ; 1.029 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.156 ; 1.240 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 2.443 ; 2.637 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 2.117 ; 2.318 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.443 ; 2.637 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.073 ; 2.277 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 1.860 ; 2.010 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 1.780 ; 1.984 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 1.991 ; 2.164 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.103 ; 2.307 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.044 ; 2.221 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 1.636 ; 1.728 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 8.229 ; 8.303 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 8.018 ; 8.004 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 7.693 ; 7.687 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 7.557 ; 7.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 8.014 ; 7.981 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 7.479 ; 7.531 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 7.811 ; 7.873 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 7.480 ; 7.508 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 7.031 ; 7.050 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 8.229 ; 8.303 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 8.008 ; 8.036 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 7.284 ; 7.354 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 7.665 ; 7.679 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 7.252 ; 7.313 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 7.966 ; 8.121 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 8.176 ; 8.249 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 5.043 ; 5.077 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 5.217 ; 5.468 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 4.856 ; 5.129 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 5.188 ; 5.233 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 5.506 ; 5.590 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 5.802 ; 5.911 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.070  ; 0.998  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.367  ; 0.196  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.663  ; 0.563  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.123 ; -0.217 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.298 ; -0.518 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -1.181 ; -1.335 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -1.692 ; -1.886 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -1.714 ; -1.922 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -1.432 ; -1.584 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -1.181 ; -1.335 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -1.198 ; -1.355 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -1.552 ; -1.720 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -1.514 ; -1.674 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -1.434 ; -1.578 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.122  ; -0.010 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -3.983 ; -4.167 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -5.885 ; -5.840 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -5.435 ; -5.445 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -5.512 ; -5.514 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -5.793 ; -5.736 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -5.328 ; -5.299 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -5.549 ; -5.605 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -5.280 ; -5.342 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -4.923 ; -4.973 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -5.824 ; -5.848 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -5.734 ; -5.761 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -5.248 ; -5.289 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -5.538 ; -5.542 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -5.266 ; -5.295 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -3.983 ; -4.167 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -4.133 ; -4.273 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -3.664 ; -3.862 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -3.532 ; -3.768 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -3.278 ; -3.507 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -1.454 ; -1.559 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -1.748 ; -1.899 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -2.472 ; -2.423 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 9.605  ; 9.427  ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 11.361 ; 11.071 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 15.662 ; 15.094 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 10.210 ; 9.983  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 12.857 ; 12.366 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 15.662 ; 15.094 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 9.454  ; 9.322  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 12.469 ; 12.098 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 13.695 ; 13.186 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 13.747 ; 13.045 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 9.818  ; 9.648  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 12.756 ; 12.131 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 10.015 ; 9.808  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 9.818  ; 9.497  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 11.799 ; 11.444 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 13.733 ; 13.370 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 10.205 ; 10.093 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 13.541 ; 12.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 12.665 ; 12.105 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 6.122  ; 5.990  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 7.990  ; 7.544  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 11.099 ; 10.827 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 7.218  ; 7.167  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 9.228  ; 9.058  ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 10.913 ; 10.635 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 5.249  ; 5.148  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 7.252  ; 7.145  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 8.921  ; 8.467  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 8.522  ; 8.199  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 7.061  ; 6.889  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 7.483  ; 7.112  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 6.926  ; 6.518  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 8.077  ; 7.695  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 5.249  ; 5.148  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 8.269  ; 7.677  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 6.656  ; 6.420  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 6.429  ; 6.269  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 8.523  ; 8.169  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 7.299  ; 7.158  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 6.875  ; 6.729  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 9.004  ; 8.392  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 7.195  ; 6.677  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 5.220  ; 5.159  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 7.012  ; 6.660  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 6.308  ; 6.041  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 6.911  ; 6.861  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 6.531  ; 6.487 ; 6.802 ; 6.758  ;
; AMAmem_csx ; AMAmem_data[1]  ; 6.531  ; 6.487 ; 6.802 ; 6.758  ;
; AMAmem_csx ; AMAmem_data[2]  ; 6.346  ; 6.263 ; 6.641 ; 6.558  ;
; AMAmem_csx ; AMAmem_data[3]  ; 7.080  ; 6.997 ; 7.374 ; 7.291  ;
; AMAmem_csx ; AMAmem_data[4]  ; 7.034  ; 6.951 ; 7.323 ; 7.240  ;
; AMAmem_csx ; AMAmem_data[5]  ; 7.080  ; 6.997 ; 7.374 ; 7.291  ;
; AMAmem_csx ; AMAmem_data[6]  ; 7.017  ; 6.934 ; 7.298 ; 7.215  ;
; AMAmem_csx ; AMAmem_data[7]  ; 7.034  ; 6.951 ; 7.323 ; 7.240  ;
; AMAmem_csx ; AMAmem_data[8]  ; 7.080  ; 6.997 ; 7.374 ; 7.291  ;
; AMAmem_csx ; AMAmem_data[9]  ; 7.017  ; 6.934 ; 7.298 ; 7.215  ;
; AMAmem_csx ; AMAmem_data[10] ; 7.017  ; 6.934 ; 7.298 ; 7.215  ;
; AMAmem_csx ; AMAmem_data[11] ; 7.377  ; 7.294 ; 7.643 ; 7.560  ;
; AMAmem_csx ; AMAmem_data[12] ; 7.704  ; 7.621 ; 7.948 ; 7.865  ;
; AMAmem_csx ; AMAmem_data[13] ; 7.038  ; 6.955 ; 7.321 ; 7.238  ;
; AMAmem_csx ; AMAmem_data[14] ; 7.038  ; 6.955 ; 7.321 ; 7.238  ;
; AMAmem_csx ; AMAmem_data[15] ; 7.384  ; 7.301 ; 7.650 ; 7.567  ;
; AMAmem_csx ; AMAmem_waitx    ; 12.320 ;       ;       ; 12.091 ;
+------------+-----------------+--------+-------+-------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 6.308  ; 6.264 ; 6.571 ; 6.527  ;
; AMAmem_csx ; AMAmem_data[1]  ; 6.308  ; 6.264 ; 6.571 ; 6.527  ;
; AMAmem_csx ; AMAmem_data[2]  ; 6.134  ; 6.051 ; 6.421 ; 6.338  ;
; AMAmem_csx ; AMAmem_data[3]  ; 6.839  ; 6.756 ; 7.124 ; 7.041  ;
; AMAmem_csx ; AMAmem_data[4]  ; 6.795  ; 6.712 ; 7.076 ; 6.993  ;
; AMAmem_csx ; AMAmem_data[5]  ; 6.839  ; 6.756 ; 7.124 ; 7.041  ;
; AMAmem_csx ; AMAmem_data[6]  ; 6.779  ; 6.696 ; 7.051 ; 6.968  ;
; AMAmem_csx ; AMAmem_data[7]  ; 6.795  ; 6.712 ; 7.076 ; 6.993  ;
; AMAmem_csx ; AMAmem_data[8]  ; 6.839  ; 6.756 ; 7.124 ; 7.041  ;
; AMAmem_csx ; AMAmem_data[9]  ; 6.779  ; 6.696 ; 7.051 ; 6.968  ;
; AMAmem_csx ; AMAmem_data[10] ; 6.779  ; 6.696 ; 7.051 ; 6.968  ;
; AMAmem_csx ; AMAmem_data[11] ; 7.125  ; 7.042 ; 7.382 ; 7.299  ;
; AMAmem_csx ; AMAmem_data[12] ; 7.438  ; 7.355 ; 7.675 ; 7.592  ;
; AMAmem_csx ; AMAmem_data[13] ; 6.798  ; 6.715 ; 7.074 ; 6.991  ;
; AMAmem_csx ; AMAmem_data[14] ; 6.798  ; 6.715 ; 7.074 ; 6.991  ;
; AMAmem_csx ; AMAmem_data[15] ; 7.131  ; 7.048 ; 7.389 ; 7.306  ;
; AMAmem_csx ; AMAmem_waitx    ; 11.770 ;       ;       ; 11.547 ;
+------------+-----------------+--------+-------+-------+--------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.170 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 7.608          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 7.608        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 7.765          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 7.765        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 7.822          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 7.822        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                           ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk_llc                                              ; -61.471 ; -694.437      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.627 ; -5545.018     ;
; clk_div[1]                                           ; -2.856  ; -146.240      ;
; vadr[14]                                             ; 0.162   ; 0.000         ;
; clk_llc2                                             ; 0.171   ; 0.000         ;
; href                                                 ; 0.642   ; 0.000         ;
; odd                                                  ; 0.642   ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -0.980 ; -11.933       ;
; clk_div[1]                                           ; -0.675 ; -6.877        ;
; clk_llc2                                             ; -0.149 ; -0.149        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.025 ; -0.025        ;
; vadr[14]                                             ; 0.180  ; 0.000         ;
; href                                                 ; 0.197  ; 0.000         ;
; odd                                                  ; 0.197  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.104        ;
; href                                                 ; -3.000 ; -4.000        ;
; odd                                                  ; -3.000 ; -4.000        ;
; clk_div[1]                                           ; -1.000 ; -78.000       ;
; vadr[14]                                             ; -1.000 ; -6.000        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.744  ; 0.000         ;
; clk_llc                                              ; 17.951 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_llc'                                                                ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -61.471 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 98.459     ;
; -61.437 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 98.425     ;
; -61.434 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 98.422     ;
; -61.385 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.374     ;
; -61.381 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 98.369     ;
; -61.378 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 98.366     ;
; -61.351 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.340     ;
; -61.348 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.337     ;
; -61.336 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 98.324     ;
; -61.331 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.035     ; 98.321     ;
; -61.311 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 98.299     ;
; -61.297 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.035     ; 98.287     ;
; -61.295 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.284     ;
; -61.294 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.035     ; 98.284     ;
; -61.292 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.281     ;
; -61.278 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.267     ;
; -61.250 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.239     ;
; -61.244 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.233     ;
; -61.241 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.035     ; 98.231     ;
; -61.241 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.230     ;
; -61.238 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.035     ; 98.228     ;
; -61.225 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.214     ;
; -61.196 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.035     ; 98.186     ;
; -61.188 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.177     ;
; -61.185 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.174     ;
; -61.171 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.035     ; 98.161     ;
; -61.143 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.132     ;
; -61.132 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 98.120     ;
; -61.118 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.107     ;
; -61.077 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.253     ;
; -61.075 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 98.063     ;
; -61.046 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 98.035     ;
; -61.043 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.219     ;
; -61.040 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.216     ;
; -61.028 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.204     ;
; -61.016 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.192     ;
; -60.994 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.170     ;
; -60.992 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.035     ; 97.982     ;
; -60.991 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.167     ;
; -60.989 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 97.978     ;
; -60.987 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.163     ;
; -60.984 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.160     ;
; -60.982 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.158     ;
; -60.979 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.155     ;
; -60.942 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.118     ;
; -60.939 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 97.928     ;
; -60.938 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.114     ;
; -60.935 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.035     ; 97.925     ;
; -60.935 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.111     ;
; -60.926 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.102     ;
; -60.923 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.099     ;
; -60.917 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.093     ;
; -60.893 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.069     ;
; -60.882 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.036     ; 97.871     ;
; -60.881 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.057     ;
; -60.868 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.044     ;
; -60.856 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 98.032     ;
; -60.794 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.970     ;
; -60.760 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.936     ;
; -60.757 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.933     ;
; -60.738 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.914     ;
; -60.704 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.880     ;
; -60.701 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.877     ;
; -60.689 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.865     ;
; -60.681 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.857     ;
; -60.677 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.853     ;
; -60.659 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.835     ;
; -60.634 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.810     ;
; -60.632 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.808     ;
; -60.620 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.796     ;
; -60.455 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.631     ;
; -60.398 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.151      ; 97.574     ;
; -41.577 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.060     ; 78.542     ;
; -41.491 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 78.457     ;
; -41.437 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.058     ; 78.404     ;
; -41.410 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.060     ; 78.375     ;
; -41.384 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 78.350     ;
; -41.372 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.060     ; 78.337     ;
; -41.324 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 78.290     ;
; -41.292 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.060     ; 78.257     ;
; -41.286 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 78.252     ;
; -41.270 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.058     ; 78.237     ;
; -41.257 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.060     ; 78.222     ;
; -41.232 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.058     ; 78.199     ;
; -41.217 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 78.183     ;
; -41.206 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 78.172     ;
; -41.183 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.128      ; 78.336     ;
; -41.179 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 78.145     ;
; -41.171 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 78.137     ;
; -41.152 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.058     ; 78.119     ;
; -41.134 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.128      ; 78.287     ;
; -41.122 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.128      ; 78.275     ;
; -41.117 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.058     ; 78.084     ;
; -41.114 ; H_DIFF[4]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.060     ; 78.079     ;
; -41.099 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 78.065     ;
; -41.064 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 78.030     ;
; -41.028 ; H_DIFF[4]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 77.994     ;
; -41.016 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.128      ; 78.169     ;
; -40.978 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.128      ; 78.131     ;
; -40.974 ; H_DIFF[4]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.058     ; 77.941     ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -15.627 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.854     ; 13.732     ;
; -15.622 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.843     ; 13.738     ;
; -15.590 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.854     ; 13.695     ;
; -15.585 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.843     ; 13.701     ;
; -15.575 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.854     ; 13.680     ;
; -15.570 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.854     ; 13.675     ;
; -15.570 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.843     ; 13.686     ;
; -15.565 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.843     ; 13.681     ;
; -15.540 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 13.628     ;
; -15.503 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 13.591     ;
; -15.490 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.612     ;
; -15.490 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.854     ; 13.595     ;
; -15.489 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.823     ; 13.625     ;
; -15.488 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 13.576     ;
; -15.485 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.843     ; 13.601     ;
; -15.483 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 13.571     ;
; -15.473 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.556     ;
; -15.454 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.840     ; 13.573     ;
; -15.453 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.575     ;
; -15.452 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.823     ; 13.588     ;
; -15.447 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.854     ; 13.552     ;
; -15.442 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.843     ; 13.558     ;
; -15.438 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.560     ;
; -15.437 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.823     ; 13.573     ;
; -15.436 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.519     ;
; -15.433 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.555     ;
; -15.432 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.823     ; 13.568     ;
; -15.427 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.825     ; 13.561     ;
; -15.421 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.504     ;
; -15.417 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.840     ; 13.536     ;
; -15.416 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.499     ;
; -15.403 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 13.480     ;
; -15.403 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 13.491     ;
; -15.402 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.840     ; 13.521     ;
; -15.397 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.840     ; 13.516     ;
; -15.390 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.825     ; 13.524     ;
; -15.375 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.825     ; 13.509     ;
; -15.370 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.825     ; 13.504     ;
; -15.368 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.451     ;
; -15.366 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 13.443     ;
; -15.360 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 13.448     ;
; -15.353 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.475     ;
; -15.352 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.823     ; 13.488     ;
; -15.351 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 13.428     ;
; -15.346 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 13.423     ;
; -15.337 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 13.425     ;
; -15.336 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.419     ;
; -15.331 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.414     ;
; -15.330 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.452     ;
; -15.330 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.452     ;
; -15.324 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.838     ; 13.445     ;
; -15.317 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.840     ; 13.436     ;
; -15.316 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.399     ;
; -15.311 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.394     ;
; -15.310 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.432     ;
; -15.309 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.823     ; 13.445     ;
; -15.300 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 13.388     ;
; -15.295 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.839     ; 13.415     ;
; -15.293 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.376     ;
; -15.293 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.415     ;
; -15.293 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.415     ;
; -15.290 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.825     ; 13.424     ;
; -15.287 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.838     ; 13.408     ;
; -15.285 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 13.373     ;
; -15.280 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 13.368     ;
; -15.278 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.400     ;
; -15.278 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.400     ;
; -15.274 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.840     ; 13.393     ;
; -15.273 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.395     ;
; -15.273 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.395     ;
; -15.272 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.838     ; 13.393     ;
; -15.267 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.838     ; 13.388     ;
; -15.266 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 13.343     ;
; -15.261 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.865     ; 13.355     ;
; -15.258 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.839     ; 13.378     ;
; -15.247 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.825     ; 13.381     ;
; -15.243 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.839     ; 13.363     ;
; -15.238 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.839     ; 13.358     ;
; -15.231 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.314     ;
; -15.224 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.865     ; 13.318     ;
; -15.223 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 13.300     ;
; -15.211 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.840     ; 13.330     ;
; -15.209 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.865     ; 13.303     ;
; -15.207 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.853     ; 13.313     ;
; -15.204 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.865     ; 13.298     ;
; -15.200 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 13.288     ;
; -15.199 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.879     ; 13.279     ;
; -15.193 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.315     ;
; -15.193 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.315     ;
; -15.192 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.861     ; 13.290     ;
; -15.188 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 13.271     ;
; -15.187 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.838     ; 13.308     ;
; -15.186 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.843     ; 13.302     ;
; -15.174 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.857     ; 13.276     ;
; -15.174 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.840     ; 13.293     ;
; -15.170 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.853     ; 13.276     ;
; -15.169 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.852     ; 13.276     ;
; -15.167 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.837     ; 13.289     ;
; -15.162 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.879     ; 13.242     ;
; -15.161 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.850     ; 13.270     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.856 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.934      ;
; -2.753 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.089      ; 3.850      ;
; -2.748 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.075      ; 3.831      ;
; -2.746 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.073      ; 3.827      ;
; -2.728 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.030      ; 3.766      ;
; -2.728 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.042      ; 3.778      ;
; -2.711 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.056      ; 3.775      ;
; -2.709 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.073      ; 3.790      ;
; -2.708 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.080      ; 3.796      ;
; -2.690 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.057      ; 3.755      ;
; -2.677 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.764      ;
; -2.671 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.067      ; 3.746      ;
; -2.668 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.740      ;
; -2.665 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.755      ;
; -2.659 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.069      ; 3.736      ;
; -2.650 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.078      ; 3.736      ;
; -2.650 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.737      ;
; -2.639 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.072      ; 3.719      ;
; -2.634 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.065      ; 3.707      ;
; -2.634 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.081      ; 3.723      ;
; -2.627 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.078      ; 3.713      ;
; -2.624 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.080      ; 3.712      ;
; -2.616 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.090      ; 3.714      ;
; -2.613 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.712      ;
; -2.612 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.699      ;
; -2.610 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.697      ;
; -2.600 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.076      ; 3.684      ;
; -2.598 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.066      ; 3.672      ;
; -2.594 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.083      ; 3.685      ;
; -2.585 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.059      ; 3.652      ;
; -2.584 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.067      ; 3.659      ;
; -2.582 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.076      ; 3.666      ;
; -2.574 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 3.680      ;
; -2.573 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.073      ; 3.654      ;
; -2.569 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.084      ; 3.661      ;
; -2.568 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.655      ;
; -2.567 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.657      ;
; -2.562 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.101      ; 3.671      ;
; -2.559 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.080      ; 3.647      ;
; -2.557 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.652      ;
; -2.555 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.085      ; 3.648      ;
; -2.553 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.076      ; 3.637      ;
; -2.549 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.039      ; 3.596      ;
; -2.549 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.051      ; 3.608      ;
; -2.547 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 3.653      ;
; -2.542 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.081      ; 3.631      ;
; -2.542 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.084      ; 3.634      ;
; -2.540 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.630      ;
; -2.537 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.042      ; 3.587      ;
; -2.537 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.054      ; 3.599      ;
; -2.536 ; vadr_B[3]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.076      ; 3.620      ;
; -2.534 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.084      ; 3.626      ;
; -2.532 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.089      ; 3.629      ;
; -2.532 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.065      ; 3.605      ;
; -2.531 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.621      ;
; -2.530 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.066      ; 3.604      ;
; -2.530 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.620      ;
; -2.529 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.089      ; 3.626      ;
; -2.524 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.076      ; 3.608      ;
; -2.522 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.039      ; 3.569      ;
; -2.522 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.051      ; 3.581      ;
; -2.520 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.068      ; 3.596      ;
; -2.518 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.085      ; 3.611      ;
; -2.517 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 3.617      ;
; -2.511 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.066      ; 3.585      ;
; -2.509 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 3.615      ;
; -2.507 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 3.613      ;
; -2.505 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.065      ; 3.578      ;
; -2.504 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.084      ; 3.596      ;
; -2.503 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.593      ;
; -2.502 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.084      ; 3.594      ;
; -2.502 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.592      ;
; -2.502 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.089      ; 3.599      ;
; -2.500 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.590      ;
; -2.499 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.069      ; 3.576      ;
; -2.497 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.587      ;
; -2.497 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.600      ;
; -2.494 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.584      ;
; -2.492 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.081      ; 3.581      ;
; -2.490 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.577      ;
; -2.484 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.039      ; 3.531      ;
; -2.484 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.051      ; 3.543      ;
; -2.484 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.066      ; 3.558      ;
; -2.483 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.036      ; 3.527      ;
; -2.482 ; vadr_B[10] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.569      ;
; -2.482 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.039      ; 3.529      ;
; -2.482 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.051      ; 3.541      ;
; -2.477 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.564      ;
; -2.474 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.076      ; 3.558      ;
; -2.473 ; vadr_B[7]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.076      ; 3.557      ;
; -2.472 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.036      ; 3.516      ;
; -2.472 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.048      ; 3.528      ;
; -2.471 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.566      ;
; -2.470 ; vadr_B[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.073      ; 3.551      ;
; -2.467 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.085      ; 3.560      ;
; -2.467 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.065      ; 3.540      ;
; -2.465 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.065      ; 3.538      ;
; -2.465 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.555      ;
; -2.465 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.081      ; 3.554      ;
; -2.464 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.089      ; 3.561      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'vadr[14]'                                                                  ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.788      ;
; 0.166 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.784      ;
; 0.175 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.775      ;
; 0.178 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.772      ;
; 0.207 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.743      ;
; 0.210 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.740      ;
; 0.239 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.711      ;
; 0.242 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.708      ;
; 0.243 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.707      ;
; 0.297 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.157      ; 0.848      ;
; 0.338 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.157      ; 0.807      ;
; 0.341 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.157      ; 0.804      ;
; 0.361 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.157      ; 0.784      ;
; 0.405 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.157      ; 0.740      ;
; 0.418 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.046     ; 0.524      ;
; 0.431 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.519      ;
; 0.432 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.518      ;
; 0.432 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.518      ;
; 0.443 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.507      ;
; 0.443 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.507      ;
; 0.605 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.345      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_llc2'                                                              ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.171 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 1.388      ; 1.798      ;
; 0.423 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.038     ; 0.527      ;
; 0.605 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.038     ; 0.345      ;
; 0.872 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 1.388      ; 1.597      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.642 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.642 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.980 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 0.727      ;
; -0.924 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 0.783      ;
; -0.663 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.044      ;
; -0.662 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.045      ;
; -0.661 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.046      ;
; -0.643 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.470      ; 1.068      ;
; -0.625 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.093      ;
; -0.623 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.084      ;
; -0.618 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.089      ;
; -0.614 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.093      ;
; -0.613 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.481      ; 1.109      ;
; -0.610 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.097      ;
; -0.608 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.099      ;
; -0.607 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.100      ;
; -0.606 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.101      ;
; -0.605 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.102      ;
; -0.602 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.105      ;
; -0.601 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.106      ;
; -0.592 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.115      ;
; -0.584 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.123      ;
; -0.579 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.468      ; 1.130      ;
; -0.574 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.133      ;
; -0.544 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.163      ;
; -0.511 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.207      ;
; -0.498 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.209      ;
; -0.478 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.229      ;
; -0.474 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.233      ;
; -0.471 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.236      ;
; -0.451 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.256      ;
; -0.447 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.466      ; 1.260      ;
; -0.329 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 1.419      ; 1.305      ;
; -0.158 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 1.419      ; 1.476      ;
; -0.032 ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.499      ;
; 0.085  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.616      ;
; 0.087  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.618      ;
; 0.127  ; href                             ; vdata_B[0] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.656      ;
; 0.127  ; href                             ; vdata_C[0] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.656      ;
; 0.127  ; href                             ; vdata_B[1] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.656      ;
; 0.127  ; href                             ; vdata_C[1] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.656      ;
; 0.127  ; href                             ; vdata_B[2] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.656      ;
; 0.127  ; href                             ; vdata_C[2] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.656      ;
; 0.127  ; href                             ; vdata_B[4] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.656      ;
; 0.127  ; href                             ; vdata_C[4] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.656      ;
; 0.127  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.656      ;
; 0.127  ; href                             ; vdata_B[5] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.656      ;
; 0.127  ; href                             ; vdata_C[5] ; href                                                 ; clk_llc     ; 0.000        ; 1.417      ; 1.656      ;
; 0.148  ; href                             ; vdata[0]   ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.679      ;
; 0.148  ; href                             ; vdata[1]   ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.679      ;
; 0.148  ; href                             ; vdata[3]   ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.679      ;
; 0.148  ; href                             ; vdata[5]   ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.679      ;
; 0.148  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.679      ;
; 0.148  ; href                             ; vdata[9]   ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.679      ;
; 0.148  ; href                             ; vdata[10]  ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.679      ;
; 0.148  ; href                             ; vdata[12]  ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.679      ;
; 0.148  ; href                             ; vdata[14]  ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.679      ;
; 0.152  ; href                             ; vdata[11]  ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.683      ;
; 0.152  ; href                             ; vdata[13]  ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.683      ;
; 0.152  ; href                             ; vdata[15]  ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.683      ;
; 0.175  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.296      ;
; 0.179  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.300      ;
; 0.190  ; Cr_Data1[1]                      ; B1_int[7]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.311      ;
; 0.192  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.313      ;
; 0.193  ; Cb_Data1[6]                      ; C_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.314      ;
; 0.202  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.733      ;
; 0.254  ; href                             ; vdata_B[3] ; href                                                 ; clk_llc     ; 0.000        ; 1.418      ; 1.784      ;
; 0.261  ; S_DATA[7]                        ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.381      ;
; 0.262  ; S_DATA[7]                        ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.382      ;
; 0.264  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.385      ;
; 0.264  ; Cb_Data1[1]                      ; B2_int[5]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.385      ;
; 0.274  ; A_int[10]                        ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.395      ;
; 0.274  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.395      ;
; 0.275  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.284  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.815      ;
; 0.286  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.817      ;
; 0.292  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 1.419      ; 1.823      ;
; 0.300  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.420      ;
; 0.301  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.421      ;
; 0.339  ; A_int[18]                        ; R_int[18]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.461      ;
; 0.339  ; C_int[15]                        ; B_int[15]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.461      ;
; 0.339  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.461      ;
; 0.340  ; B2_int[20]                       ; G_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.041      ; 0.463      ;
; 0.340  ; A_int[16]                        ; R_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.462      ;
; 0.347  ; odd                              ; vdata[0]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.878      ;
; 0.347  ; odd                              ; vdata[1]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.878      ;
; 0.347  ; odd                              ; vdata[3]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.878      ;
; 0.347  ; odd                              ; vdata[5]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.878      ;
; 0.347  ; odd                              ; vdata[8]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.878      ;
; 0.347  ; odd                              ; vdata[9]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.878      ;
; 0.347  ; odd                              ; vdata[10]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.878      ;
; 0.347  ; odd                              ; vdata[12]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.878      ;
; 0.347  ; odd                              ; vdata[14]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.878      ;
; 0.351  ; A_int[11]                        ; R_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.473      ;
; 0.351  ; odd                              ; vdata[11]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.882      ;
; 0.351  ; odd                              ; vdata[13]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.882      ;
; 0.351  ; odd                              ; vdata[15]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.419      ; 1.882      ;
; 0.352  ; A_int[19]                        ; R_int[19]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.474      ;
; 0.352  ; C_int[16]                        ; B_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.474      ;
; 0.353  ; C_int[14]                        ; B_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.475      ;
; 0.354  ; A_int[15]                        ; R_int[15]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.476      ;
; 0.354  ; A_int[13]                        ; R_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.476      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_div[1]'                                                                                                                                                               ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.675 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; 0.000        ; 1.966      ; 1.403      ;
; -0.493 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; 0.000        ; 1.966      ; 1.585      ;
; -0.337 ; vadr[14]   ; vadr[14]                                                                                                    ; vadr[14]     ; clk_div[1]  ; 0.000        ; 1.983      ; 1.851      ;
; -0.313 ; odd        ; vadr[14]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[0]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[1]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[2]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[3]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[4]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[5]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[6]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[7]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[8]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[9]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[10]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[11]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[12]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.313 ; odd        ; vadr[13]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.983      ; 1.782      ;
; -0.211 ; href       ; vadr_B[11]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 1.957      ; 1.858      ;
; -0.174 ; href       ; vadr_B[2]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.960      ; 1.898      ;
; -0.164 ; href       ; vadr_B[8]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.954      ; 1.902      ;
; -0.157 ; href       ; vadr_B[9]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.957      ; 1.912      ;
; -0.142 ; href       ; vadr_B[6]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.957      ; 1.927      ;
; -0.142 ; href       ; vadr_B[7]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.957      ; 1.927      ;
; 0.088  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; 0.000        ; 0.628      ; 0.828      ;
; 0.130  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; -0.500       ; 1.966      ; 1.708      ;
; 0.176  ; vadr_B[11] ; vadr_B[11]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[9]  ; vadr_B[9]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[8]  ; vadr_B[8]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[7]  ; vadr_B[7]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[6]  ; vadr_B[6]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[2]  ; vadr_B[2]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.255  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[0]                    ; href         ; clk_div[1]  ; 0.000        ; 1.966      ; 2.333      ;
; 0.270  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; 0.000        ; 0.628      ; 1.010      ;
; 0.283  ; vadr[5]    ; vadr[5]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.404      ;
; 0.283  ; vadr[1]    ; vadr[1]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.404      ;
; 0.284  ; vadr[12]   ; vadr[12]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.405      ;
; 0.284  ; vadr[11]   ; vadr[11]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.405      ;
; 0.284  ; vadr[9]    ; vadr[9]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.405      ;
; 0.284  ; vadr[7]    ; vadr[7]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.405      ;
; 0.284  ; vadr[4]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.405      ;
; 0.284  ; vadr[3]    ; vadr[3]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.405      ;
; 0.284  ; vadr[2]    ; vadr[2]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.405      ;
; 0.285  ; vadr[10]   ; vadr[10]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.406      ;
; 0.285  ; vadr[8]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.406      ;
; 0.285  ; vadr[6]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.406      ;
; 0.294  ; vadr[13]   ; vadr[13]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.415      ;
; 0.295  ; vadr[0]    ; vadr[0]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.416      ;
; 0.318  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; -0.500       ; 1.966      ; 1.896      ;
; 0.355  ; href       ; vadr_B[13]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 1.957      ; 2.424      ;
; 0.389  ; href       ; vadr_B[1]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.960      ; 2.461      ;
; 0.414  ; href       ; vadr_B[4]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.960      ; 2.486      ;
; 0.427  ; vadr[1]    ; vadr[2]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.548      ;
; 0.427  ; vadr[5]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.548      ;
; 0.428  ; vadr[11]   ; vadr[12]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.549      ;
; 0.428  ; vadr[3]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.549      ;
; 0.428  ; vadr[9]    ; vadr[10]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.549      ;
; 0.428  ; vadr[7]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.549      ;
; 0.431  ; vadr[14]   ; vadr[14]                                                                                                    ; vadr[14]     ; clk_div[1]  ; -0.500       ; 1.983      ; 2.119      ;
; 0.436  ; vadr[4]    ; vadr[5]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.557      ;
; 0.436  ; vadr[2]    ; vadr[3]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.557      ;
; 0.436  ; vadr[12]   ; vadr[13]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.557      ;
; 0.437  ; vadr[0]    ; vadr[1]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.558      ;
; 0.437  ; vadr[10]   ; vadr[11]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.558      ;
; 0.438  ; vadr[13]   ; vadr[14]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.559      ;
; 0.438  ; vadr[8]    ; vadr[9]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.559      ;
; 0.438  ; vadr[6]    ; vadr[7]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.559      ;
; 0.438  ; vadr[4]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.559      ;
; 0.438  ; vadr[2]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.559      ;
; 0.438  ; vadr[12]   ; vadr[14]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.559      ;
; 0.439  ; vadr[0]    ; vadr[2]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.560      ;
; 0.439  ; vadr[10]   ; vadr[12]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.560      ;
; 0.439  ; href       ; vadr_B[3]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.960      ; 2.511      ;
; 0.440  ; vadr[8]    ; vadr[10]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.561      ;
; 0.440  ; vadr[6]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.561      ;
; 0.453  ; href       ; vadr_B[5]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.960      ; 2.525      ;
; 0.485  ; vadr[1]    ; vadr[3]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.606      ;
; 0.485  ; vadr[5]    ; vadr[7]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.606      ;
; 0.486  ; vadr[3]    ; vadr[5]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.607      ;
; 0.486  ; vadr[11]   ; vadr[13]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.607      ;
; 0.486  ; vadr[9]    ; vadr[11]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.607      ;
; 0.486  ; vadr[7]    ; vadr[9]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.607      ;
; 0.486  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; href         ; clk_div[1]  ; 0.000        ; 2.100      ; 2.717      ;
; 0.486  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[1]                    ; href         ; clk_div[1]  ; 0.000        ; 1.966      ; 2.564      ;
; 0.487  ; vadr[1]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.608      ;
; 0.487  ; vadr[5]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.608      ;
; 0.488  ; vadr[3]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.609      ;
; 0.488  ; vadr[11]   ; vadr[14]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.609      ;
; 0.488  ; vadr[9]    ; vadr[12]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.609      ;
; 0.488  ; vadr[7]    ; vadr[10]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.609      ;
; 0.496  ; vadr[4]    ; vadr[7]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.617      ;
; 0.496  ; vadr[2]    ; vadr[5]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.617      ;
; 0.497  ; vadr[0]    ; vadr[3]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.618      ;
; 0.497  ; vadr[10]   ; vadr[13]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.618      ;
; 0.497  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ; href         ; clk_div[1]  ; 0.000        ; 2.090      ; 2.718      ;
; 0.498  ; vadr[8]    ; vadr[11]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.619      ;
; 0.498  ; vadr[6]    ; vadr[9]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.619      ;
; 0.498  ; vadr[4]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.619      ;
; 0.498  ; vadr[2]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.619      ;
; 0.499  ; vadr[0]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.620      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_llc2'                                                                ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.149 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 1.443      ; 1.509      ;
; 0.180  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.038      ; 0.300      ;
; 0.332  ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.038      ; 0.452      ;
; 0.509  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 1.443      ; 1.667      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.025 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.462      ;
; 0.046  ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.533      ;
; 0.146  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.463      ;
; 0.151  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.464      ;
; 0.166  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.483      ;
; 0.167  ; cs[3]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.296      ;
; 0.171  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.488      ;
; 0.171  ; cs[0]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.300      ;
; 0.177  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.494      ;
; 0.179  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.505      ;
; 0.180  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.508      ;
; 0.180  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.504      ;
; 0.181  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.495      ;
; 0.182  ; waitx_d6                          ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.304      ;
; 0.184  ; oddframe_d3                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.304      ;
; 0.191  ; RAM_BUFF:RAM_inst_B|addr_prev[5]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[11]~11                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.312      ;
; 0.191  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[15]~15                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.312      ;
; 0.193  ; waitx_d7                          ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.194  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.497      ;
; 0.232  ; cs[3]                             ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.361      ;
; 0.242  ; cs[5]                             ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.371      ;
; 0.246  ; cs[1]                             ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.375      ;
; 0.247  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.564      ;
; 0.250  ; waitx_d8                          ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.372      ;
; 0.255  ; oddframe_d2                       ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.375      ;
; 0.257  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[7]~7                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.385      ;
; 0.261  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.592      ;
; 0.262  ; oddframe_d1                       ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.382      ;
; 0.263  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[9]~9                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.384      ;
; 0.264  ; waitx_d9                          ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.386      ;
; 0.265  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.741      ;
; 0.274  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.605      ;
; 0.286  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.615      ;
; 0.289  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.616      ;
; 0.293  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.605      ;
; 0.293  ; oddframe_d1                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.413      ;
; 0.295  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.625      ;
; 0.300  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.624      ;
; 0.301  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.616      ;
; 0.301  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.616      ;
; 0.304  ; cs[1]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.433      ;
; 0.308  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.611      ;
; 0.311  ; cs[0]                             ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.440      ;
; 0.313  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.614      ;
; 0.317  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.630      ;
; 0.317  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.638      ;
; 0.317  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.631      ;
; 0.321  ; waitx_d2                          ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.443      ;
; 0.321  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.637      ;
; 0.322  ; waitx_d5                          ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.444      ;
; 0.322  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.632      ;
; 0.325  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.636      ;
; 0.327  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.644      ;
; 0.327  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.628      ;
; 0.335  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.652      ;
; 0.336  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.652      ;
; 0.338  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.653      ;
; 0.339  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.642      ;
; 0.340  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 0.647      ;
; 0.340  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.816      ;
; 0.346  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 0.646      ;
; 0.348  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.665      ;
; 0.349  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[1]~1                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.470      ;
; 0.350  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.666      ;
; 0.354  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.655      ;
; 0.361  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.671      ;
; 0.365  ; waitx_d3                          ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.681      ;
; 0.374  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.684      ;
; 0.385  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 0.685      ;
; 0.395  ; RAM_BUFF:RAM_inst_B|addr_prev[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.691      ;
; 0.404  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.534      ;
; 0.412  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.727      ;
; 0.420  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.731      ;
; 0.422  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.732      ;
; 0.423  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[5]~5                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.551      ;
; 0.430  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.102      ;
; 0.438  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.753      ;
; 0.440  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.757      ;
; 0.442  ; waitx_d1                          ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 0.377      ;
; 0.444  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.801      ;
; 0.444  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 0.744      ;
; 0.445  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.762      ;
; 0.447  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.763      ;
; 0.447  ; cs[0]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.576      ;
; 0.448  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.789      ;
; 0.453  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.780      ;
; 0.459  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.816      ;
; 0.467  ; RAM_BUFF:RAM_inst_B|addr_prev[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.798      ;
; 0.468  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.811      ;
; 0.469  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.765      ;
; 0.471  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.802      ;
; 0.472  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.803      ;
; 0.474  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.791      ;
; 0.475  ; RAM_BUFF:RAM_inst_B|addr_prev[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.791      ;
; 0.477  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.819      ;
; 0.479  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.820      ;
; 0.479  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.822      ;
; 0.481  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.784      ;
; 0.481  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.777      ;
; 0.481  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 0.788      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.300      ;
; 0.214 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.241      ; 0.537      ;
; 0.225 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.241      ; 0.548      ;
; 0.273 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.393      ;
; 0.274 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.394      ;
; 0.274 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.394      ;
; 0.275 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.241      ; 0.598      ;
; 0.276 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.046      ; 0.404      ;
; 0.281 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.401      ;
; 0.282 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.402      ;
; 0.286 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.241      ; 0.609      ;
; 0.289 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.241      ; 0.612      ;
; 0.418 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.538      ;
; 0.426 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.546      ;
; 0.427 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.547      ;
; 0.429 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.549      ;
; 0.430 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.550      ;
; 0.432 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.552      ;
; 0.476 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.596      ;
; 0.487 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.607      ;
; 0.490 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.610      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.197 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.197 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.649  ; 0.865        ; 0.216          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.649  ; 0.865        ; 0.216          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.857  ; 0.857        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.857  ; 0.857        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.870  ; 0.870        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.870  ; 0.870        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.871  ; 0.871        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.055  ; 0.239        ; 0.184          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.234  ; 0.234        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.545  ; 0.761        ; 0.216          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.763  ; 0.763        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.101  ; 0.285        ; 0.184          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.280  ; 0.280        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.496  ; 0.712        ; 0.216          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.714  ; 0.714        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~0                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 0.128  ; 0.358        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.128  ; 0.358        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.158  ; 0.342        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.432  ; 0.648        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                         ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a16~porta_we_reg       ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a18~porta_we_reg       ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~porta_we_reg        ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~porta_address_reg0        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~porta_we_reg              ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~porta_address_reg0        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~porta_we_reg              ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a0~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a1~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a3~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a1~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a23~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a7~porta_we_reg        ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc'                                         ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target      ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; 17.951 ; 18.135       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; MAX[0]      ;
; 17.952 ; 18.136       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[0]   ;
; 17.952 ; 18.136       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[1]   ;
; 17.952 ; 18.136       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[2]   ;
; 17.952 ; 18.136       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[3]   ;
; 17.963 ; 18.147       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_B         ;
; 17.963 ; 18.147       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_B         ;
; 17.963 ; 18.147       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; O_B         ;
; 17.963 ; 18.147       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_B         ;
; 17.963 ; 18.147       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Y_B         ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[10]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[9]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[10]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[11]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[12]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[13]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[14]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[15]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[16]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[17]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[7]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[8]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[9]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; BK_B        ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_H         ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_L         ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[12]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[17]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[18]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[19]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[20]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; CodeCnt[0]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; CodeCnt[1]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[10]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[11]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[5]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[0]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[10]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[12]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[14]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[1]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[3]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[5]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[8]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[9]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vpo_wrxd1   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[10]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[11]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[12]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[13]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[14]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[15]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[16]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[17]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[18]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[19]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[20]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[5]    ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[6]    ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[7]    ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[8]    ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[9]    ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[11]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[12]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[13]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[14]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[15]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[16]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[17]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[18]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[19]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[20]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[7]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[8]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[18]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[19]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[20]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[5]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[10]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[0] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[1] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[2] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[3] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[4] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[5] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[6] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[7] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[0] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[1] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[2] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[3] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[4] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[5] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[6] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[7] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[12]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[13]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[14]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[15]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[16]   ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.690 ; 1.929 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.140 ; 0.330 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 2.000 ; 2.389 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 0.418 ; 0.685 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 0.549 ; 0.877 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 1.326 ; 1.985 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 1.149 ; 1.778 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 1.326 ; 1.985 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 1.116 ; 1.749 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 1.013 ; 1.638 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 0.965 ; 1.576 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 1.068 ; 1.685 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 1.134 ; 1.765 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 1.100 ; 1.728 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.860 ; 1.117 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 4.579 ; 5.564 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 4.408 ; 5.357 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 4.286 ; 5.211 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 4.236 ; 5.185 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 4.396 ; 5.342 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 4.151 ; 5.072 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 4.366 ; 5.305 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 4.129 ; 5.052 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 3.906 ; 4.772 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 4.579 ; 5.564 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 4.419 ; 5.363 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 4.060 ; 4.966 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 4.208 ; 5.145 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 4.030 ; 4.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 4.516 ; 5.312 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 4.534 ; 5.383 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 2.857 ; 3.566 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 2.999 ; 3.747 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 2.800 ; 3.511 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 2.896 ; 3.362 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 3.103 ; 3.554 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 3.287 ; 3.700 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 0.645  ; 0.340  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.283  ; -0.056 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.374  ; 0.124  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 0.002  ; -0.322 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.232 ; -0.432 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -0.650 ; -1.237 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -0.919 ; -1.536 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -0.931 ; -1.558 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -0.773 ; -1.382 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -0.650 ; -1.237 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -0.659 ; -1.251 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -0.830 ; -1.428 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -0.830 ; -1.444 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -0.783 ; -1.392 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.032  ; -0.196 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -2.310 ; -2.973 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -3.253 ; -4.047 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -3.047 ; -3.819 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -3.069 ; -3.837 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -3.179 ; -3.952 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -2.933 ; -3.681 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -3.111 ; -3.902 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -2.966 ; -3.738 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -2.772 ; -3.515 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -3.231 ; -4.038 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -3.188 ; -3.982 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -2.921 ; -3.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -3.053 ; -3.842 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -2.928 ; -3.709 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -2.310 ; -2.973 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -2.383 ; -3.041 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -2.141 ; -2.804 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -2.115 ; -2.809 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -1.970 ; -2.623 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -0.931 ; -1.206 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -1.114 ; -1.380 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -1.407 ; -1.700 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 5.393 ; 5.725 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 6.333 ; 6.498 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 8.401 ; 8.853 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 5.509 ; 5.835 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 6.985 ; 7.318 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 8.401 ; 8.853 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 5.121 ; 5.397 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 6.882 ; 7.126 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 7.370 ; 7.652 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 7.186 ; 7.597 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 5.398 ; 5.605 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 6.793 ; 7.114 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 5.500 ; 5.745 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 5.227 ; 5.678 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 6.425 ; 6.772 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 7.360 ; 7.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 5.700 ; 5.933 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 7.042 ; 7.734 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 6.710 ; 7.065 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 3.414 ; 3.546 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 4.231 ; 4.457 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 5.926 ; 6.210 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 4.037 ; 4.074 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 5.198 ; 5.516 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 6.099 ; 6.257 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 2.787 ; 2.992 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 3.901 ; 4.101 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 4.674 ; 5.001 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 4.509 ; 4.844 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 3.754 ; 4.071 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 3.942 ; 4.146 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 3.567 ; 3.835 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 4.240 ; 4.496 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 2.787 ; 2.992 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 4.272 ; 4.535 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 3.517 ; 3.737 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 3.420 ; 3.575 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 4.499 ; 4.851 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 3.908 ; 4.156 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 3.651 ; 3.886 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 4.661 ; 5.027 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 3.751 ; 4.019 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 2.886 ; 3.104 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 3.668 ; 3.982 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 3.371 ; 3.611 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 3.885 ; 3.920 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 3.874 ; 3.858 ; 4.528 ; 4.512 ;
; AMAmem_csx ; AMAmem_data[1]  ; 3.874 ; 3.858 ; 4.528 ; 4.512 ;
; AMAmem_csx ; AMAmem_data[2]  ; 3.764 ; 3.769 ; 4.403 ; 4.408 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.156 ; 4.161 ; 4.871 ; 4.876 ;
; AMAmem_csx ; AMAmem_data[4]  ; 4.121 ; 4.126 ; 4.824 ; 4.829 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.156 ; 4.161 ; 4.871 ; 4.876 ;
; AMAmem_csx ; AMAmem_data[6]  ; 4.121 ; 4.126 ; 4.813 ; 4.818 ;
; AMAmem_csx ; AMAmem_data[7]  ; 4.121 ; 4.126 ; 4.824 ; 4.829 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.156 ; 4.161 ; 4.871 ; 4.876 ;
; AMAmem_csx ; AMAmem_data[9]  ; 4.121 ; 4.126 ; 4.813 ; 4.818 ;
; AMAmem_csx ; AMAmem_data[10] ; 4.121 ; 4.126 ; 4.813 ; 4.818 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.317 ; 4.322 ; 5.042 ; 5.047 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.492 ; 4.497 ; 5.237 ; 5.242 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.140 ; 4.145 ; 4.838 ; 4.843 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.140 ; 4.145 ; 4.838 ; 4.843 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.324 ; 4.329 ; 5.050 ; 5.055 ;
; AMAmem_csx ; AMAmem_waitx    ; 6.689 ;       ;       ; 7.708 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 3.748 ; 3.732 ; 4.392 ; 4.376 ;
; AMAmem_csx ; AMAmem_data[1]  ; 3.748 ; 3.732 ; 4.392 ; 4.376 ;
; AMAmem_csx ; AMAmem_data[2]  ; 3.645 ; 3.650 ; 4.273 ; 4.278 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.021 ; 4.026 ; 4.722 ; 4.727 ;
; AMAmem_csx ; AMAmem_data[4]  ; 3.988 ; 3.993 ; 4.678 ; 4.683 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.021 ; 4.026 ; 4.722 ; 4.727 ;
; AMAmem_csx ; AMAmem_data[6]  ; 3.987 ; 3.992 ; 4.667 ; 4.672 ;
; AMAmem_csx ; AMAmem_data[7]  ; 3.988 ; 3.993 ; 4.678 ; 4.683 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.021 ; 4.026 ; 4.722 ; 4.727 ;
; AMAmem_csx ; AMAmem_data[9]  ; 3.987 ; 3.992 ; 4.667 ; 4.672 ;
; AMAmem_csx ; AMAmem_data[10] ; 3.987 ; 3.992 ; 4.667 ; 4.672 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.176 ; 4.181 ; 4.886 ; 4.891 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.343 ; 4.348 ; 5.074 ; 5.079 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.005 ; 4.010 ; 4.691 ; 4.696 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.005 ; 4.010 ; 4.691 ; 4.696 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.182 ; 4.187 ; 4.894 ; 4.899 ;
; AMAmem_csx ; AMAmem_waitx    ; 6.404 ;       ;       ; 7.403 ;
+------------+-----------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 8.672 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.672          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 8.672        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.757          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 8.757        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.784          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 8.784        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                 ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                      ; -175.820   ; -1.626  ; N/A      ; N/A     ; -3.000              ;
;  clk_div[1]                                           ; -6.953     ; -1.280  ; N/A      ; N/A     ; -2.710              ;
;  clk_llc                                              ; -175.820   ; -1.626  ; N/A      ; N/A     ; 17.951              ;
;  clk_llc2                                             ; -0.246     ; -0.149  ; N/A      ; N/A     ; -3.000              ;
;  href                                                 ; 0.203      ; 0.197   ; N/A      ; N/A     ; -3.000              ;
;  odd                                                  ; 0.203      ; 0.197   ; N/A      ; N/A     ; -3.000              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -33.410    ; -0.056  ; N/A      ; N/A     ; 4.676               ;
;  vadr[14]                                             ; -0.839     ; 0.180   ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                       ; -14047.832 ; -27.263 ; 0.0      ; 0.0     ; -181.93             ;
;  clk_div[1]                                           ; -376.106   ; -11.385 ; N/A      ; N/A     ; -160.080            ;
;  clk_llc                                              ; -2190.814  ; -15.796 ; N/A      ; N/A     ; 0.000               ;
;  clk_llc2                                             ; -0.246     ; -0.149  ; N/A      ; N/A     ; -5.570              ;
;  href                                                 ; 0.000      ; 0.000   ; N/A      ; N/A     ; -4.285              ;
;  odd                                                  ; 0.000      ; 0.000   ; N/A      ; N/A     ; -4.285              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -11477.547 ; -0.056  ; N/A      ; N/A     ; 0.000               ;
;  vadr[14]                                             ; -3.119     ; 0.000   ; N/A      ; N/A     ; -7.710              ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.359 ; 3.320  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.226 ; 0.404  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 4.131 ; 4.281  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 0.930 ; 1.029  ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.274 ; 1.352  ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 2.870 ; 3.327  ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 2.519 ; 2.966  ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.870 ; 3.327  ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.464 ; 2.913  ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 2.232 ; 2.619  ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.151 ; 2.566  ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 2.391 ; 2.775  ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.506 ; 2.952  ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.441 ; 2.843  ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 1.816 ; 1.852  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 9.525 ; 10.138 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 9.233 ; 9.817  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 8.883 ; 9.408  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 8.746 ; 9.388  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 9.252 ; 9.798  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 8.667 ; 9.254  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 9.031 ; 9.635  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 8.666 ; 9.231  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 8.169 ; 8.695  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 9.470 ; 10.138 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 9.244 ; 9.858  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 8.454 ; 9.041  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 8.873 ; 9.449  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 8.410 ; 8.994  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 9.287 ; 9.934  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 9.525 ; 10.116 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 6.053 ; 6.428  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 6.296 ; 6.872  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 5.914 ; 6.475  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 6.027 ; 6.178  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 6.412 ; 6.581  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 6.765 ; 6.938  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.250  ; 1.212  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.495  ; 0.345  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.769  ; 0.731  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 0.002  ; -0.168 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.232 ; -0.432 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -0.650 ; -1.237 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -0.919 ; -1.536 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -0.931 ; -1.558 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -0.773 ; -1.382 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -0.650 ; -1.237 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -0.659 ; -1.251 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -0.830 ; -1.428 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -0.830 ; -1.444 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -0.783 ; -1.392 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.147  ; 0.118  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -2.310 ; -2.973 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -3.253 ; -4.047 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -3.047 ; -3.819 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -3.069 ; -3.837 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -3.179 ; -3.952 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -2.933 ; -3.681 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -3.111 ; -3.902 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -2.966 ; -3.738 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -2.772 ; -3.515 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -3.231 ; -4.038 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -3.188 ; -3.982 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -2.921 ; -3.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -3.053 ; -3.842 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -2.928 ; -3.709 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -2.310 ; -2.973 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -2.383 ; -3.041 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -2.141 ; -2.804 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -2.115 ; -2.809 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -1.970 ; -2.623 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -0.931 ; -1.206 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -1.114 ; -1.380 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -1.407 ; -1.700 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 10.976 ; 11.043 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 12.976 ; 12.919 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 17.196 ; 17.118 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 11.347 ; 11.471 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 14.247 ; 14.172 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 17.196 ; 17.118 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 10.447 ; 10.585 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 13.784 ; 13.709 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 15.054 ; 14.951 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 15.057 ; 14.910 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 10.865 ; 10.932 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 14.048 ; 13.984 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 11.086 ; 11.185 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 10.878 ; 11.065 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 13.078 ; 13.130 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 15.103 ; 15.191 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 11.435 ; 11.551 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 14.880 ; 14.788 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 13.905 ; 13.893 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 6.907  ; 6.833  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 8.889  ; 8.758  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 12.414 ; 12.457 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 8.396  ; 8.360  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 5.198 ; 5.516 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 6.099 ; 6.257 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 2.787 ; 2.992 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 3.901 ; 4.101 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 4.674 ; 5.001 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 4.509 ; 4.844 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 3.754 ; 4.071 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 3.942 ; 4.146 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 3.567 ; 3.835 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 4.240 ; 4.496 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 2.787 ; 2.992 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 4.272 ; 4.535 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 3.517 ; 3.737 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 3.420 ; 3.575 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 4.499 ; 4.851 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 3.908 ; 4.156 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 3.651 ; 3.886 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 4.661 ; 5.027 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 3.751 ; 4.019 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 2.886 ; 3.104 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 3.668 ; 3.982 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 3.371 ; 3.611 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 3.885 ; 3.920 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.846  ; 7.762 ; 8.345 ; 8.261  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.846  ; 7.762 ; 8.345 ; 8.261  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.615  ; 7.543 ; 8.117 ; 8.045  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.418  ; 8.346 ; 8.976 ; 8.904  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.371  ; 8.299 ; 8.921 ; 8.849  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.418  ; 8.346 ; 8.976 ; 8.904  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.349  ; 8.277 ; 8.889 ; 8.817  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.371  ; 8.299 ; 8.921 ; 8.849  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.418  ; 8.346 ; 8.976 ; 8.904  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.349  ; 8.277 ; 8.889 ; 8.817  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.349  ; 8.277 ; 8.889 ; 8.817  ;
; AMAmem_csx ; AMAmem_data[11] ; 8.746  ; 8.674 ; 9.288 ; 9.216  ;
; AMAmem_csx ; AMAmem_data[12] ; 9.106  ; 9.034 ; 9.644 ; 9.572  ;
; AMAmem_csx ; AMAmem_data[13] ; 8.370  ; 8.298 ; 8.911 ; 8.839  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.370  ; 8.298 ; 8.911 ; 8.839  ;
; AMAmem_csx ; AMAmem_data[15] ; 8.753  ; 8.681 ; 9.295 ; 9.223  ;
; AMAmem_csx ; AMAmem_waitx    ; 14.092 ;       ;       ; 14.544 ;
+------------+-----------------+--------+-------+-------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 3.748 ; 3.732 ; 4.392 ; 4.376 ;
; AMAmem_csx ; AMAmem_data[1]  ; 3.748 ; 3.732 ; 4.392 ; 4.376 ;
; AMAmem_csx ; AMAmem_data[2]  ; 3.645 ; 3.650 ; 4.273 ; 4.278 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.021 ; 4.026 ; 4.722 ; 4.727 ;
; AMAmem_csx ; AMAmem_data[4]  ; 3.988 ; 3.993 ; 4.678 ; 4.683 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.021 ; 4.026 ; 4.722 ; 4.727 ;
; AMAmem_csx ; AMAmem_data[6]  ; 3.987 ; 3.992 ; 4.667 ; 4.672 ;
; AMAmem_csx ; AMAmem_data[7]  ; 3.988 ; 3.993 ; 4.678 ; 4.683 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.021 ; 4.026 ; 4.722 ; 4.727 ;
; AMAmem_csx ; AMAmem_data[9]  ; 3.987 ; 3.992 ; 4.667 ; 4.672 ;
; AMAmem_csx ; AMAmem_data[10] ; 3.987 ; 3.992 ; 4.667 ; 4.672 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.176 ; 4.181 ; 4.886 ; 4.891 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.343 ; 4.348 ; 5.074 ; 5.079 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.005 ; 4.010 ; 4.691 ; 4.696 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.005 ; 4.010 ; 4.691 ; 4.696 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.182 ; 4.187 ; 4.894 ; 4.899 ;
; AMAmem_csx ; AMAmem_waitx    ; 6.404 ;       ;       ; 7.403 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AMAmem_waitx    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_irq0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_irq1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; vpo[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_csx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; resetx                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; odd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vref                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_llc                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_rdx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_wrx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_llc2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_div[1]                                           ; clk_div[1]                                           ; 5986         ; 0        ; 0        ; 0        ;
; href                                                 ; clk_div[1]                                           ; 2626         ; 1313     ; 0        ; 0        ;
; odd                                                  ; clk_div[1]                                           ; 30           ; 30       ; 0        ; 0        ;
; vadr[14]                                             ; clk_div[1]                                           ; 1            ; 1        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc                                              ; 169          ; 1        ; 0        ; 0        ;
; clk_llc                                              ; clk_llc                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; href                                                 ; clk_llc                                              ; 54           ; 27       ; 0        ; 0        ;
; odd                                                  ; clk_llc                                              ; 15           ; 15       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc                                              ; 30           ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc2                                             ; 1            ; 1        ; 0        ; 0        ;
; clk_llc2                                             ; clk_llc2                                             ; 2            ; 0        ; 0        ; 0        ;
; href                                                 ; href                                                 ; 1            ; 0        ; 0        ; 0        ;
; odd                                                  ; odd                                                  ; 1            ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 277      ; 0        ; 0        ;
; clk_llc                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 298          ; 0        ; 0        ; 0        ;
; href                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 554          ; 277      ; 0        ; 0        ;
; odd                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 920          ; 278      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12858        ; 0        ; 0        ; 0        ;
; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 641          ; 641      ; 0        ; 0        ;
; vadr[14]                                             ; vadr[14]                                             ; 21           ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_div[1]                                           ; clk_div[1]                                           ; 5986         ; 0        ; 0        ; 0        ;
; href                                                 ; clk_div[1]                                           ; 2626         ; 1313     ; 0        ; 0        ;
; odd                                                  ; clk_div[1]                                           ; 30           ; 30       ; 0        ; 0        ;
; vadr[14]                                             ; clk_div[1]                                           ; 1            ; 1        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc                                              ; 169          ; 1        ; 0        ; 0        ;
; clk_llc                                              ; clk_llc                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; href                                                 ; clk_llc                                              ; 54           ; 27       ; 0        ; 0        ;
; odd                                                  ; clk_llc                                              ; 15           ; 15       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc                                              ; 30           ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc2                                             ; 1            ; 1        ; 0        ; 0        ;
; clk_llc2                                             ; clk_llc2                                             ; 2            ; 0        ; 0        ; 0        ;
; href                                                 ; href                                                 ; 1            ; 0        ; 0        ; 0        ;
; odd                                                  ; odd                                                  ; 1            ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 277      ; 0        ; 0        ;
; clk_llc                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 298          ; 0        ; 0        ; 0        ;
; href                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 554          ; 277      ; 0        ; 0        ;
; odd                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 920          ; 278      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12858        ; 0        ; 0        ; 0        ;
; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 641          ; 641      ; 0        ; 0        ;
; vadr[14]                                             ; vadr[14]                                             ; 21           ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 3384  ; 3384 ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 212   ; 212  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jul 23 20:19:03 2018
Info: Command: quartus_sta SoC_Brain -c SoC_Brain
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SoC_Brain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk_llc clk_llc
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vadr[14] vadr[14]
    Info (332105): create_clock -period 1.000 -name clk_div[1] clk_div[1]
    Info (332105): create_clock -period 1.000 -name href href
    Info (332105): create_clock -period 1.000 -name clk_llc2 clk_llc2
    Info (332105): create_clock -period 1.000 -name odd odd
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -175.820
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -175.820           -2190.814 clk_llc 
    Info (332119):   -33.410          -11477.547 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.953            -376.106 clk_div[1] 
    Info (332119):    -0.839              -3.119 vadr[14] 
    Info (332119):    -0.246              -0.246 clk_llc2 
    Info (332119):     0.203               0.000 href 
    Info (332119):     0.203               0.000 odd 
Info (332146): Worst-case hold slack is -1.626
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.626             -15.796 clk_llc 
    Info (332119):    -1.280             -11.385 clk_div[1] 
    Info (332119):    -0.082              -0.082 clk_llc2 
    Info (332119):     0.130               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.415               0.000 vadr[14] 
    Info (332119):     0.449               0.000 href 
    Info (332119):     0.449               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 clk_llc2 
    Info (332119):    -3.000              -4.285 href 
    Info (332119):    -3.000              -4.285 odd 
    Info (332119):    -2.710            -160.080 clk_div[1] 
    Info (332119):    -1.285              -7.710 vadr[14] 
    Info (332119):     4.710               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.273               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6.782 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -146.811
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -146.811           -1806.941 clk_llc 
    Info (332119):   -28.807           -9831.702 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.016            -324.455 clk_div[1] 
    Info (332119):    -0.593              -1.965 vadr[14] 
    Info (332119):    -0.102              -0.102 clk_llc2 
    Info (332119):     0.320               0.000 href 
    Info (332119):     0.320               0.000 odd 
Info (332146): Worst-case hold slack is -1.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.260             -11.178 clk_llc 
    Info (332119):    -1.100              -9.232 clk_div[1] 
    Info (332119):    -0.056              -0.056 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.022               0.000 clk_llc2 
    Info (332119):     0.353               0.000 vadr[14] 
    Info (332119):     0.382               0.000 href 
    Info (332119):     0.382               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 clk_llc2 
    Info (332119):    -3.000              -4.285 href 
    Info (332119):    -3.000              -4.285 odd 
    Info (332119):    -2.649            -157.518 clk_div[1] 
    Info (332119):    -1.285              -7.710 vadr[14] 
    Info (332119):     4.676               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.298               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.170 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -61.471
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -61.471            -694.437 clk_llc 
    Info (332119):   -15.627           -5545.018 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.856            -146.240 clk_div[1] 
    Info (332119):     0.162               0.000 vadr[14] 
    Info (332119):     0.171               0.000 clk_llc2 
    Info (332119):     0.642               0.000 href 
    Info (332119):     0.642               0.000 odd 
Info (332146): Worst-case hold slack is -0.980
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.980             -11.933 clk_llc 
    Info (332119):    -0.675              -6.877 clk_div[1] 
    Info (332119):    -0.149              -0.149 clk_llc2 
    Info (332119):    -0.025              -0.025 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.180               0.000 vadr[14] 
    Info (332119):     0.197               0.000 href 
    Info (332119):     0.197               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.104 clk_llc2 
    Info (332119):    -3.000              -4.000 href 
    Info (332119):    -3.000              -4.000 odd 
    Info (332119):    -1.000             -78.000 clk_div[1] 
    Info (332119):    -1.000              -6.000 vadr[14] 
    Info (332119):     4.744               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.951               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 8.672 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5327 megabytes
    Info: Processing ended: Mon Jul 23 20:19:29 2018
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:26


