{"context": " More than 1 year has passed since last update.\u306a\u3093\u3068\u30a4\u30f3\u30c6\u30eb\u304c\u3001FPGA\u30a2\u30d7\u30ea\u30b1\u30fc\u30b7\u30e7\u30f3 \u30a8\u30f3\u30b8\u30cb\u30a2\u306a\u308b\u8077\u7a2e\u3067\u6c42\u4eba\u3092\u59cb\u3081\u3066\u305f\u3002\n\nFrom Jobs at Intel\n\u3053\u306e\u52df\u96c6\u8981\u9805\u304c\u3044\u308d\u3044\u308d\u5473\u308f\u3044\u6df1\u3044\u306e\u3067\u3001\u307e\u3068\u3081\u3066\u307f\u305f\u3002\n\n\u76ee\u7684\uff1a\u6b21\u4e16\u4ee3\u306e\u30af\u30e9\u30a6\u30c9\u3092FPGA\u3067\u3064\u304f\u308b\nThe DCG/CPG (Data Center Group/Cloud Platform Group) team develops technologies that accelerate cloud computing. We are looking for FPGA Application Engineers to help us deliver the next generation cloud computing platforms.\n\n\u76ee\u7684\u306f\u305a\u3070\u308a\u3001\u300c\u6b21\u4e16\u4ee3\u30af\u30e9\u30a6\u30c9\u30d7\u30e9\u30c3\u30c8\u30d5\u30a9\u30fc\u30e0\u306e\u69cb\u7bc9\u300d\u3002\u5358\u306a\u308b\u7d44\u307f\u8fbc\u307f\u30c7\u30d0\u30a4\u30b9\u306e\u958b\u767a\u3058\u3083\u306a\u304f\u3066\u3001\u30c7\u30fc\u30bf\u30bb\u30f3\u30bf\u30fc\uff0f\u30af\u30e9\u30a6\u30c9\u30d7\u30e9\u30c3\u30c8\u30d5\u30a9\u30fc\u30e0\u30c1\u30fc\u30e0\u306e\u63a1\u7528\u306a\u306e\u3060\u3002\u3042\u306e\u5927\u304d\u306a\u304a\u5ba2\u3055\u3093\u306e\u304a\u624b\u4f1d\u3044\u3082\u3057\u305f\u308a\u3059\u308b\u306e\u304b\u306a\u3002\u3002\uff1f\nYour primary responsibility will be optimizing different workloads using tightly coupled FPGA accelerators. Duties will include:\n- Designing and developing RTL code using Verilog,\n- Developing and debugging CPU Host SW that effectively offloads parts of workloads to FPGA,\n- Developing OS and device drivers\n\n\u304a\u4ed5\u4e8b\u5185\u5bb9\u306f\u3001FPGA\u30a2\u30af\u30bb\u30e9\u30ec\u30fc\u30bf\u306e\u958b\u767a\u3002\n\nVerilog HDL\u3067\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u5b9f\u88c5\u3057\u305f\u308a\u3001\nFPGA\u306b\u4ed5\u4e8b\u3092\u5272\u308a\u632f\u308b\u30db\u30b9\u30c8CPU\u5074\u306e\u30bd\u30d5\u30c8\u3092\u66f8\u3044\u305f\u308a\u3001\n\u305d\u308c\u3089\u306eOS\u3084\u30c7\u30d0\u30c9\u30e9\u3092\u66f8\u3044\u305f\u308a\u3057\u3066\u3082\u3089\u3046\u3088\n\n\u3042\u3063\u3001\u30cf\u30a4\u3002OS\u304b\u3089\u3067\u3059\u304b\u305d\u3046\u3067\u3059\u304b\u3002\n\n\u6c42\u3081\u3089\u308c\u308b\u30b9\u30ad\u30eb\n\u30a4\u30f3\u30c6\u30eb\u304c\u6c42\u3081\u308bFPGA\u30a2\u30d7\u30ea\u30b1\u30fc\u30b7\u30e7\u30f3\u30a8\u30f3\u30b8\u30cb\u30a2\u306f\u3053\u3093\u306a\u4eba\u3060\uff01\n- Experience in programming in C and/or C++ and assembly language,\n- Experience in design,development and debugging of multithreaded programming code,\n- Experience in hardware development using Verilog or System Verilog (or VHDL),\n- Familiarity with FPGA design tools used for RTL development,\n- knowledge of network protocols(TCP/IP),\n- knowledge of storagetechnologies (RAID, file system),\n- familiarity with revisioncontrol systems (GIT),\n- Very good Linux OS understanding and experience in software development for Linux.\n- Good English communication skills, both written and oral,\n- Disciplined design approach, and ability to work smoothly with a team.\n\n\nC/C++\u3068\u30a2\u30bb\u30f3\u30d6\u30e9\u66f8\u3051\u3066\u3001\u30de\u30eb\u30c1\u30b9\u30ec\u30c3\u30c9\u306e\u8a2d\u8a08\u3084\u958b\u767a\u306f\u5f53\u7136\u3067\u304d\u3066\nVerilog HDL/VHDL\u3082\u3059\u3089\u3059\u3089\u66f8\u3051\u3066\u3001FPGA\u958b\u767a\u30c4\u30fc\u30eb\u306e\u7d4c\u9a13\u3082\u3042\u3063\u3066\u3001\nTCP/IP\u719f\u77e5\u3057\u3064\u3064\u3001RAID\u3084\u30d5\u30a1\u30a4\u30eb\u30b7\u30b9\u30c6\u30e0\u3082\u7406\u89e3\u3057\u3001\n\u5f53\u7136git\u3092\u65e5\u3005\u4f7f\u3063\u3066\u3066\u3001\nLinux OS\u306e\u4e2d\u8eab\u306b\u7cbe\u901a\u3057\u3001\n\u82f1\u8a9e\u306e\u4f1a\u8a71\u3082\u8aad\u307f\u66f8\u304d\u3082\u3059\u3089\u3059\u3089\u3001\u30c1\u30fc\u30e0\u3068\u306e\u30b3\u30df\u30e5\u30cb\u30b1\u30fc\u30b7\u30e7\u30f3\u3082\u307e\u304b\u305b\u3068\u3051\u3063\n\n\u3042\u3063\u3001\u30cf\u30a4\u3002\n\u3046\u3061\u306e\u6771\u4eac\u30aa\u30d5\u30a3\u30b9\u306b\u306f\u3053\u3046\u3044\u3046\u5b87\u5b99\u4eba\u304c\u3061\u3089\u307b\u3089\u3044\u3066\u3001\u305d\u308c\u306f\u305d\u308c\u3067\u3069\u3093\u306a\u4f1a\u793e\u3084\u306d\u3093\u3068\u601d\u3046\u306e\u3060\u3051\u3069\u3002\n\u3055\u3089\u306b\u3001\u3042\u308b\u3068\u671b\u307e\u3057\u3044\u30b9\u30ad\u30eb\uff1a\n- Knowledge of CPU architecture, general GPU architecture,\n- Prior experience working with heterogeneous (FPGA, CPU, GPGPU) hardware systems,\n- Subject matter expertise in a particular class of algorithms, e.g. speech, cryptography, compression, image processing, etc,\n- Activity in opensourcecommunity,\n- Familiarity with computernetworks management (QoS,routing)\n- OpenStack.\n\n\n\u4ffa\u69d8CPU\u30a2\u30fc\u30ad\u4f5c\u308c\u308b\u305c\n\u305d\u3046\u3044\u3084FPGA/CPU/GPU\u30d8\u30c6\u30ed\u958b\u767a\u306e\u7d4c\u9a13\u3082\u3042\u308b\u3057\n\u97f3\u58f0\u8a8d\u8b58\u30fb\u6697\u53f7\u5316\u30fb\u5727\u7e2e\u30fb\u753b\u50cf\u51e6\u7406\u3082\u3084\u3063\u305f\u3063\u3051\nGitHub\u306b\u3082\u3044\u308d\u3044\u308d\u4e0a\u3052\u3066\u308b\u3057\n\u30cd\u30c3\u30c8\u30ef\u30fc\u30af\u306eQoS\u3084\u30eb\u30fc\u30c6\u30a3\u30f3\u30b0\u3082\u66f8\u3051\u308b\u304b\u306a\nOpenStack\u306d\u3002\u77e5\u3063\u3066\u308b\u3002\n\n\u305d\u3093\u306a\u30b5\u30a4\u30e4\u4eba\u3069\u3053\u306b\u3044\u308b\u3093\u3060\u2026\u2026\u3053\u308c\u306f\u4ffa\u306e\u3053\u3068\u3060\u308d\uff01\u3063\u3066\u65b9\u306f\u3001\u30dd\u30fc\u30e9\u30f3\u30c9\u306e\u30b0\u30c0\u30cb\u30b9\u30af\u306b\u3042\u308b\u30a4\u30f3\u30c6\u30eb\u30aa\u30d5\u30a3\u30b9\u3067\u512a\u96c5\u306a\u8b0eFPGA\u958b\u767a\u306b\u643a\u308f\u308c\u308b\u3089\u3057\u3044\u306e\u3067\u3001\u305c\u3072\u305c\u3072\u3054\u5fdc\u52df\u3042\u308c\u3002\n\u306a\u3093\u3068\u30a4\u30f3\u30c6\u30eb\u304c\u3001[FPGA\u30a2\u30d7\u30ea\u30b1\u30fc\u30b7\u30e7\u30f3 \u30a8\u30f3\u30b8\u30cb\u30a2\u306a\u308b\u8077\u7a2e\u3067\u6c42\u4eba](https://app.work4labs.com/job/standalone/46532481/151643501347)\u3092\u59cb\u3081\u3066\u305f\u3002\n\n![Screen Shot 2014-12-18 at 17.27.50.png](https://qiita-image-store.s3.amazonaws.com/0/38290/5545ead1-c3e5-3b94-c48a-57208ec1c9fc.png)\n\nFrom [Jobs at Intel](https://app.work4labs.com/job/standalone/46532481/151643501347)\n\n\u3053\u306e\u52df\u96c6\u8981\u9805\u304c\u3044\u308d\u3044\u308d\u5473\u308f\u3044\u6df1\u3044\u306e\u3067\u3001\u307e\u3068\u3081\u3066\u307f\u305f\u3002\n\n### \u76ee\u7684\uff1a\u6b21\u4e16\u4ee3\u306e\u30af\u30e9\u30a6\u30c9\u3092FPGA\u3067\u3064\u304f\u308b\n\n```\nThe DCG/CPG (Data Center Group/Cloud Platform Group) team develops technologies that accelerate cloud computing. We are looking for FPGA Application Engineers to help us deliver the next generation cloud computing platforms.\n```\n\n\u76ee\u7684\u306f\u305a\u3070\u308a\u3001\u300c\u6b21\u4e16\u4ee3\u30af\u30e9\u30a6\u30c9\u30d7\u30e9\u30c3\u30c8\u30d5\u30a9\u30fc\u30e0\u306e\u69cb\u7bc9\u300d\u3002\u5358\u306a\u308b\u7d44\u307f\u8fbc\u307f\u30c7\u30d0\u30a4\u30b9\u306e\u958b\u767a\u3058\u3083\u306a\u304f\u3066\u3001\u30c7\u30fc\u30bf\u30bb\u30f3\u30bf\u30fc\uff0f\u30af\u30e9\u30a6\u30c9\u30d7\u30e9\u30c3\u30c8\u30d5\u30a9\u30fc\u30e0\u30c1\u30fc\u30e0\u306e\u63a1\u7528\u306a\u306e\u3060\u3002\u3042\u306e\u5927\u304d\u306a\u304a\u5ba2\u3055\u3093\u306e\u304a\u624b\u4f1d\u3044\u3082\u3057\u305f\u308a\u3059\u308b\u306e\u304b\u306a\u3002\u3002\uff1f\n\n```\nYour primary responsibility will be optimizing different workloads using tightly coupled FPGA accelerators. Duties will include:\n- Designing and developing RTL code using Verilog,\n- Developing and debugging CPU Host SW that effectively offloads parts of workloads to FPGA,\n- Developing OS and device drivers\n```\n\n\u304a\u4ed5\u4e8b\u5185\u5bb9\u306f\u3001FPGA\u30a2\u30af\u30bb\u30e9\u30ec\u30fc\u30bf\u306e\u958b\u767a\u3002\n\n- Verilog HDL\u3067\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u5b9f\u88c5\u3057\u305f\u308a\u3001\n- FPGA\u306b\u4ed5\u4e8b\u3092\u5272\u308a\u632f\u308b\u30db\u30b9\u30c8CPU\u5074\u306e\u30bd\u30d5\u30c8\u3092\u66f8\u3044\u305f\u308a\u3001\n- \u305d\u308c\u3089\u306e**OS**\u3084\u30c7\u30d0\u30c9\u30e9\u3092\u66f8\u3044\u305f\u308a\u3057\u3066\u3082\u3089\u3046\u3088\n\n\u3042\u3063\u3001\u30cf\u30a4\u3002OS\u304b\u3089\u3067\u3059\u304b\u305d\u3046\u3067\u3059\u304b\u3002\n\n### \u6c42\u3081\u3089\u308c\u308b\u30b9\u30ad\u30eb\n\n\u30a4\u30f3\u30c6\u30eb\u304c\u6c42\u3081\u308bFPGA\u30a2\u30d7\u30ea\u30b1\u30fc\u30b7\u30e7\u30f3\u30a8\u30f3\u30b8\u30cb\u30a2\u306f\u3053\u3093\u306a\u4eba\u3060\uff01\n\n```\n- Experience in programming in C and/or C++ and assembly language,\n- Experience in design,development and debugging of multithreaded programming code,\n- Experience in hardware development using Verilog or System Verilog (or VHDL),\n- Familiarity with FPGA design tools used for RTL development,\n- knowledge of network protocols(TCP/IP),\n- knowledge of storagetechnologies (RAID, file system),\n- familiarity with revisioncontrol systems (GIT),\n- Very good Linux OS understanding and experience in software development for Linux.\n- Good English communication skills, both written and oral,\n- Disciplined design approach, and ability to work smoothly with a team.\n```\n\n- C/C++\u3068\u30a2\u30bb\u30f3\u30d6\u30e9\u66f8\u3051\u3066\u3001\u30de\u30eb\u30c1\u30b9\u30ec\u30c3\u30c9\u306e\u8a2d\u8a08\u3084\u958b\u767a\u306f\u5f53\u7136\u3067\u304d\u3066\n- Verilog HDL/VHDL\u3082\u3059\u3089\u3059\u3089\u66f8\u3051\u3066\u3001FPGA\u958b\u767a\u30c4\u30fc\u30eb\u306e\u7d4c\u9a13\u3082\u3042\u3063\u3066\u3001\n- TCP/IP\u719f\u77e5\u3057\u3064\u3064\u3001RAID\u3084\u30d5\u30a1\u30a4\u30eb\u30b7\u30b9\u30c6\u30e0\u3082\u7406\u89e3\u3057\u3001\n- \u5f53\u7136git\u3092\u65e5\u3005\u4f7f\u3063\u3066\u3066\u3001\n- Linux OS\u306e\u4e2d\u8eab\u306b\u7cbe\u901a\u3057\u3001\n- \u82f1\u8a9e\u306e\u4f1a\u8a71\u3082\u8aad\u307f\u66f8\u304d\u3082\u3059\u3089\u3059\u3089\u3001\u30c1\u30fc\u30e0\u3068\u306e\u30b3\u30df\u30e5\u30cb\u30b1\u30fc\u30b7\u30e7\u30f3\u3082\u307e\u304b\u305b\u3068\u3051\u3063\n\n\u3042\u3063\u3001\u30cf\u30a4\u3002\n\n\u3046\u3061\u306e\u6771\u4eac\u30aa\u30d5\u30a3\u30b9\u306b\u306f\u3053\u3046\u3044\u3046\u5b87\u5b99\u4eba\u304c\u3061\u3089\u307b\u3089\u3044\u3066\u3001\u305d\u308c\u306f\u305d\u308c\u3067\u3069\u3093\u306a\u4f1a\u793e\u3084\u306d\u3093\u3068\u601d\u3046\u306e\u3060\u3051\u3069\u3002\n\n\u3055\u3089\u306b\u3001\u3042\u308b\u3068\u671b\u307e\u3057\u3044\u30b9\u30ad\u30eb\uff1a\n\n``` \n- Knowledge of CPU architecture, general GPU architecture,\n- Prior experience working with heterogeneous (FPGA, CPU, GPGPU) hardware systems,\n- Subject matter expertise in a particular class of algorithms, e.g. speech, cryptography, compression, image processing, etc,\n- Activity in opensourcecommunity,\n- Familiarity with computernetworks management (QoS,routing)\n- OpenStack.\n```\n\n- \u4ffa\u69d8CPU\u30a2\u30fc\u30ad\u4f5c\u308c\u308b\u305c\n- \u305d\u3046\u3044\u3084FPGA/CPU/GPU\u30d8\u30c6\u30ed\u958b\u767a\u306e\u7d4c\u9a13\u3082\u3042\u308b\u3057\n- \u97f3\u58f0\u8a8d\u8b58\u30fb\u6697\u53f7\u5316\u30fb\u5727\u7e2e\u30fb\u753b\u50cf\u51e6\u7406\u3082\u3084\u3063\u305f\u3063\u3051\n- GitHub\u306b\u3082\u3044\u308d\u3044\u308d\u4e0a\u3052\u3066\u308b\u3057\n- \u30cd\u30c3\u30c8\u30ef\u30fc\u30af\u306eQoS\u3084\u30eb\u30fc\u30c6\u30a3\u30f3\u30b0\u3082\u66f8\u3051\u308b\u304b\u306a\n- OpenStack\u306d\u3002\u77e5\u3063\u3066\u308b\u3002\n\n\u305d\u3093\u306a\u30b5\u30a4\u30e4\u4eba\u3069\u3053\u306b\u3044\u308b\u3093\u3060\u2026\u2026\u3053\u308c\u306f\u4ffa\u306e\u3053\u3068\u3060\u308d\uff01\u3063\u3066\u65b9\u306f\u3001\u30dd\u30fc\u30e9\u30f3\u30c9\u306e\u30b0\u30c0\u30cb\u30b9\u30af\u306b\u3042\u308b\u30a4\u30f3\u30c6\u30eb\u30aa\u30d5\u30a3\u30b9\u3067\u512a\u96c5\u306a\u8b0eFPGA\u958b\u767a\u306b\u643a\u308f\u308c\u308b\u3089\u3057\u3044\u306e\u3067\u3001\u305c\u3072\u305c\u3072\u3054\u5fdc\u52df\u3042\u308c\u3002\n\n\n\n", "tags": ["FPGA"]}