import assert from "node:assert/strict";
import fs from "node:fs";
import {V86} from "../../../build/libv86.mjs";

const PC = 0x100000;
const CODE_PAGE = PC & ~4095;
const HANDLER = 0x180000;
const STACK = 0x90000;
const DATA = 0x310040;
const MISSING = 0x320040;
const programs = {
    continue: Uint8Array.from([0x88, 0x11, 0x43]),
    fault_after: Uint8Array.from([0x88, 0x11, 0x8B, 0x06]),
};
const modules = Object.fromEntries(Object.keys(programs).map(name => [
    name,
    [0, 1].map(opt => {
        const bytes = fs.readFileSync(`build/ir-store-continuation/${name}-${opt}.wasm`);
        assert(WebAssembly.validate(bytes), `${name}/${opt} validates`);
        return new WebAssembly.Module(bytes);
    }),
]));

const vm = new V86({
    wasm_path: "build/v86-ir-test.wasm",
    memory_size: 32 << 20,
    bios: {buffer: Uint8Array.from(fs.readFileSync("build/jit-capacity.bin")).buffer},
    disable_keyboard: true,
    disable_mouse: true,
    disable_speaker: true,
    net_device: {type: "none"},
    autostart: false,
});
const sleep = ms => new Promise(resolve => setTimeout(resolve, ms));

try {
    await new Promise(resolve => vm.add_listener("emulator-loaded", resolve));
    const cpu = vm.v86.cpu;
    const e = cpu.wm.exports;
    const mem = cpu.mem8;
    const view = new DataView(mem.buffer, mem.byteOffset);
    const words = new Uint32Array(cpu.wasm_memory.buffer);
    vm.run();
    const deadline = performance.now() + 10000;
    while(view.getUint16(0x500, true) !== 0xCAFE) {
        assert(performance.now() < deadline, "BIOS timeout");
        await sleep(1);
    }
    await vm.stop();

    const set32 = (address, value) => view.setUint32(address, value >>> 0, true);
    const get32 = address => view.getUint32(address, true);
    const initialCr0 = cpu.cr[0];
    let slowReads = 0;
    let slowWrites = 0;
    const imports = {
        ...e,
        m: e.memory,
        ir_memory_read: (...args) => {
            slowReads++;
            return e.ir_memory_read(...args);
        },
        ir_memory_write: (...args) => {
            slowWrites++;
            return e.ir_memory_write(...args);
        },
    };
    const instances = Object.fromEntries(Object.entries(modules).map(([name, pair]) => [
        name,
        pair.map(module => new WebAssembly.Instance(module, {e: imports})),
    ]));

    function mapIdentity(address) {
        const page = address >>> 12;
        set32(0x13000 + page * 4, page * 4096 | 3);
    }
    function reset(name, dataAddress = DATA, loadAddress = MISSING) {
        e.ir_test_set_cr0(initialCr0 | 0x10000); // CR0.WP: supervisor honours read-only PTEs.
        cpu.segment_offsets.fill(0, 0, 6);
        cpu.segment_is_null.fill(0, 0, 6);
        cpu.reg32.set([
            0x7FFFFFFF,
            dataAddress,
            0x81ABFE90,
            0x12345678,
            STACK,
            0x77777777,
            loadAddress,
            0x88888888,
        ]);
        cpu.flags[0] = 3;
        cpu.flags_changed[0] = 0x8D4;
        words[96 >> 2] = 31;
        words[104 >> 2] = 0x7FFFFFFF;
        words[112 >> 2] = 0x80000000;
        cpu.instruction_pointer[0] = PC;
        cpu.in_hlt[0] = 0;
        words[664 >> 2] = 100;
        mem.set(programs[name], PC);
        mem[dataAddress] = 0x5A;
        mem.fill(0xCC, STACK - 64, STACK);
        cpu.idtr_offset[0] = 0x2000;
        cpu.idtr_size[0] = 0x7FF;
        for(const vector of [13, 14]) {
            set32(0x2000 + vector * 8, (8 << 16) | (HANDLER & 0xFFFF));
            set32(0x2004 + vector * 8, (HANDLER & 0xFFFF0000) | 0x8E00);
        }
        mapIdentity(dataAddress);
        mapIdentity(loadAddress);
        e.full_clear_tlb();
        slowReads = 0;
        slowWrites = 0;
    }
    function primeWrite(address) {
        e.ir_memory_write(address, mem[address], 1);
        slowReads = 0;
        slowWrites = 0;
    }

    let fastContinuations = 0;
    let slowExits = 0;
    let aliasExits = 0;
    let preciseFaults = 0;
    for(const opt of [0, 1]) {
        reset("continue");
        primeWrite(DATA);
        instances.continue[opt].exports.f(0);
        assert.equal(slowWrites, 0, "warm same-page RAM store stays native");
        assert.equal(mem[DATA], 0x90, "native byte store is visible");
        assert.equal(cpu.reg32[3] >>> 0, 0x12345679, "instruction after safe store executes");
        assert.equal(cpu.instruction_pointer[0] >>> 0, PC + programs.continue.length);
        assert.equal(words[664 >> 2], 102, "continued store and following instruction commit once");
        fastContinuations++;

        reset("continue");
        instances.continue[opt].exports.f(0);
        assert.equal(slowWrites, 1, "cold translation keeps the observing slow path");
        assert.equal(cpu.reg32[3] >>> 0, 0x12345678, "slow-path success exits before following instruction");
        assert.equal(cpu.instruction_pointer[0] >>> 0, PC + 2);
        assert.equal(words[664 >> 2], 101);
        slowExits++;

        reset("continue");
        const alias = 0x800000 + 2;
        set32(0x13000 + (alias >>> 12) * 4, CODE_PAGE | 3);
        e.full_clear_tlb();
        e.ir_memory_write(alias, mem[PC + 2], 1); // Prime the alias without changing code.
        cpu.reg32[1] = alias;
        slowWrites = 0;
        instances.continue[opt].exports.f(0);
        assert.equal(slowWrites, 0, "physical code alias still takes the native store");
        assert.equal(mem[PC + 2], 0x90, "alias store modifies the current code page");
        assert.equal(cpu.instruction_pointer[0] >>> 0, PC + 2, "current code dependency forces exit");
        assert.equal(cpu.reg32[3] >>> 0, 0x12345678, "stale following byte is never executed");
        assert.equal(words[664 >> 2], 101);
        aliasExits++;

        reset("fault_after");
        set32(0x13000 + (MISSING >>> 12) * 4, 0);
        e.full_clear_tlb();
        primeWrite(DATA);
        instances.fault_after[opt].exports.f(0);
        assert.equal(slowWrites, 0, "preceding store remains on its native fast path");
        assert(slowReads > 0, "following missing-page load reaches the CPU slow path");
        assert.equal(mem[DATA], 0x90, "completed store survives the later fault");
        assert.equal(cpu.instruction_pointer[0] >>> 0, HANDLER, "#PF is delivered before IR return");
        assert.equal(cpu.reg32[4] >>> 0, STACK - 16, "one page-fault frame is pushed");
        assert.equal(get32(STACK - 12), PC + 2, "fault EIP points at the instruction after the store");
        assert.equal(words[664 >> 2], 101, "faulting instruction is not committed");
        preciseFaults++;
    }

    console.log(
        `PASS: ${fastContinuations} guarded fast-store continuations, ${slowExits} slow-path exits, ` +
        `${aliasExits} physical-code-alias exits, ${preciseFaults} precise post-store faults`,
    );
} finally {
    await vm.destroy();
}
