#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-558-g11c8262)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x110ca20 .scope module, "tb_top" "tb_top" 2 6;
 .timescale -9 -12;
v0x1180c80_0 .net "D", 3 0, v0x1180670_0;  1 drivers
v0x1180d20_0 .net "Q", 3 0, L_0x11884a0;  1 drivers
v0x1180e10_0 .net "clock", 0 0, v0x1126120_0;  1 drivers
v0x1180eb0_0 .net "enable", 0 0, v0x11809b0_0;  1 drivers
v0x1180f50_0 .net "modo", 1 0, v0x1180af0_0;  1 drivers
v0x1181040_0 .net "rco", 0 0, V_0x117a180/m;  1 drivers
S_0x11269e0 .scope module, "clocks" "clk" 2 9, 3 2 0, S_0x110ca20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clock";
v0x1126120_0 .var "clock", 0 0;
S_0x113dc50 .scope module, "dut" "count" 2 21, 4 6 0, S_0x110ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 2 "modo";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 1 "rco";
    .port_info 5 /OUTPUT 4 "Q";
L_0x1188800 .functor BUFZ 4, L_0x11884a0, C4<0000>, C4<0000>, C4<0000>;
L_0x1188870 .functor BUFZ 1, V_0x117a180/m, C4<0>, C4<0>, C4<0>;
v0x117a2b0_0 .net "D", 3 0, v0x1180670_0;  alias, 1 drivers
v0x117a3b0_0 .net "Q", 3 0, L_0x11884a0;  alias, 1 drivers
v0x117a490_0 .net "Qstatus", 3 0, L_0x1188800;  1 drivers
v0x117a550_0 .net "RCOstatus", 0 0, L_0x1188870;  1 drivers
v0x117a610_0 .net "_000_", 3 0, L_0x1187ad0;  1 drivers
v0x117a760_0 .net "_001_", 0 0, V_0x1177f80/m;  1 drivers
v0x117a870_0 .net "_002_", 0 0, V_0x114e540/m;  1 drivers
v0x117a960_0 .net "_003_", 0 0, V_0x114ecb0/m;  1 drivers
v0x117aa00_0 .net "_004_", 0 0, V_0x114f430/m;  1 drivers
v0x117ab30_0 .net "_005_", 0 0, V_0x114fba0/m;  1 drivers
v0x117abd0_0 .net "_006_", 0 0, V_0x1150320/m;  1 drivers
v0x117ad00_0 .net "_007_", 0 0, V_0x1150a90/m;  1 drivers
v0x117ada0_0 .net "_008_", 0 0, V_0x1151200/m;  1 drivers
v0x117ae40_0 .net "_009_", 0 0, V_0x1151a60/m;  1 drivers
v0x117aee0_0 .net "_010_", 0 0, V_0x1152350/m;  1 drivers
v0x117af80_0 .net "_011_", 0 0, V_0x1152c70/m;  1 drivers
v0x117b070_0 .net "_012_", 0 0, V_0x1153550/m;  1 drivers
v0x117b220_0 .net "_013_", 0 0, V_0x1153e20/m;  1 drivers
v0x117b310_0 .net "_014_", 0 0, V_0x11546f0/m;  1 drivers
v0x117b400_0 .net "_015_", 0 0, V_0x1154fc0/m;  1 drivers
v0x117b4f0_0 .net "_016_", 0 0, V_0x1156190/m;  1 drivers
v0x117b5e0_0 .net "_017_", 0 0, V_0x1156ab0/m;  1 drivers
v0x117b710_0 .net "_018_", 0 0, V_0x11572e0/m;  1 drivers
v0x117b7b0_0 .net "_019_", 0 0, V_0x1157b40/m;  1 drivers
v0x117b8e0_0 .net "_020_", 0 0, V_0x1158410/m;  1 drivers
v0x117b980_0 .net "_021_", 0 0, V_0x1158cf0/m;  1 drivers
v0x117ba20_0 .net "_022_", 0 0, V_0x11595d0/m;  1 drivers
v0x117bac0_0 .net "_023_", 0 0, V_0x1159dd0/m;  1 drivers
v0x117bbb0_0 .net "_024_", 0 0, V_0x115a670/m;  1 drivers
v0x117bca0_0 .net "_025_", 0 0, V_0x115af20/m;  1 drivers
v0x117bd90_0 .net "_026_", 0 0, V_0x115b7d0/m;  1 drivers
v0x117be80_0 .net "_027_", 0 0, V_0x115bfc0/m;  1 drivers
v0x117bf70_0 .net "_028_", 0 0, V_0x115c800/m;  1 drivers
v0x117b160_0 .net "_029_", 0 0, V_0x115d0d0/m;  1 drivers
v0x117c270_0 .net "_030_", 0 0, V_0x115e2e0/m;  1 drivers
v0x117c360_0 .net "_031_", 0 0, V_0x115eb50/m;  1 drivers
v0x117c490_0 .net "_032_", 0 0, V_0x115f550/m;  1 drivers
v0x117c5c0_0 .net "_033_", 0 0, V_0x115fe20/m;  1 drivers
v0x117c660_0 .net "_034_", 0 0, V_0x1160610/m;  1 drivers
v0x117c700_0 .net "_035_", 0 0, V_0x1160e30/m;  1 drivers
v0x117c830_0 .net "_036_", 0 0, V_0x1161750/m;  1 drivers
v0x117c8d0_0 .net "_037_", 0 0, V_0x1162000/m;  1 drivers
v0x117c970_0 .net "_038_", 0 0, V_0x11628e0/m;  1 drivers
v0x117ca60_0 .net "_039_", 0 0, V_0x11630d0/m;  1 drivers
v0x117cb50_0 .net "_040_", 0 0, V_0x1163910/m;  1 drivers
v0x117cc40_0 .net "_041_", 0 0, V_0x1164210/m;  1 drivers
v0x117cd70_0 .net "_042_", 0 0, V_0x11649f0/m;  1 drivers
v0x117ce10_0 .net "_043_", 0 0, V_0x1165210/m;  1 drivers
v0x117cf00_0 .net "_044_", 0 0, V_0x1165b00/m;  1 drivers
v0x117cff0_0 .net "_045_", 0 0, V_0x11663c0/m;  1 drivers
v0x117d0e0_0 .net "_046_", 0 0, V_0x1166cc0/m;  1 drivers
v0x117d180_0 .net "_047_", 0 0, V_0x1167540/m;  1 drivers
v0x117d270_0 .net "_048_", 0 0, V_0x1167e50/m;  1 drivers
v0x117d360_0 .net "_049_", 0 0, V_0x1168720/m;  1 drivers
v0x117d450_0 .net "_050_", 0 0, V_0x1169040/m;  1 drivers
v0x117d540_0 .net "_051_", 0 0, V_0x1169900/m;  1 drivers
v0x117d630_0 .net "_052_", 0 0, V_0x116aa80/m;  1 drivers
v0x117d720_0 .net "_053_", 0 0, V_0x116b340/m;  1 drivers
v0x117d810_0 .net "_054_", 0 0, V_0x116bc40/m;  1 drivers
v0x117d900_0 .net "_055_", 0 0, V_0x116c510/m;  1 drivers
v0x117d9f0_0 .net "_056_", 0 0, V_0x116cde0/m;  1 drivers
v0x117dae0_0 .net "_057_", 0 0, V_0x116d720/m;  1 drivers
v0x117dbd0_0 .net "_058_", 0 0, V_0x116dfb0/m;  1 drivers
v0x117dcc0_0 .net "_059_", 0 0, V_0x116e890/m;  1 drivers
v0x117ddb0_0 .net "_060_", 0 0, V_0x116f150/m;  1 drivers
v0x117c060_0 .net "_061_", 0 0, V_0x116fa30/m;  1 drivers
v0x117c100_0 .net "_062_", 0 0, V_0x1170330/m;  1 drivers
v0x117e260_0 .net "_063_", 0 0, V_0x1170dc0/m;  1 drivers
v0x117e300_0 .net "_064_", 0 0, V_0x11715d0/m;  1 drivers
v0x117e3f0_0 .net "_065_", 0 0, V_0x1171e70/m;  1 drivers
v0x117e4e0_0 .net "_066_", 0 0, V_0x1172710/m;  1 drivers
v0x117e5d0_0 .net "_067_", 0 0, V_0x1172fc0/m;  1 drivers
v0x117e6c0_0 .net "_068_", 0 0, V_0x1173890/m;  1 drivers
v0x117e7b0_0 .net "_069_", 0 0, V_0x1174160/m;  1 drivers
v0x117e8a0_0 .net "_070_", 0 0, V_0x11753b0/m;  1 drivers
v0x117e990_0 .net "_071_", 0 0, V_0x1175c40/m;  1 drivers
v0x117ea80_0 .net "_072_", 0 0, V_0x1176570/m;  1 drivers
v0x117eb70_0 .net "_073_", 0 0, V_0x1176de0/m;  1 drivers
v0x117ec60_0 .net "_074_", 0 0, V_0x11776b0/m;  1 drivers
v0x117ed50_0 .net "clk", 0 0, v0x1126120_0;  alias, 1 drivers
v0x117edf0_0 .net "enable", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x117ee90_0 .net "modo", 1 0, v0x1180af0_0;  alias, 1 drivers
v0x117ef30_0 .net "rco", 0 0, V_0x117a180/m;  alias, 1 drivers
L_0x11811e0 .part L_0x11884a0, 1, 1;
L_0x1181380 .part L_0x11884a0, 0, 1;
L_0x1181520 .part L_0x11884a0, 2, 1;
L_0x11816c0 .part L_0x11884a0, 3, 1;
L_0x11817d0 .part v0x1180af0_0, 0, 1;
L_0x1181a50 .part v0x1180af0_0, 1, 1;
L_0x1181cd0 .part v0x1180af0_0, 0, 1;
L_0x1181d70 .part v0x1180af0_0, 1, 1;
L_0x1181f60 .part L_0x11884a0, 0, 1;
L_0x1182070 .part v0x1180670_0, 0, 1;
L_0x1175200 .part L_0x11884a0, 1, 1;
L_0x1182b10 .part L_0x11884a0, 1, 1;
L_0x1182bb0 .part L_0x11884a0, 0, 1;
L_0x1182ff0 .part v0x1180af0_0, 0, 1;
L_0x11831c0 .part v0x1180af0_0, 1, 1;
L_0x11835e0 .part v0x1180670_0, 1, 1;
L_0x1183e50 .part L_0x11884a0, 2, 1;
L_0x11841d0 .part L_0x11884a0, 2, 1;
L_0x1184500 .part v0x1180af0_0, 0, 1;
L_0x11845a0 .part v0x1180af0_0, 1, 1;
L_0x1184780 .part v0x1180670_0, 2, 1;
L_0x1184d00 .part L_0x11884a0, 2, 1;
L_0x1185000 .part L_0x11884a0, 2, 1;
L_0x1185440 .part v0x1180af0_0, 0, 1;
L_0x11856c0 .part v0x1180af0_0, 1, 1;
L_0x1185e80 .part L_0x11884a0, 3, 1;
L_0x11865d0 .part v0x1180670_0, 3, 1;
L_0x1186d10 .part L_0x11884a0, 3, 1;
L_0x1187160 .part L_0x11884a0, 3, 1;
L_0x1187ad0 .concat8 [ 1 1 1 1], V_0x1155890/m, V_0x115d9a0/m, V_0x116a1d0/m, V_0x1174a30/m;
L_0x1188360 .part L_0x1187ad0, 0, 1;
L_0x1188400 .part L_0x1187ad0, 1, 1;
L_0x1187b70 .part L_0x1187ad0, 2, 1;
L_0x1188640 .part L_0x1187ad0, 3, 1;
L_0x11884a0 .concat8 [ 1 1 1 1], V_0x11786f0/m, V_0x1178df0/m, V_0x11793a0/m, V_0x1179b30/m;
S_0x114e090 .scope module, "_075_" "NOT" 4 100, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x114e220 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x114e260 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x114e2a0 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x114e2e0 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1181170 .functor NOT 1, L_0x11811e0, C4<0>, C4<0>, C4<0>;
v0x114e480_0 .net "A", 0 0, L_0x11811e0;  1 drivers
v0x114e540_0 .net "Y", 0 0, V_0x114e540/m;  alias, 1 drivers
S_0x114e6f0 .scope module, "_076_" "NOT" 4 104, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x114e8d0 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x114e910 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x114e950 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x114e990 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1181280 .functor NOT 1, L_0x1181380, C4<0>, C4<0>, C4<0>;
v0x114ebd0_0 .net "A", 0 0, L_0x1181380;  1 drivers
v0x114ecb0_0 .net "Y", 0 0, V_0x114ecb0/m;  alias, 1 drivers
S_0x114ee60 .scope module, "_077_" "NOT" 4 108, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x114f070 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x114f0b0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x114f0f0 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x114f130 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11814b0 .functor NOT 1, L_0x1181520, C4<0>, C4<0>, C4<0>;
v0x114f370_0 .net "A", 0 0, L_0x1181520;  1 drivers
v0x114f430_0 .net "Y", 0 0, V_0x114f430/m;  alias, 1 drivers
S_0x114f5e0 .scope module, "_078_" "NOT" 4 112, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x114f7c0 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x114f800 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x114f840 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x114f880 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11815c0 .functor NOT 1, L_0x11816c0, C4<0>, C4<0>, C4<0>;
v0x114fac0_0 .net "A", 0 0, L_0x11816c0;  1 drivers
v0x114fba0_0 .net "Y", 0 0, V_0x114fba0/m;  alias, 1 drivers
S_0x114fd50 .scope module, "_079_" "NOT" 4 116, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x114ff80 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x114ffc0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1150000 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1150040 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1181760 .functor NOT 1, L_0x11817d0, C4<0>, C4<0>, C4<0>;
v0x1150240_0 .net "A", 0 0, L_0x11817d0;  1 drivers
v0x1150320_0 .net "Y", 0 0, V_0x1150320/m;  alias, 1 drivers
S_0x11504d0 .scope module, "_080_" "NOT" 4 120, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x11506b0 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11506f0 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1150730 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1150770 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1181950 .functor NOT 1, L_0x1181a50, C4<0>, C4<0>, C4<0>;
v0x11509b0_0 .net "A", 0 0, L_0x1181a50;  1 drivers
v0x1150a90_0 .net "Y", 0 0, V_0x1150a90/m;  alias, 1 drivers
S_0x1150c40 .scope module, "_081_" "NOT" 4 124, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1150e20 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1150e60 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1150ea0 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1150ee0 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1181af0 .functor NOT 1, v0x11809b0_0, C4<0>, C4<0>, C4<0>;
v0x1151120_0 .net "A", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x1151200_0 .net "Y", 0 0, V_0x1151200/m;  alias, 1 drivers
S_0x11513b0 .scope module, "_082_" "NOR" 4 128, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1151590 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11515d0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1151610 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1151650 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1181b60 .functor NOR 1, V_0x1150320/m, V_0x1150a90/m, C4<0>, C4<0>;
v0x11518a0_0 .net "A", 0 0, V_0x1150320/m;  alias, 1 drivers
v0x1151990_0 .net "B", 0 0, V_0x1150a90/m;  alias, 1 drivers
v0x1151a60_0 .net "Y", 0 0, V_0x1151a60/m;  alias, 1 drivers
S_0x1151c80 .scope module, "_083_" "NAND" 4 133, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1151ef0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1151f30 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1151f70 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1151fb0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1181bd0 .functor NAND 1, L_0x1181cd0, L_0x1181d70, C4<1>, C4<1>;
v0x11521b0_0 .net "A", 0 0, L_0x1181cd0;  1 drivers
v0x1152290_0 .net "B", 0 0, L_0x1181d70;  1 drivers
v0x1152350_0 .net "Y", 0 0, V_0x1152350/m;  alias, 1 drivers
S_0x11525b0 .scope module, "_084_" "NAND" 4 138, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1152790 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11527d0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1152810 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1152850 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1181e60 .functor NAND 1, L_0x1181f60, V_0x1151200/m, C4<1>, C4<1>;
v0x1152aa0_0 .net "A", 0 0, L_0x1181f60;  1 drivers
v0x1152b80_0 .net "B", 0 0, V_0x1151200/m;  alias, 1 drivers
v0x1152c70_0 .net "Y", 0 0, V_0x1152c70/m;  alias, 1 drivers
S_0x1152e90 .scope module, "_085_" "NAND" 4 143, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1153070 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11530b0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11530f0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1153130 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1182000 .functor NAND 1, L_0x1182070, V_0x1151a60/m, C4<1>, C4<1>;
v0x1153380_0 .net "A", 0 0, L_0x1182070;  1 drivers
v0x1153460_0 .net "B", 0 0, V_0x1151a60/m;  alias, 1 drivers
v0x1153550_0 .net "Y", 0 0, V_0x1153550/m;  alias, 1 drivers
S_0x1153770 .scope module, "_086_" "NAND" 4 148, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1153950 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1153990 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11539d0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1153a10 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1182250 .functor NAND 1, V_0x114ecb0/m, V_0x1152350/m, C4<1>, C4<1>;
v0x1153c60_0 .net "A", 0 0, V_0x114ecb0/m;  alias, 1 drivers
v0x1153d50_0 .net "B", 0 0, V_0x1152350/m;  alias, 1 drivers
v0x1153e20_0 .net "Y", 0 0, V_0x1153e20/m;  alias, 1 drivers
S_0x1154040 .scope module, "_087_" "NAND" 4 153, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1154220 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1154260 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11542a0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x11542e0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11822c0 .functor NAND 1, V_0x1153550/m, V_0x1153e20/m, C4<1>, C4<1>;
v0x1154530_0 .net "A", 0 0, V_0x1153550/m;  alias, 1 drivers
v0x1154620_0 .net "B", 0 0, V_0x1153e20/m;  alias, 1 drivers
v0x11546f0_0 .net "Y", 0 0, V_0x11546f0/m;  alias, 1 drivers
S_0x1154910 .scope module, "_088_" "NAND" 4 158, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1154af0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1154b30 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1154b70 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1154bb0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1182470 .functor NAND 1, v0x11809b0_0, V_0x11546f0/m, C4<1>, C4<1>;
v0x1154e00_0 .net "A", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x1154ef0_0 .net "B", 0 0, V_0x11546f0/m;  alias, 1 drivers
v0x1154fc0_0 .net "Y", 0 0, V_0x1154fc0/m;  alias, 1 drivers
S_0x11551e0 .scope module, "_089_" "NAND" 4 163, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x11553c0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1155400 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1155440 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1155480 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11825b0 .functor NAND 1, V_0x1152c70/m, V_0x1154fc0/m, C4<1>, C4<1>;
v0x11556d0_0 .net "A", 0 0, V_0x1152c70/m;  alias, 1 drivers
v0x11557c0_0 .net "B", 0 0, V_0x1154fc0/m;  alias, 1 drivers
v0x1155890_0 .net "Y", 0 0, V_0x1155890/m;  1 drivers
S_0x1155ab0 .scope module, "_090_" "NOR" 4 168, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1155c90 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1155cd0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1155d10 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1155d50 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1182760 .functor NOR 1, L_0x1175200, v0x11809b0_0, C4<0>, C4<0>;
v0x1155fa0_0 .net "A", 0 0, L_0x1175200;  1 drivers
v0x1156080_0 .net "B", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x1156190_0 .net "Y", 0 0, V_0x1156190/m;  alias, 1 drivers
S_0x11563a0 .scope module, "_091_" "NAND" 4 173, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1156690 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11566d0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1156710 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1156750 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11752a0 .functor NAND 1, L_0x1182b10, L_0x1182bb0, C4<1>, C4<1>;
v0x1156950_0 .net "A", 0 0, L_0x1182b10;  1 drivers
v0x11569f0_0 .net "B", 0 0, L_0x1182bb0;  1 drivers
v0x1156ab0_0 .net "Y", 0 0, V_0x1156ab0/m;  alias, 1 drivers
S_0x1156d10 .scope module, "_092_" "NOT" 4 178, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1156ef0 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1156f30 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1156f70 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1156fb0 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1182c50 .functor NOT 1, V_0x1156ab0/m, C4<0>, C4<0>, C4<0>;
v0x11571f0_0 .net "A", 0 0, V_0x1156ab0/m;  alias, 1 drivers
v0x11572e0_0 .net "Y", 0 0, V_0x11572e0/m;  alias, 1 drivers
S_0x1157470 .scope module, "_093_" "NAND" 4 182, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1157650 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1157690 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11576d0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1157710 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1182ce0 .functor NAND 1, V_0x114e540/m, V_0x114ecb0/m, C4<1>, C4<1>;
v0x1157960_0 .net "A", 0 0, V_0x114e540/m;  alias, 1 drivers
v0x1157a50_0 .net "B", 0 0, V_0x114ecb0/m;  alias, 1 drivers
v0x1157b40_0 .net "Y", 0 0, V_0x1157b40/m;  alias, 1 drivers
S_0x1157d50 .scope module, "_094_" "NAND" 4 187, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1157f30 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1157f70 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1157fb0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1157ff0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1182e20 .functor NAND 1, V_0x1156ab0/m, V_0x1157b40/m, C4<1>, C4<1>;
v0x1158240_0 .net "A", 0 0, V_0x1156ab0/m;  alias, 1 drivers
v0x1158350_0 .net "B", 0 0, V_0x1157b40/m;  alias, 1 drivers
v0x1158410_0 .net "Y", 0 0, V_0x1158410/m;  alias, 1 drivers
S_0x1158630 .scope module, "_095_" "NOR" 4 192, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1158810 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1158850 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1158890 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x11588d0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1182f60 .functor NOR 1, L_0x1182ff0, V_0x1158410/m, C4<0>, C4<0>;
v0x1158b20_0 .net "A", 0 0, L_0x1182ff0;  1 drivers
v0x1158c00_0 .net "B", 0 0, V_0x1158410/m;  alias, 1 drivers
v0x1158cf0_0 .net "Y", 0 0, V_0x1158cf0/m;  alias, 1 drivers
S_0x1158f10 .scope module, "_096_" "NOR" 4 197, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x11590f0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1159130 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1159170 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x11591b0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1181440 .functor NOR 1, V_0x1150320/m, L_0x11831c0, C4<0>, C4<0>;
v0x1159400_0 .net "A", 0 0, V_0x1150320/m;  alias, 1 drivers
v0x1159510_0 .net "B", 0 0, L_0x11831c0;  1 drivers
v0x11595d0_0 .net "Y", 0 0, V_0x11595d0/m;  alias, 1 drivers
S_0x1159800 .scope module, "_097_" "NOT" 4 202, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x11599e0 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1159a20 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1159a60 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1159aa0 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1183260 .functor NOT 1, V_0x11595d0/m, C4<0>, C4<0>, C4<0>;
v0x1159ce0_0 .net "A", 0 0, V_0x11595d0/m;  alias, 1 drivers
v0x1159dd0_0 .net "Y", 0 0, V_0x1159dd0/m;  alias, 1 drivers
S_0x1159f60 .scope module, "_098_" "NAND" 4 206, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x115a140 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x115a180 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x115a1c0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x115a200 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1183310 .functor NAND 1, V_0x1158410/m, V_0x11595d0/m, C4<1>, C4<1>;
v0x115a450_0 .net "A", 0 0, V_0x1158410/m;  alias, 1 drivers
v0x115a560_0 .net "B", 0 0, V_0x11595d0/m;  alias, 1 drivers
v0x115a670_0 .net "Y", 0 0, V_0x115a670/m;  alias, 1 drivers
S_0x115a880 .scope module, "_099_" "NAND" 4 211, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x115aa60 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x115aaa0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x115aae0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x115ab20 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1168f10 .functor NAND 1, L_0x11835e0, V_0x1151a60/m, C4<1>, C4<1>;
v0x115ad70_0 .net "A", 0 0, L_0x11835e0;  1 drivers
v0x115ae10_0 .net "B", 0 0, V_0x1151a60/m;  alias, 1 drivers
v0x115af20_0 .net "Y", 0 0, V_0x115af20/m;  alias, 1 drivers
S_0x115b130 .scope module, "_100_" "NAND" 4 216, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x115b310 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x115b350 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x115b390 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x115b3d0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x116d690 .functor NAND 1, v0x11809b0_0, V_0x115af20/m, C4<1>, C4<1>;
v0x115b620_0 .net "A", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x115b6e0_0 .net "B", 0 0, V_0x115af20/m;  alias, 1 drivers
v0x115b7d0_0 .net "Y", 0 0, V_0x115b7d0/m;  alias, 1 drivers
S_0x115b9f0 .scope module, "_101_" "NOT" 4 221, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x115bbd0 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x115bc10 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x115bc50 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x115bc90 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1183730 .functor NOT 1, V_0x115b7d0/m, C4<0>, C4<0>, C4<0>;
v0x115bed0_0 .net "A", 0 0, V_0x115b7d0/m;  alias, 1 drivers
v0x115bfc0_0 .net "Y", 0 0, V_0x115bfc0/m;  alias, 1 drivers
S_0x115c150 .scope module, "_102_" "NAND" 4 225, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x115c330 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x115c370 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x115c3b0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x115c3f0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1183870 .functor NAND 1, V_0x115a670/m, V_0x115bfc0/m, C4<1>, C4<1>;
v0x115c640_0 .net "A", 0 0, V_0x115a670/m;  alias, 1 drivers
v0x115c730_0 .net "B", 0 0, V_0x115bfc0/m;  alias, 1 drivers
v0x115c800_0 .net "Y", 0 0, V_0x115c800/m;  alias, 1 drivers
S_0x115ca20 .scope module, "_103_" "NOR" 4 230, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x115cc00 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x115cc40 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x115cc80 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x115ccc0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1183a40 .functor NOR 1, V_0x1158cf0/m, V_0x115c800/m, C4<0>, C4<0>;
v0x115cf10_0 .net "A", 0 0, V_0x1158cf0/m;  alias, 1 drivers
v0x115d000_0 .net "B", 0 0, V_0x115c800/m;  alias, 1 drivers
v0x115d0d0_0 .net "Y", 0 0, V_0x115d0d0/m;  alias, 1 drivers
S_0x115d2f0 .scope module, "_104_" "NOR" 4 235, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x115d4d0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x115d510 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x115d550 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x115d590 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1183c10 .functor NOR 1, V_0x1156190/m, V_0x115d0d0/m, C4<0>, C4<0>;
v0x115d7e0_0 .net "A", 0 0, V_0x1156190/m;  alias, 1 drivers
v0x115d8d0_0 .net "B", 0 0, V_0x115d0d0/m;  alias, 1 drivers
v0x115d9a0_0 .net "Y", 0 0, V_0x115d9a0/m;  1 drivers
S_0x115dbc0 .scope module, "_105_" "NOR" 4 240, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x115dda0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x115dde0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x115de20 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x115de60 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1183dc0 .functor NOR 1, L_0x1183e50, v0x11809b0_0, C4<0>, C4<0>;
v0x115e0b0_0 .net "A", 0 0, L_0x1183e50;  1 drivers
v0x115e190_0 .net "B", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x115e2e0_0 .net "Y", 0 0, V_0x115e2e0/m;  alias, 1 drivers
S_0x115e520 .scope module, "_106_" "NOR" 4 245, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x115e6b0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x115e6f0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x115e730 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x115e770 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1183ef0 .functor NOR 1, V_0x114f430/m, V_0x1156ab0/m, C4<0>, C4<0>;
v0x115e9c0_0 .net "A", 0 0, V_0x114f430/m;  alias, 1 drivers
v0x115eab0_0 .net "B", 0 0, V_0x1156ab0/m;  alias, 1 drivers
v0x115eb50_0 .net "Y", 0 0, V_0x115eb50/m;  alias, 1 drivers
S_0x115ed90 .scope module, "_107_" "NOR" 4 250, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1156580 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11565c0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1156600 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1156640 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x117b6a0 .functor NOR 1, L_0x11841d0, V_0x11572e0/m, C4<0>, C4<0>;
v0x115f380_0 .net "A", 0 0, L_0x11841d0;  1 drivers
v0x115f460_0 .net "B", 0 0, V_0x11572e0/m;  alias, 1 drivers
v0x115f550_0 .net "Y", 0 0, V_0x115f550/m;  alias, 1 drivers
S_0x115f770 .scope module, "_108_" "NOR" 4 255, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x115f950 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x115f990 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x115f9d0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x115fa10 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11818c0 .functor NOR 1, V_0x115eb50/m, V_0x115f550/m, C4<0>, C4<0>;
v0x115fc60_0 .net "A", 0 0, V_0x115eb50/m;  alias, 1 drivers
v0x115fd50_0 .net "B", 0 0, V_0x115f550/m;  alias, 1 drivers
v0x115fe20_0 .net "Y", 0 0, V_0x115fe20/m;  alias, 1 drivers
S_0x1160040 .scope module, "_109_" "NOT" 4 260, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1160220 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1160260 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x11602a0 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x11602e0 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11843c0 .functor NOT 1, V_0x115fe20/m, C4<0>, C4<0>, C4<0>;
v0x1160520_0 .net "A", 0 0, V_0x115fe20/m;  alias, 1 drivers
v0x1160610_0 .net "Y", 0 0, V_0x1160610/m;  alias, 1 drivers
S_0x11607a0 .scope module, "_110_" "NOR" 4 264, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1160980 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11609c0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1160a00 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1160a40 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1184470 .functor NOR 1, L_0x1184500, L_0x11845a0, C4<0>, C4<0>;
v0x1160c90_0 .net "A", 0 0, L_0x1184500;  1 drivers
v0x1160d70_0 .net "B", 0 0, L_0x11845a0;  1 drivers
v0x1160e30_0 .net "Y", 0 0, V_0x1160e30/m;  alias, 1 drivers
S_0x1161090 .scope module, "_111_" "NAND" 4 269, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1161270 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11612b0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11612f0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1161330 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1184270 .functor NAND 1, V_0x115fe20/m, V_0x1160e30/m, C4<1>, C4<1>;
v0x1161580_0 .net "A", 0 0, V_0x115fe20/m;  alias, 1 drivers
v0x1161690_0 .net "B", 0 0, V_0x1160e30/m;  alias, 1 drivers
v0x1161750_0 .net "Y", 0 0, V_0x1161750/m;  alias, 1 drivers
S_0x1161970 .scope module, "_112_" "NAND" 4 274, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1161b50 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1161b90 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1161bd0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1161c10 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11846f0 .functor NAND 1, L_0x1184780, V_0x1151a60/m, C4<1>, C4<1>;
v0x1161e60_0 .net "A", 0 0, L_0x1184780;  1 drivers
v0x1161f40_0 .net "B", 0 0, V_0x1151a60/m;  alias, 1 drivers
v0x1162000_0 .net "Y", 0 0, V_0x1162000/m;  alias, 1 drivers
S_0x1162240 .scope module, "_113_" "NAND" 4 279, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1162420 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1162460 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11624a0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x11624e0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1184820 .functor NAND 1, v0x11809b0_0, V_0x1162000/m, C4<1>, C4<1>;
v0x1162730_0 .net "A", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x11627f0_0 .net "B", 0 0, V_0x1162000/m;  alias, 1 drivers
v0x11628e0_0 .net "Y", 0 0, V_0x11628e0/m;  alias, 1 drivers
S_0x1162b00 .scope module, "_114_" "NOT" 4 284, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1162ce0 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1162d20 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1162d60 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x1162da0 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1184960 .functor NOT 1, V_0x11628e0/m, C4<0>, C4<0>, C4<0>;
v0x1162fe0_0 .net "A", 0 0, V_0x11628e0/m;  alias, 1 drivers
v0x11630d0_0 .net "Y", 0 0, V_0x11630d0/m;  alias, 1 drivers
S_0x1163260 .scope module, "_115_" "NAND" 4 288, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1163440 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1163480 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11634c0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1163500 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1184aa0 .functor NAND 1, V_0x1161750/m, V_0x11630d0/m, C4<1>, C4<1>;
v0x1163750_0 .net "A", 0 0, V_0x1161750/m;  alias, 1 drivers
v0x1163840_0 .net "B", 0 0, V_0x11630d0/m;  alias, 1 drivers
v0x1163910_0 .net "Y", 0 0, V_0x1163910/m;  alias, 1 drivers
S_0x1163b30 .scope module, "_116_" "NOR" 4 293, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1163d10 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1163d50 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1163d90 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1163dd0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1184c70 .functor NOR 1, L_0x1184d00, V_0x1157b40/m, C4<0>, C4<0>;
v0x1164020_0 .net "A", 0 0, L_0x1184d00;  1 drivers
v0x1164100_0 .net "B", 0 0, V_0x1157b40/m;  alias, 1 drivers
v0x1164210_0 .net "Y", 0 0, V_0x1164210/m;  alias, 1 drivers
S_0x1164420 .scope module, "_117_" "NOT" 4 298, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x1164600 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1164640 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1164680 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x11646c0 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1184640 .functor NOT 1, V_0x1164210/m, C4<0>, C4<0>, C4<0>;
v0x1164900_0 .net "A", 0 0, V_0x1164210/m;  alias, 1 drivers
v0x11649f0_0 .net "Y", 0 0, V_0x11649f0/m;  alias, 1 drivers
S_0x1164b80 .scope module, "_118_" "NAND" 4 302, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1164d60 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1164da0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1164de0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1164e20 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1184e60 .functor NAND 1, L_0x1185000, V_0x1157b40/m, C4<1>, C4<1>;
v0x1165070_0 .net "A", 0 0, L_0x1185000;  1 drivers
v0x1165150_0 .net "B", 0 0, V_0x1157b40/m;  alias, 1 drivers
v0x1165210_0 .net "Y", 0 0, V_0x1165210/m;  alias, 1 drivers
S_0x1165450 .scope module, "_119_" "NAND" 4 307, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1165630 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1165670 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11656b0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x11656f0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x117b850 .functor NAND 1, V_0x11649f0/m, V_0x1165210/m, C4<1>, C4<1>;
v0x1165940_0 .net "A", 0 0, V_0x11649f0/m;  alias, 1 drivers
v0x1165a30_0 .net "B", 0 0, V_0x1165210/m;  alias, 1 drivers
v0x1165b00_0 .net "Y", 0 0, V_0x1165b00/m;  alias, 1 drivers
S_0x1165d20 .scope module, "_120_" "NAND" 4 312, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1165f00 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1165f40 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1165f80 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1165fc0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11851e0 .functor NAND 1, V_0x11595d0/m, V_0x1165b00/m, C4<1>, C4<1>;
v0x1166210_0 .net "A", 0 0, V_0x11595d0/m;  alias, 1 drivers
v0x11662d0_0 .net "B", 0 0, V_0x1165b00/m;  alias, 1 drivers
v0x11663c0_0 .net "Y", 0 0, V_0x11663c0/m;  alias, 1 drivers
S_0x11665e0 .scope module, "_121_" "NOR" 4 317, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x11667c0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1166800 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1166840 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1166880 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1185320 .functor NOR 1, L_0x1185440, V_0x1150a90/m, C4<0>, C4<0>;
v0x1166ad0_0 .net "A", 0 0, L_0x1185440;  1 drivers
v0x1166bb0_0 .net "B", 0 0, V_0x1150a90/m;  alias, 1 drivers
v0x1166cc0_0 .net "Y", 0 0, V_0x1166cc0/m;  alias, 1 drivers
S_0x1166ed0 .scope module, "_122_" "NAND" 4 322, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x11670b0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11670f0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1167130 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1167170 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1184da0 .functor NAND 1, V_0x1150320/m, L_0x11856c0, C4<1>, C4<1>;
v0x11673c0_0 .net "A", 0 0, V_0x1150320/m;  alias, 1 drivers
v0x1167480_0 .net "B", 0 0, L_0x11856c0;  1 drivers
v0x1167540_0 .net "Y", 0 0, V_0x1167540/m;  alias, 1 drivers
S_0x11677a0 .scope module, "_123_" "NAND" 4 327, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1167980 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11679c0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1167a00 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1167a40 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x117ac70 .functor NAND 1, V_0x1160610/m, V_0x1166cc0/m, C4<1>, C4<1>;
v0x1167c90_0 .net "A", 0 0, V_0x1160610/m;  alias, 1 drivers
v0x1167d80_0 .net "B", 0 0, V_0x1166cc0/m;  alias, 1 drivers
v0x1167e50_0 .net "Y", 0 0, V_0x1167e50/m;  alias, 1 drivers
S_0x1168070 .scope module, "_124_" "NAND" 4 332, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1168250 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1168290 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11682d0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1168310 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11857f0 .functor NAND 1, V_0x11663c0/m, V_0x1167e50/m, C4<1>, C4<1>;
v0x1168560_0 .net "A", 0 0, V_0x11663c0/m;  alias, 1 drivers
v0x1168650_0 .net "B", 0 0, V_0x1167e50/m;  alias, 1 drivers
v0x1168720_0 .net "Y", 0 0, V_0x1168720/m;  alias, 1 drivers
S_0x1168940 .scope module, "_125_" "NAND" 4 337, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1168b20 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1168b60 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1168ba0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1168be0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11859c0 .functor NAND 1, V_0x11595d0/m, V_0x1164210/m, C4<1>, C4<1>;
v0x1168e30_0 .net "A", 0 0, V_0x11595d0/m;  alias, 1 drivers
v0x1168f80_0 .net "B", 0 0, V_0x1164210/m;  alias, 1 drivers
v0x1169040_0 .net "Y", 0 0, V_0x1169040/m;  alias, 1 drivers
S_0x1169250 .scope module, "_126_" "NOR" 4 342, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1169430 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1169470 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x11694b0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x11694f0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1185a70 .functor NOR 1, V_0x1163910/m, V_0x1168720/m, C4<0>, C4<0>;
v0x1169740_0 .net "A", 0 0, V_0x1163910/m;  alias, 1 drivers
v0x1169830_0 .net "B", 0 0, V_0x1168720/m;  alias, 1 drivers
v0x1169900_0 .net "Y", 0 0, V_0x1169900/m;  alias, 1 drivers
S_0x1169b20 .scope module, "_127_" "NOR" 4 347, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1169d00 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1169d40 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1169d80 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1169dc0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1185c40 .functor NOR 1, V_0x115e2e0/m, V_0x1169900/m, C4<0>, C4<0>;
v0x116a010_0 .net "A", 0 0, V_0x115e2e0/m;  alias, 1 drivers
v0x116a100_0 .net "B", 0 0, V_0x1169900/m;  alias, 1 drivers
v0x116a1d0_0 .net "Y", 0 0, V_0x116a1d0/m;  1 drivers
S_0x116a3f0 .scope module, "_128_" "NOR" 4 352, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x116a5d0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x116a610 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x116a650 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x116a690 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1185df0 .functor NOR 1, L_0x1185e80, v0x11809b0_0, C4<0>, C4<0>;
v0x116a8e0_0 .net "A", 0 0, L_0x1185e80;  1 drivers
v0x116a9c0_0 .net "B", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x116aa80_0 .net "Y", 0 0, V_0x116aa80/m;  alias, 1 drivers
S_0x116acc0 .scope module, "_129_" "NOR" 4 357, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x116aea0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x116aee0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x116af20 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x116af60 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11854e0 .functor NOR 1, V_0x1159dd0/m, V_0x1164210/m, C4<0>, C4<0>;
v0x116b1b0_0 .net "A", 0 0, V_0x1159dd0/m;  alias, 1 drivers
v0x116b2a0_0 .net "B", 0 0, V_0x1164210/m;  alias, 1 drivers
v0x116b340_0 .net "Y", 0 0, V_0x116b340/m;  alias, 1 drivers
S_0x116b580 .scope module, "_130_" "NOR" 4 362, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x116b760 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x116b7a0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x116b7e0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x116b820 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x117cce0 .functor NOR 1, V_0x115f550/m, V_0x1167540/m, C4<0>, C4<0>;
v0x116ba70_0 .net "A", 0 0, V_0x115f550/m;  alias, 1 drivers
v0x116bb80_0 .net "B", 0 0, V_0x1167540/m;  alias, 1 drivers
v0x116bc40_0 .net "Y", 0 0, V_0x116bc40/m;  alias, 1 drivers
S_0x116be60 .scope module, "_131_" "NOR" 4 367, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x116c040 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x116c080 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x116c0c0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x116c100 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1186230 .functor NOR 1, V_0x116b340/m, V_0x116bc40/m, C4<0>, C4<0>;
v0x116c350_0 .net "A", 0 0, V_0x116b340/m;  alias, 1 drivers
v0x116c440_0 .net "B", 0 0, V_0x116bc40/m;  alias, 1 drivers
v0x116c510_0 .net "Y", 0 0, V_0x116c510/m;  alias, 1 drivers
S_0x116c730 .scope module, "_132_" "NOR" 4 372, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x116c910 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x116c950 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x116c990 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x116c9d0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1186400 .functor NOR 1, V_0x114fba0/m, V_0x116c510/m, C4<0>, C4<0>;
v0x116cc20_0 .net "A", 0 0, V_0x114fba0/m;  alias, 1 drivers
v0x116cd10_0 .net "B", 0 0, V_0x116c510/m;  alias, 1 drivers
v0x116cde0_0 .net "Y", 0 0, V_0x116cde0/m;  alias, 1 drivers
S_0x116d000 .scope module, "_133_" "NAND" 4 377, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x116d1e0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x116d220 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x116d260 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x116d2a0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1186540 .functor NAND 1, L_0x11865d0, V_0x1151a60/m, C4<1>, C4<1>;
v0x116d4f0_0 .net "A", 0 0, L_0x11865d0;  1 drivers
v0x116d5d0_0 .net "B", 0 0, V_0x1151a60/m;  alias, 1 drivers
v0x116d720_0 .net "Y", 0 0, V_0x116d720/m;  alias, 1 drivers
S_0x116d960 .scope module, "_134_" "NAND" 4 382, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x116daf0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x116db30 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x116db70 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x116dbb0 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1186670 .functor NAND 1, v0x11809b0_0, V_0x116d720/m, C4<1>, C4<1>;
v0x116de00_0 .net "A", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x116dec0_0 .net "B", 0 0, V_0x116d720/m;  alias, 1 drivers
v0x116dfb0_0 .net "Y", 0 0, V_0x116dfb0/m;  alias, 1 drivers
S_0x116e1d0 .scope module, "_135_" "NAND" 4 387, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x116e3b0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x116e3f0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x116e430 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x116e470 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x11867b0 .functor NAND 1, V_0x115f550/m, V_0x1166cc0/m, C4<1>, C4<1>;
v0x116e6c0_0 .net "A", 0 0, V_0x115f550/m;  alias, 1 drivers
v0x116e780_0 .net "B", 0 0, V_0x1166cc0/m;  alias, 1 drivers
v0x116e890_0 .net "Y", 0 0, V_0x116e890/m;  alias, 1 drivers
S_0x116eaa0 .scope module, "_136_" "NAND" 4 392, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x116ec80 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x116ecc0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x116ed00 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x116ed40 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x117c550 .functor NAND 1, V_0x1169040/m, V_0x116e890/m, C4<1>, C4<1>;
v0x116ef90_0 .net "A", 0 0, V_0x1169040/m;  alias, 1 drivers
v0x116f080_0 .net "B", 0 0, V_0x116e890/m;  alias, 1 drivers
v0x116f150_0 .net "Y", 0 0, V_0x116f150/m;  alias, 1 drivers
S_0x116f370 .scope module, "_137_" "NAND" 4 397, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x116f550 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x116f590 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x116f5d0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x116f610 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1186ab0 .functor NAND 1, V_0x114fba0/m, V_0x116f150/m, C4<1>, C4<1>;
v0x116f860_0 .net "A", 0 0, V_0x114fba0/m;  alias, 1 drivers
v0x116f970_0 .net "B", 0 0, V_0x116f150/m;  alias, 1 drivers
v0x116fa30_0 .net "Y", 0 0, V_0x116fa30/m;  alias, 1 drivers
S_0x116fc50 .scope module, "_138_" "NOR" 4 402, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x116fe30 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x116fe70 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x116feb0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x116fef0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1186c80 .functor NOR 1, L_0x1186d10, V_0x115eb50/m, C4<0>, C4<0>;
v0x1170140_0 .net "A", 0 0, L_0x1186d10;  1 drivers
v0x1170220_0 .net "B", 0 0, V_0x115eb50/m;  alias, 1 drivers
v0x1170330_0 .net "Y", 0 0, V_0x1170330/m;  alias, 1 drivers
S_0x1170540 .scope module, "_139_" "NAND" 4 407, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x115ef70 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x115efb0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x115eff0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x115f030 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1185f20 .functor NAND 1, L_0x1187160, V_0x115eb50/m, C4<1>, C4<1>;
v0x1170c20_0 .net "A", 0 0, L_0x1187160;  1 drivers
v0x1170d00_0 .net "B", 0 0, V_0x115eb50/m;  alias, 1 drivers
v0x1170dc0_0 .net "Y", 0 0, V_0x1170dc0/m;  alias, 1 drivers
S_0x1171000 .scope module, "_140_" "NOT" 4 412, 5 7 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x11711e0 .param/real "thold" 0 5 17, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1171220 .param/l "tpdh" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x1171260 .param/l "tpdl" 0 5 15, +C4<00000000000000000000000000001010>;
P_0x11712a0 .param/real "tsetup" 0 5 16, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1185f90 .functor NOT 1, V_0x1170dc0/m, C4<0>, C4<0>, C4<0>;
v0x11714e0_0 .net "A", 0 0, V_0x1170dc0/m;  alias, 1 drivers
v0x11715d0_0 .net "Y", 0 0, V_0x11715d0/m;  alias, 1 drivers
S_0x1171760 .scope module, "_141_" "NAND" 4 416, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1171940 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1171980 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11719c0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1171a00 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1187200 .functor NAND 1, V_0x1160e30/m, V_0x1170dc0/m, C4<1>, C4<1>;
v0x1171c50_0 .net "A", 0 0, V_0x1160e30/m;  alias, 1 drivers
v0x1171d60_0 .net "B", 0 0, V_0x1170dc0/m;  alias, 1 drivers
v0x1171e70_0 .net "Y", 0 0, V_0x1171e70/m;  alias, 1 drivers
S_0x1172080 .scope module, "_142_" "NOR" 4 421, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1172260 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11722a0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x11722e0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1172320 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1187270 .functor NOR 1, V_0x1170330/m, V_0x1171e70/m, C4<0>, C4<0>;
v0x1172570_0 .net "A", 0 0, V_0x1170330/m;  alias, 1 drivers
v0x1172640_0 .net "B", 0 0, V_0x1171e70/m;  alias, 1 drivers
v0x1172710_0 .net "Y", 0 0, V_0x1172710/m;  alias, 1 drivers
S_0x1172910 .scope module, "_143_" "NOR" 4 426, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1172af0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1172b30 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1172b70 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1172bb0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1187440 .functor NOR 1, V_0x116dfb0/m, V_0x1172710/m, C4<0>, C4<0>;
v0x1172e00_0 .net "A", 0 0, V_0x116dfb0/m;  alias, 1 drivers
v0x1172ef0_0 .net "B", 0 0, V_0x1172710/m;  alias, 1 drivers
v0x1172fc0_0 .net "Y", 0 0, V_0x1172fc0/m;  alias, 1 drivers
S_0x11731e0 .scope module, "_144_" "NAND" 4 431, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x11733c0 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1173400 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1173440 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1173480 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1187610 .functor NAND 1, V_0x116fa30/m, V_0x1172fc0/m, C4<1>, C4<1>;
v0x11736d0_0 .net "A", 0 0, V_0x116fa30/m;  alias, 1 drivers
v0x11737c0_0 .net "B", 0 0, V_0x1172fc0/m;  alias, 1 drivers
v0x1173890_0 .net "Y", 0 0, V_0x1173890/m;  alias, 1 drivers
S_0x1173ab0 .scope module, "_145_" "NOR" 4 436, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1173c90 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1173cd0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1173d10 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1173d50 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1187750 .functor NOR 1, V_0x116cde0/m, V_0x1173890/m, C4<0>, C4<0>;
v0x1173fa0_0 .net "A", 0 0, V_0x116cde0/m;  alias, 1 drivers
v0x1174090_0 .net "B", 0 0, V_0x1173890/m;  alias, 1 drivers
v0x1174160_0 .net "Y", 0 0, V_0x1174160/m;  alias, 1 drivers
S_0x1174380 .scope module, "_146_" "NOR" 4 441, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1174560 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11745a0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x11745e0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1174620 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1187920 .functor NOR 1, V_0x116aa80/m, V_0x1174160/m, C4<0>, C4<0>;
v0x1174870_0 .net "A", 0 0, V_0x116aa80/m;  alias, 1 drivers
v0x1174960_0 .net "B", 0 0, V_0x1174160/m;  alias, 1 drivers
v0x1174a30_0 .net "Y", 0 0, V_0x1174a30/m;  1 drivers
S_0x1174c50 .scope module, "_147_" "NOR" 4 446, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1174e30 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1174e70 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1174eb0 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1174ef0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1182a00 .functor NOR 1, v0x11809b0_0, V_0x117a180/m, C4<0>, C4<0>;
v0x1175140_0 .net "A", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x1175310_0 .net "B", 0 0, V_0x117a180/m;  alias, 1 drivers
v0x11753b0_0 .net "Y", 0 0, V_0x11753b0/m;  alias, 1 drivers
S_0x11755a0 .scope module, "_148_" "NAND" 4 451, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1175780 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11757c0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x1175800 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1175840 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1187c70 .functor NAND 1, V_0x1160e30/m, V_0x11715d0/m, C4<1>, C4<1>;
v0x1175a90_0 .net "A", 0 0, V_0x1160e30/m;  alias, 1 drivers
v0x1175b50_0 .net "B", 0 0, V_0x11715d0/m;  alias, 1 drivers
v0x1175c40_0 .net "Y", 0 0, V_0x1175c40/m;  alias, 1 drivers
S_0x1175e60 .scope module, "_149_" "NAND" 4 456, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1176040 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1176080 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11760c0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1176100 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1187df0 .functor NAND 1, V_0x1152350/m, V_0x116fa30/m, C4<1>, C4<1>;
v0x1176350_0 .net "A", 0 0, V_0x1152350/m;  alias, 1 drivers
v0x1176460_0 .net "B", 0 0, V_0x116fa30/m;  alias, 1 drivers
v0x1176570_0 .net "Y", 0 0, V_0x1176570/m;  alias, 1 drivers
S_0x1176780 .scope module, "_150_" "NAND" 4 461, 5 24 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1176960 .param/real "thold" 0 5 34, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x11769a0 .param/l "tpdh" 0 5 31, +C4<00000000000000000000000000000111>;
P_0x11769e0 .param/l "tpdl" 0 5 32, +C4<00000000000000000000000000000111>;
P_0x1176a20 .param/real "tsetup" 0 5 33, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1187e80 .functor NAND 1, v0x11809b0_0, V_0x1175c40/m, C4<1>, C4<1>;
v0x1176c70_0 .net "A", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x1176d10_0 .net "B", 0 0, V_0x1175c40/m;  alias, 1 drivers
v0x1176de0_0 .net "Y", 0 0, V_0x1176de0/m;  alias, 1 drivers
S_0x1177000 .scope module, "_151_" "NOR" 4 466, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x11771e0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1177220 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1177260 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x11772a0 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1187fc0 .functor NOR 1, V_0x1176570/m, V_0x1176de0/m, C4<0>, C4<0>;
v0x11774f0_0 .net "A", 0 0, V_0x1176570/m;  alias, 1 drivers
v0x11775e0_0 .net "B", 0 0, V_0x1176de0/m;  alias, 1 drivers
v0x11776b0_0 .net "Y", 0 0, V_0x11776b0/m;  alias, 1 drivers
S_0x11778d0 .scope module, "_152_" "NOR" 4 471, 5 42 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x1177ab0 .param/real "thold" 0 5 52, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1177af0 .param/l "tpdh" 0 5 49, +C4<00000000000000000000000000001001>;
P_0x1177b30 .param/l "tpdl" 0 5 50, +C4<00000000000000000000000000001001>;
P_0x1177b70 .param/real "tsetup" 0 5 51, Cr<m6666666666666800gfbd>; value=0.0500000
L_0x1188190 .functor NOR 1, V_0x11753b0/m, V_0x11776b0/m, C4<0>, C4<0>;
v0x1177dc0_0 .net "A", 0 0, V_0x11753b0/m;  alias, 1 drivers
v0x1177eb0_0 .net "B", 0 0, V_0x11776b0/m;  alias, 1 drivers
v0x1177f80_0 .net "Y", 0 0, V_0x1177f80/m;  alias, 1 drivers
S_0x11781a0 .scope module, "_153_" "DFF" 4 477, 5 76 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x1178380 .param/real "tpd" 0 5 78, Cr<m5000000000000000gfc3>; value=2.50000
v0x11784d0_0 .net "C", 0 0, v0x1126120_0;  alias, 1 drivers
v0x1178650_0 .net "D", 0 0, L_0x1188360;  1 drivers
v0x11786f0_0 .var "Q", 0 0;
E_0x1178610 .event posedge, v0x1126120_0;
S_0x1178880 .scope module, "_154_" "DFF" 4 483, 5 76 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x1178a60 .param/real "tpd" 0 5 78, Cr<m5000000000000000gfc3>; value=2.50000
v0x1178b70_0 .net "C", 0 0, v0x1126120_0;  alias, 1 drivers
v0x1178d30_0 .net "D", 0 0, L_0x1188400;  1 drivers
v0x1178df0_0 .var "Q", 0 0;
S_0x1178fa0 .scope module, "_155_" "DFF" 4 489, 5 76 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x1179180 .param/real "tpd" 0 5 78, Cr<m5000000000000000gfc3>; value=2.50000
v0x1179220_0 .net "C", 0 0, v0x1126120_0;  alias, 1 drivers
v0x11792c0_0 .net "D", 0 0, L_0x1187b70;  1 drivers
v0x11793a0_0 .var "Q", 0 0;
S_0x1179550 .scope module, "_156_" "DFF" 4 495, 5 76 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x1179730 .param/real "tpd" 0 5 78, Cr<m5000000000000000gfc3>; value=2.50000
v0x1179840_0 .net "C", 0 0, v0x1126120_0;  alias, 1 drivers
v0x1179a90_0 .net "D", 0 0, L_0x1188640;  1 drivers
v0x1179b30_0 .var "Q", 0 0;
S_0x1179ca0 .scope module, "_157_" "DFF" 4 501, 5 76 0, S_0x113dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x1179e80 .param/real "tpd" 0 5 78, Cr<m5000000000000000gfc3>; value=2.50000
v0x1179f90_0 .net "C", 0 0, v0x1126120_0;  alias, 1 drivers
v0x117a0e0_0 .net "D", 0 0, V_0x1177f80/m;  alias, 1 drivers
v0x117a180_0 .var "Q", 0 0;
S_0x117f020 .scope module, "tb" "synth_tb" 2 12, 6 5 0, S_0x110ca20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "enable";
    .port_info 1 /OUTPUT 2 "modo";
    .port_info 2 /OUTPUT 4 "D";
    .port_info 3 /INPUT 1 "rco";
    .port_info 4 /INPUT 4 "Q";
    .port_info 5 /INPUT 1 "clk";
v0x1180670_0 .var "D", 3 0;
v0x1180760_0 .net "Q", 3 0, L_0x11884a0;  alias, 1 drivers
v0x1180800_0 .net "clk", 0 0, v0x1126120_0;  alias, 1 drivers
v0x11809b0_0 .var "enable", 0 0;
v0x1180a50_0 .var/i "log", 31 0;
v0x1180af0_0 .var "modo", 1 0;
v0x1180be0_0 .net "rco", 0 0, V_0x117a180/m;  alias, 1 drivers
S_0x117f2a0 .scope task, "checker" "checker" 7 2, 7 2 0, S_0x117f020;
 .timescale -9 -12;
E_0x117aaf0 .event negedge, v0x1126120_0;
TD_tb_top.tb.checker ;
    %pushi/vec4 83, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117aaf0;
    %load/vec4 v0x11804e0_0;
    %load/vec4 v0x11805d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1180760_0;
    %load/vec4 v0x1180be0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 7 6 "$fdisplay", v0x1180a50_0, "PASS" {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 7 9 "$fdisplay", v0x1180a50_0, "Time=%.0f Error dut: Q=%b, rco=%b, scoreboard: Q=%b, rco=%b", $time, v0x1180760_0, v0x1180be0_0, v0x11804e0_0, v0x11805d0_0 {0 0 0};
T_0.3 ;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
S_0x117f480 .scope task, "completely_random_checker" "completely_random_checker" 7 25, 7 25 0, S_0x117f020;
 .timescale -9 -12;
TD_tb_top.tb.completely_random_checker ;
    %pushi/vec4 54, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117aaf0;
    %load/vec4 v0x11804e0_0;
    %load/vec4 v0x11805d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1180760_0;
    %load/vec4 v0x1180be0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 7 28 "$fdisplay", v0x1180a50_0, "PASS" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 7 31 "$fdisplay", v0x1180a50_0, "Time=%.0f Error dut: Q=%b, rco=%b, scoreboard: Q=%b, rco=%b", $time, v0x1180760_0, v0x1180be0_0, v0x11804e0_0, v0x11805d0_0 {0 0 0};
T_1.7 ;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %end;
S_0x117f660 .scope task, "drv_completely_random_request" "drv_completely_random_request" 8 64, 8 64 0, S_0x117f020;
 .timescale -9 -12;
TD_tb_top.tb.drv_completely_random_request ;
    %pushi/vec4 6, 0, 32;
T_2.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.9, 5;
    %jmp/1 T_2.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117aaf0;
    %vpi_func 8 68 "$random" 32 {0 0 0};
    %pad/s 2;
    %store/vec4 v0x1180af0_0, 0, 2;
    %pushi/vec4 10, 0, 32;
T_2.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.11, 5;
    %jmp/1 T_2.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117aaf0;
    %vpi_func 8 71 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x11809b0_0, 0, 1;
    %vpi_func 8 72 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x1180670_0, 0, 4;
    %jmp T_2.10;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.8;
T_2.9 ;
    %pop/vec4 1;
    %end;
S_0x117f840 .scope task, "drv_init" "drv_init" 8 2, 8 2 0, S_0x117f020;
 .timescale -9 -12;
TD_tb_top.tb.drv_init ;
    %wait E_0x117aaf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11809b0_0, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1180670_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1180af0_0, 0, 2;
    %wait E_0x117aaf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11809b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1180af0_0, 0, 2;
    %delay 40000, 0;
    %wait E_0x117aaf0;
    %wait E_0x117aaf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11809b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1180af0_0, 0, 2;
    %end;
S_0x117fa20 .scope task, "drv_random_request" "drv_random_request" 8 53, 8 53 0, S_0x117f020;
 .timescale -9 -12;
TD_tb_top.tb.drv_random_request ;
    %pushi/vec4 20, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117aaf0;
    %vpi_func 8 57 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x11809b0_0, 0, 1;
    %vpi_func 8 58 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x1180670_0, 0, 4;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %end;
S_0x117fc50 .scope task, "drv_request" "drv_request" 8 22, 8 22 0, S_0x117f020;
 .timescale -9 -12;
TD_tb_top.tb.drv_request ;
    %wait E_0x117aaf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11809b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1180670_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1180af0_0, 0, 2;
    %delay 160000, 0;
    %wait E_0x117aaf0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1180af0_0, 0, 2;
    %delay 80000, 0;
    %wait E_0x117aaf0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1180af0_0, 0, 2;
    %delay 80000, 0;
    %wait E_0x117aaf0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1180670_0, 0, 4;
    %delay 160000, 0;
    %wait E_0x117aaf0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1180af0_0, 0, 2;
    %delay 10000, 0;
    %wait E_0x117aaf0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1180af0_0, 0, 2;
    %delay 50000, 0;
    %wait E_0x117aaf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11809b0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x117aaf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11809b0_0, 0, 1;
    %delay 30000, 0;
    %wait E_0x117aaf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11809b0_0, 0, 1;
    %delay 30000, 0;
    %wait E_0x117aaf0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1180670_0, 0, 4;
    %delay 10000, 0;
    %wait E_0x117aaf0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1180af0_0, 0, 2;
    %delay 160000, 0;
    %wait E_0x117aaf0;
    %end;
S_0x117fe30 .scope task, "random_checker" "random_checker" 7 14, 7 14 0, S_0x117f020;
 .timescale -9 -12;
TD_tb_top.tb.random_checker ;
    %pushi/vec4 10, 0, 32;
T_6.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.15, 5;
    %jmp/1 T_6.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117aaf0;
    %load/vec4 v0x11804e0_0;
    %load/vec4 v0x11805d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1180760_0;
    %load/vec4 v0x1180be0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_6.16, 4;
    %vpi_call 7 17 "$fdisplay", v0x1180a50_0, "PASS" {0 0 0};
    %jmp T_6.17;
T_6.16 ;
    %vpi_call 7 20 "$fdisplay", v0x1180a50_0, "Time=%.0f Error dut: Q=%b, rco=%b, scoreboard: Q=%b, rco=%b", $time, v0x1180760_0, v0x1180be0_0, v0x11804e0_0, v0x11805d0_0 {0 0 0};
T_6.17 ;
    %jmp T_6.14;
T_6.15 ;
    %pop/vec4 1;
    %end;
S_0x1180010 .scope module, "sb" "scoreboard" 6 59, 9 3 0, S_0x117f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 2 "modo";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clk";
v0x1180260_0 .net "D", 3 0, v0x1180670_0;  alias, 1 drivers
v0x1180300_0 .net "clk", 0 0, v0x1126120_0;  alias, 1 drivers
v0x11803a0_0 .net "enable", 0 0, v0x11809b0_0;  alias, 1 drivers
v0x1180440_0 .net "modo", 1 0, v0x1180af0_0;  alias, 1 drivers
v0x11804e0_0 .var "sb_Q", 3 0;
v0x11805d0_0 .var "sb_rco", 0 0;
  .scope S_0x1179550;
V_0x1179b30/m .modpath 1 v0x1179b30_0 v0x1179b30_0,
   v0x1126120_0 (2500,2500,2500, 2500,2500,2500, 2500,2500,2500, 2500,2500,2500) v0x1179840_0;
  .scope S_0x1178fa0;
V_0x11793a0/m .modpath 1 v0x11793a0_0 v0x11793a0_0,
   v0x1126120_0 (2500,2500,2500, 2500,2500,2500, 2500,2500,2500, 2500,2500,2500) v0x1179220_0;
  .scope S_0x1178880;
V_0x1178df0/m .modpath 1 v0x1178df0_0 v0x1178df0_0,
   v0x1126120_0 (2500,2500,2500, 2500,2500,2500, 2500,2500,2500, 2500,2500,2500) v0x1178b70_0;
  .scope S_0x11781a0;
V_0x11786f0/m .modpath 1 v0x11786f0_0 v0x11786f0_0,
   v0x1126120_0 (2500,2500,2500, 2500,2500,2500, 2500,2500,2500, 2500,2500,2500) v0x11784d0_0;
  .scope S_0x1174380;
V_0x1174a30/m .modpath 1 L_0x1187920 v0x1174a30_0,
   V_0x116aa80/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1174870_0,
   V_0x1174160/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1174960_0;
  .scope S_0x1169b20;
V_0x116a1d0/m .modpath 1 L_0x1185c40 v0x116a1d0_0,
   V_0x115e2e0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116a010_0,
   V_0x1169900/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116a100_0;
  .scope S_0x115d2f0;
V_0x115d9a0/m .modpath 1 L_0x1183c10 v0x115d9a0_0,
   V_0x1156190/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115d7e0_0,
   V_0x115d0d0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115d8d0_0;
  .scope S_0x11551e0;
V_0x1155890/m .modpath 1 L_0x11825b0 v0x1155890_0,
   V_0x1152c70/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x11556d0_0,
   V_0x1154fc0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x11557c0_0;
  .scope S_0x1177000;
V_0x11776b0/m .modpath 1 L_0x1187fc0 v0x11776b0_0,
   V_0x1176570/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x11774f0_0,
   V_0x1176de0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x11775e0_0;
  .scope S_0x1176780;
V_0x1176de0/m .modpath 1 L_0x1187e80 v0x1176de0_0,
   v0x11809b0_0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1176c70_0,
   V_0x1175c40/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1176d10_0;
  .scope S_0x1175e60;
V_0x1176570/m .modpath 1 L_0x1187df0 v0x1176570_0,
   V_0x1152350/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1176350_0,
   V_0x116fa30/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1176460_0;
  .scope S_0x11755a0;
V_0x1175c40/m .modpath 1 L_0x1187c70 v0x1175c40_0,
   V_0x1160e30/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1175a90_0,
   V_0x11715d0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1175b50_0;
  .scope S_0x1174c50;
V_0x11753b0/m .modpath 1 L_0x1182a00 v0x11753b0_0,
   v0x11809b0_0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1175140_0,
   V_0x117a180/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1175310_0;
  .scope S_0x1173ab0;
V_0x1174160/m .modpath 1 L_0x1187750 v0x1174160_0,
   V_0x116cde0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1173fa0_0,
   V_0x1173890/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1174090_0;
  .scope S_0x11731e0;
V_0x1173890/m .modpath 1 L_0x1187610 v0x1173890_0,
   V_0x116fa30/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x11736d0_0,
   V_0x1172fc0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x11737c0_0;
  .scope S_0x1172910;
V_0x1172fc0/m .modpath 1 L_0x1187440 v0x1172fc0_0,
   V_0x116dfb0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1172e00_0,
   V_0x1172710/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1172ef0_0;
  .scope S_0x1172080;
V_0x1172710/m .modpath 1 L_0x1187270 v0x1172710_0,
   V_0x1170330/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1172570_0,
   V_0x1171e70/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1172640_0;
  .scope S_0x1171760;
V_0x1171e70/m .modpath 1 L_0x1187200 v0x1171e70_0,
   V_0x1160e30/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1171c50_0,
   V_0x1170dc0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1171d60_0;
  .scope S_0x1171000;
V_0x11715d0/m .modpath 1 L_0x1185f90 v0x11715d0_0,
   V_0x1170dc0/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x11714e0_0;
  .scope S_0x1170540;
V_0x1170dc0/m .modpath 1 L_0x1185f20 v0x1170dc0_0,
   L_0x1187160 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1170c20_0,
   V_0x115eb50/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1170d00_0;
  .scope S_0x116fc50;
V_0x1170330/m .modpath 1 L_0x1186c80 v0x1170330_0,
   L_0x1186d10 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1170140_0,
   V_0x115eb50/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1170220_0;
  .scope S_0x116f370;
V_0x116fa30/m .modpath 1 L_0x1186ab0 v0x116fa30_0,
   V_0x114fba0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x116f860_0,
   V_0x116f150/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x116f970_0;
  .scope S_0x116eaa0;
V_0x116f150/m .modpath 1 L_0x117c550 v0x116f150_0,
   V_0x1169040/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x116ef90_0,
   V_0x116e890/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x116f080_0;
  .scope S_0x116e1d0;
V_0x116e890/m .modpath 1 L_0x11867b0 v0x116e890_0,
   V_0x115f550/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x116e6c0_0,
   V_0x1166cc0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x116e780_0;
  .scope S_0x116d960;
V_0x116dfb0/m .modpath 1 L_0x1186670 v0x116dfb0_0,
   v0x11809b0_0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x116de00_0,
   V_0x116d720/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x116dec0_0;
  .scope S_0x116d000;
V_0x116d720/m .modpath 1 L_0x1186540 v0x116d720_0,
   L_0x11865d0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x116d4f0_0,
   V_0x1151a60/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x116d5d0_0;
  .scope S_0x116c730;
V_0x116cde0/m .modpath 1 L_0x1186400 v0x116cde0_0,
   V_0x114fba0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116cc20_0,
   V_0x116c510/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116cd10_0;
  .scope S_0x116be60;
V_0x116c510/m .modpath 1 L_0x1186230 v0x116c510_0,
   V_0x116b340/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116c350_0,
   V_0x116bc40/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116c440_0;
  .scope S_0x116b580;
V_0x116bc40/m .modpath 1 L_0x117cce0 v0x116bc40_0,
   V_0x115f550/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116ba70_0,
   V_0x1167540/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116bb80_0;
  .scope S_0x116acc0;
V_0x116b340/m .modpath 1 L_0x11854e0 v0x116b340_0,
   V_0x1159dd0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116b1b0_0,
   V_0x1164210/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116b2a0_0;
  .scope S_0x116a3f0;
V_0x116aa80/m .modpath 1 L_0x1185df0 v0x116aa80_0,
   L_0x1185e80 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116a8e0_0,
   v0x11809b0_0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x116a9c0_0;
  .scope S_0x1169250;
V_0x1169900/m .modpath 1 L_0x1185a70 v0x1169900_0,
   V_0x1163910/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1169740_0,
   V_0x1168720/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1169830_0;
  .scope S_0x1168940;
V_0x1169040/m .modpath 1 L_0x11859c0 v0x1169040_0,
   V_0x11595d0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1168e30_0,
   V_0x1164210/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1168f80_0;
  .scope S_0x1168070;
V_0x1168720/m .modpath 1 L_0x11857f0 v0x1168720_0,
   V_0x11663c0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1168560_0,
   V_0x1167e50/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1168650_0;
  .scope S_0x11677a0;
V_0x1167e50/m .modpath 1 L_0x117ac70 v0x1167e50_0,
   V_0x1160610/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1167c90_0,
   V_0x1166cc0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1167d80_0;
  .scope S_0x1166ed0;
V_0x1167540/m .modpath 1 L_0x1184da0 v0x1167540_0,
   V_0x1150320/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x11673c0_0,
   L_0x11856c0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1167480_0;
  .scope S_0x11665e0;
V_0x1166cc0/m .modpath 1 L_0x1185320 v0x1166cc0_0,
   L_0x1185440 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1166ad0_0,
   V_0x1150a90/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1166bb0_0;
  .scope S_0x1165d20;
V_0x11663c0/m .modpath 1 L_0x11851e0 v0x11663c0_0,
   V_0x11595d0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1166210_0,
   V_0x1165b00/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x11662d0_0;
  .scope S_0x1165450;
V_0x1165b00/m .modpath 1 L_0x117b850 v0x1165b00_0,
   V_0x11649f0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1165940_0,
   V_0x1165210/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1165a30_0;
  .scope S_0x1164b80;
V_0x1165210/m .modpath 1 L_0x1184e60 v0x1165210_0,
   L_0x1185000 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1165070_0,
   V_0x1157b40/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1165150_0;
  .scope S_0x1164420;
V_0x11649f0/m .modpath 1 L_0x1184640 v0x11649f0_0,
   V_0x1164210/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1164900_0;
  .scope S_0x1163b30;
V_0x1164210/m .modpath 1 L_0x1184c70 v0x1164210_0,
   L_0x1184d00 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1164020_0,
   V_0x1157b40/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1164100_0;
  .scope S_0x1163260;
V_0x1163910/m .modpath 1 L_0x1184aa0 v0x1163910_0,
   V_0x1161750/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1163750_0,
   V_0x11630d0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1163840_0;
  .scope S_0x1162b00;
V_0x11630d0/m .modpath 1 L_0x1184960 v0x11630d0_0,
   V_0x11628e0/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1162fe0_0;
  .scope S_0x1162240;
V_0x11628e0/m .modpath 1 L_0x1184820 v0x11628e0_0,
   v0x11809b0_0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1162730_0,
   V_0x1162000/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x11627f0_0;
  .scope S_0x1161970;
V_0x1162000/m .modpath 1 L_0x11846f0 v0x1162000_0,
   L_0x1184780 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1161e60_0,
   V_0x1151a60/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1161f40_0;
  .scope S_0x1161090;
V_0x1161750/m .modpath 1 L_0x1184270 v0x1161750_0,
   V_0x115fe20/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1161580_0,
   V_0x1160e30/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1161690_0;
  .scope S_0x11607a0;
V_0x1160e30/m .modpath 1 L_0x1184470 v0x1160e30_0,
   L_0x1184500 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1160c90_0,
   L_0x11845a0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1160d70_0;
  .scope S_0x1160040;
V_0x1160610/m .modpath 1 L_0x11843c0 v0x1160610_0,
   V_0x115fe20/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1160520_0;
  .scope S_0x115f770;
V_0x115fe20/m .modpath 1 L_0x11818c0 v0x115fe20_0,
   V_0x115eb50/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115fc60_0,
   V_0x115f550/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115fd50_0;
  .scope S_0x115ed90;
V_0x115f550/m .modpath 1 L_0x117b6a0 v0x115f550_0,
   L_0x11841d0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115f380_0,
   V_0x11572e0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115f460_0;
  .scope S_0x115e520;
V_0x115eb50/m .modpath 1 L_0x1183ef0 v0x115eb50_0,
   V_0x114f430/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115e9c0_0,
   V_0x1156ab0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115eab0_0;
  .scope S_0x115dbc0;
V_0x115e2e0/m .modpath 1 L_0x1183dc0 v0x115e2e0_0,
   L_0x1183e50 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115e0b0_0,
   v0x11809b0_0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115e190_0;
  .scope S_0x115ca20;
V_0x115d0d0/m .modpath 1 L_0x1183a40 v0x115d0d0_0,
   V_0x1158cf0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115cf10_0,
   V_0x115c800/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x115d000_0;
  .scope S_0x115c150;
V_0x115c800/m .modpath 1 L_0x1183870 v0x115c800_0,
   V_0x115a670/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x115c640_0,
   V_0x115bfc0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x115c730_0;
  .scope S_0x115b9f0;
V_0x115bfc0/m .modpath 1 L_0x1183730 v0x115bfc0_0,
   V_0x115b7d0/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x115bed0_0;
  .scope S_0x115b130;
V_0x115b7d0/m .modpath 1 L_0x116d690 v0x115b7d0_0,
   v0x11809b0_0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x115b620_0,
   V_0x115af20/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x115b6e0_0;
  .scope S_0x115a880;
V_0x115af20/m .modpath 1 L_0x1168f10 v0x115af20_0,
   L_0x11835e0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x115ad70_0,
   V_0x1151a60/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x115ae10_0;
  .scope S_0x1159f60;
V_0x115a670/m .modpath 1 L_0x1183310 v0x115a670_0,
   V_0x1158410/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x115a450_0,
   V_0x11595d0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x115a560_0;
  .scope S_0x1159800;
V_0x1159dd0/m .modpath 1 L_0x1183260 v0x1159dd0_0,
   V_0x11595d0/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1159ce0_0;
  .scope S_0x1158f10;
V_0x11595d0/m .modpath 1 L_0x1181440 v0x11595d0_0,
   V_0x1150320/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1159400_0,
   L_0x11831c0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1159510_0;
  .scope S_0x1158630;
V_0x1158cf0/m .modpath 1 L_0x1182f60 v0x1158cf0_0,
   L_0x1182ff0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1158b20_0,
   V_0x1158410/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1158c00_0;
  .scope S_0x1157d50;
V_0x1158410/m .modpath 1 L_0x1182e20 v0x1158410_0,
   V_0x1156ab0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1158240_0,
   V_0x1157b40/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1158350_0;
  .scope S_0x1157470;
V_0x1157b40/m .modpath 1 L_0x1182ce0 v0x1157b40_0,
   V_0x114e540/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1157960_0,
   V_0x114ecb0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1157a50_0;
  .scope S_0x1156d10;
V_0x11572e0/m .modpath 1 L_0x1182c50 v0x11572e0_0,
   V_0x1156ab0/m (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x11571f0_0;
  .scope S_0x11563a0;
V_0x1156ab0/m .modpath 1 L_0x11752a0 v0x1156ab0_0,
   L_0x1182b10 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1156950_0,
   L_0x1182bb0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x11569f0_0;
  .scope S_0x1155ab0;
V_0x1156190/m .modpath 1 L_0x1182760 v0x1156190_0,
   L_0x1175200 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1155fa0_0,
   v0x11809b0_0 (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1156080_0;
  .scope S_0x1154910;
V_0x1154fc0/m .modpath 1 L_0x1182470 v0x1154fc0_0,
   v0x11809b0_0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1154e00_0,
   V_0x11546f0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1154ef0_0;
  .scope S_0x1154040;
V_0x11546f0/m .modpath 1 L_0x11822c0 v0x11546f0_0,
   V_0x1153550/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1154530_0,
   V_0x1153e20/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1154620_0;
  .scope S_0x1153770;
V_0x1153e20/m .modpath 1 L_0x1182250 v0x1153e20_0,
   V_0x114ecb0/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1153c60_0,
   V_0x1152350/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1153d50_0;
  .scope S_0x1152e90;
V_0x1153550/m .modpath 1 L_0x1182000 v0x1153550_0,
   L_0x1182070 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1153380_0,
   V_0x1151a60/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1153460_0;
  .scope S_0x11525b0;
V_0x1152c70/m .modpath 1 L_0x1181e60 v0x1152c70_0,
   L_0x1181f60 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1152aa0_0,
   V_0x1151200/m (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1152b80_0;
  .scope S_0x1151c80;
V_0x1152350/m .modpath 1 L_0x1181bd0 v0x1152350_0,
   L_0x1181cd0 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x11521b0_0,
   L_0x1181d70 (7000,7000,7000, 7000,7000,7000, 7000,7000,7000, 7000,7000,7000) v0x1152290_0;
  .scope S_0x11513b0;
V_0x1151a60/m .modpath 1 L_0x1181b60 v0x1151a60_0,
   V_0x1150320/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x11518a0_0,
   V_0x1150a90/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1151990_0;
  .scope S_0x1150c40;
V_0x1151200/m .modpath 1 L_0x1181af0 v0x1151200_0,
   v0x11809b0_0 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1151120_0;
  .scope S_0x11504d0;
V_0x1150a90/m .modpath 1 L_0x1181950 v0x1150a90_0,
   L_0x1181a50 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x11509b0_0;
  .scope S_0x114fd50;
V_0x1150320/m .modpath 1 L_0x1181760 v0x1150320_0,
   L_0x11817d0 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x1150240_0;
  .scope S_0x114f5e0;
V_0x114fba0/m .modpath 1 L_0x11815c0 v0x114fba0_0,
   L_0x11816c0 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x114fac0_0;
  .scope S_0x114ee60;
V_0x114f430/m .modpath 1 L_0x11814b0 v0x114f430_0,
   L_0x1181520 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x114f370_0;
  .scope S_0x114e6f0;
V_0x114ecb0/m .modpath 1 L_0x1181280 v0x114ecb0_0,
   L_0x1181380 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x114ebd0_0;
  .scope S_0x114e090;
V_0x114e540/m .modpath 1 L_0x1181170 v0x114e540_0,
   L_0x11811e0 (9000,10000,9000, 9000,10000,10000, 9000,9000,10000, 10000,10000,9000) v0x114e480_0;
  .scope S_0x11778d0;
V_0x1177f80/m .modpath 1 L_0x1188190 v0x1177f80_0,
   V_0x11753b0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1177dc0_0,
   V_0x11776b0/m (9000,9000,9000, 9000,9000,9000, 9000,9000,9000, 9000,9000,9000) v0x1177eb0_0;
  .scope S_0x1179ca0;
V_0x117a180/m .modpath 1 v0x117a180_0 v0x117a180_0,
   v0x1126120_0 (2500,2500,2500, 2500,2500,2500, 2500,2500,2500, 2500,2500,2500) v0x1179f90_0;
    .scope S_0x11269e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1126120_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x11269e0;
T_8 ;
    %delay 4000, 0;
    %load/vec4 v0x1126120_0;
    %nor/r;
    %store/vec4 v0x1126120_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1180010;
T_9 ;
    %wait E_0x1178610;
    %load/vec4 v0x11803a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1180440_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x11805d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11805d0_0, 0, 1;
T_9.4 ;
    %load/vec4 v0x11804e0_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_9.6, 5;
    %load/vec4 v0x11804e0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x11804e0_0, 0, 4;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11804e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11805d0_0, 0, 1;
T_9.7 ;
T_9.2 ;
    %load/vec4 v0x1180440_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x11805d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11805d0_0, 0, 1;
T_9.10 ;
    %load/vec4 v0x11804e0_0;
    %cmpi/u 0, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.12, 5;
    %load/vec4 v0x11804e0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x11804e0_0, 0, 4;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x11804e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11805d0_0, 0, 1;
T_9.13 ;
T_9.8 ;
    %load/vec4 v0x1180440_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x11805d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11805d0_0, 0, 1;
T_9.16 ;
    %load/vec4 v0x11804e0_0;
    %cmpi/u 2, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.18, 5;
    %load/vec4 v0x11804e0_0;
    %subi 3, 0, 4;
    %store/vec4 v0x11804e0_0, 0, 4;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x11804e0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_9.20, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x11804e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11805d0_0, 0, 1;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v0x11804e0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_9.22, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x11804e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11805d0_0, 0, 1;
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x11804e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11805d0_0, 0, 1;
T_9.23 ;
T_9.21 ;
T_9.19 ;
T_9.14 ;
    %load/vec4 v0x1180440_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.24, 4;
    %load/vec4 v0x1180260_0;
    %store/vec4 v0x11804e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11805d0_0, 0, 1;
T_9.24 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x117f020;
T_10 ;
    %vpi_call 6 25 "$dumpfile", "output/gtkwave/synth4_verif.vcd" {0 0 0};
    %vpi_call 6 26 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_func 6 28 "$fopen" 32, "output/logs/synth4.log" {0 0 0};
    %store/vec4 v0x1180a50_0, 0, 32;
    %vpi_call 6 29 "$fdisplay", v0x1180a50_0, "time=%5d, Simulation Start", $time {0 0 0};
    %vpi_call 6 30 "$fdisplay", v0x1180a50_0, "time=%5d, Starting Reset", $time {0 0 0};
    %fork TD_tb_top.tb.drv_init, S_0x117f840;
    %join;
    %vpi_call 6 34 "$fdisplay", v0x1180a50_0, "time=%5d, Reset Completed", $time {0 0 0};
    %vpi_call 6 36 "$fdisplay", v0x1180a50_0, "time=%5d, Starting Test", $time {0 0 0};
    %vpi_call 6 38 "$fdisplay", v0x1180a50_0, "time=%5d, Starting Semi Random Test", $time {0 0 0};
    %fork t_1, S_0x117f020;
    %fork t_2, S_0x117f020;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork TD_tb_top.tb.drv_random_request, S_0x117fa20;
    %join;
    %end;
t_2 ;
    %fork TD_tb_top.tb.random_checker, S_0x117fe30;
    %join;
    %end;
    .scope S_0x117f020;
t_0 ;
    %vpi_call 6 43 "$fdisplay", v0x1180a50_0, "time=%5d, Starting Completely Random Test", $time {0 0 0};
    %fork t_4, S_0x117f020;
    %fork t_5, S_0x117f020;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %fork TD_tb_top.tb.drv_completely_random_request, S_0x117f660;
    %join;
    %end;
t_5 ;
    %fork TD_tb_top.tb.completely_random_checker, S_0x117f480;
    %join;
    %end;
    .scope S_0x117f020;
t_3 ;
    %vpi_call 6 48 "$fdisplay", v0x1180a50_0, "time=%5d, Starting Scripted Test", $time {0 0 0};
    %fork t_7, S_0x117f020;
    %fork t_8, S_0x117f020;
    %join;
    %join;
    %jmp t_6;
t_7 ;
    %fork TD_tb_top.tb.drv_request, S_0x117fc50;
    %join;
    %end;
t_8 ;
    %fork TD_tb_top.tb.checker, S_0x117f2a0;
    %join;
    %end;
    .scope S_0x117f020;
t_6 ;
    %vpi_call 6 53 "$fdisplay", v0x1180a50_0, "time=%5d, Test Completed", $time {0 0 0};
    %vpi_call 6 54 "$fdisplay", v0x1180a50_0, "time=%5d, Simulation Completed", $time {0 0 0};
    %vpi_call 6 55 "$fclose", v0x1180a50_0 {0 0 0};
    %delay 200000, 0;
    %vpi_call 6 56 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x11781a0;
T_11 ;
    %wait E_0x1178610;
    %load/vec4 v0x1178650_0;
    %assign/vec4 v0x11786f0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1178880;
T_12 ;
    %wait E_0x1178610;
    %load/vec4 v0x1178d30_0;
    %assign/vec4 v0x1178df0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1178fa0;
T_13 ;
    %wait E_0x1178610;
    %load/vec4 v0x11792c0_0;
    %assign/vec4 v0x11793a0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1179550;
T_14 ;
    %wait E_0x1178610;
    %load/vec4 v0x1179a90_0;
    %assign/vec4 v0x1179b30_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1179ca0;
T_15 ;
    %wait E_0x1178610;
    %load/vec4 v0x117a0e0_0;
    %assign/vec4 v0x117a180_0, 0;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tb/tb_top_synth4.v";
    "./clocks/clock4.v";
    "./contador_synt.v";
    "./config/cmos_cells_con.v";
    "./tb/synth_tb4.v";
    "./checker.v";
    "./driver.v";
    "./scoreboard.v";
