{
    "design__lint_error__count": 1,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 79737,
    "design__instance__area": 701612,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 8499,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 25,
    "power__internal__total": 0.010155528783798218,
    "power__switching__total": 0.01924416422843933,
    "power__leakage__total": 3.847679909085855e-05,
    "power__total": 0.029438169673085213,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 3.762546380955944,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 3.962549955874185,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.7437719539670434,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 44.826650327143874,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1.263615,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 44.826649,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 14612,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 145,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 7.1421519608926145,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 7.342155535810855,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.15402390909760072,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 40.12763568341279,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 2.576703,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 40.127636,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 5199,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 18,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 2.5387821452595865,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 2.738803483746723,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.7057010731082992,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 46.480548725525,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.705701,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 46.678509,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 16306,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 165,
    "clock__skew__worst_hold": 7.287969545249306,
    "clock__skew__worst_setup": 2.6642533378023514,
    "timing__hold__ws": 0.03751354888461996,
    "timing__setup__ws": 39.81512121581859,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.705701,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 39.815121,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 1642.435 1653.155",
    "design__core__bbox": "5.52 10.88 1636.68 1640.16",
    "design__io": 266,
    "design__die__area": 2715200,
    "design__core__area": 2657620,
    "design__instance__count__stdcell": 79735,
    "design__instance__area__stdcell": 320187,
    "design__instance__count__macros": 2,
    "design__instance__area__macros": 381425,
    "design__instance__utilization": 0.264001,
    "design__instance__utilization__stdcell": 0.140668,
    "design__instance__count__class:macro": 2,
    "design__instance__count__class:buffer": 30,
    "design__instance__count__class:inverter": 191,
    "design__instance__count__class:sequential_cell": 1932,
    "design__instance__count__class:multi_input_combinational_cell": 10110,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 180365,
    "design__instance__count__class:tap_cell": 31906,
    "design__power_grid_violation__count__net:vssd1": 0,
    "design__power_grid_violation__count__net:vccd1": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 7892.56,
    "design__instance__displacement__mean": 0.096,
    "design__instance__displacement__max": 10.54,
    "route__wirelength__estimated": 1024000,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 5307,
    "design__instance__count__class:clock_buffer": 476,
    "design__instance__count__class:clock_inverter": 213,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 591,
    "antenna__violating__nets": 12,
    "antenna__violating__pins": 12,
    "route__antenna_violation__count": 12,
    "design__instance__count__class:antenna_cell": 29570,
    "antenna_diodes_count": 9307,
    "route__net": 18236,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 15824,
    "route__wirelength__iter:1": 1287048,
    "route__drc_errors__iter:2": 6955,
    "route__wirelength__iter:2": 1280912,
    "route__drc_errors__iter:3": 6503,
    "route__wirelength__iter:3": 1279707,
    "route__drc_errors__iter:4": 491,
    "route__wirelength__iter:4": 1278694,
    "route__drc_errors__iter:5": 9,
    "route__wirelength__iter:5": 1278547,
    "route__drc_errors__iter:6": 0,
    "route__wirelength__iter:6": 1278545,
    "route__drc_errors": 0,
    "route__wirelength": 1278545,
    "route__vias": 185893,
    "route__vias__singlecut": 185893,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 8,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 3481.97,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 339,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 339,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 339,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 7236,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 21,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 3.6584487585985386,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 3.8584558862305585,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.8305187883602883,
    "timing__setup__ws__corner:min_tt_025C_1v80": 44.997535859927154,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 1.252353,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 44.997536,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 339,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 13680,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 124,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 6.976750041827653,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 7.1768353291628175,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.2854649930572201,
    "timing__setup__ws__corner:min_ss_100C_1v60": 40.508792133936424,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 2.556731,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 40.508793,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 339,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 3238,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 17,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 2.4642355520289936,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 2.6642533378023514,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.7231142556082085,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 46.50178684849752,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.723114,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 46.821064,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 339,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 10534,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 35,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 3.859993323118541,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 4.059996898036782,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.6637466319995816,
    "timing__setup__ws__corner:max_tt_025C_1v80": 44.68171381580445,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 1.274375,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 44.681713,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 339,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 16306,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 165,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 7.287969545249306,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 7.487990883736442,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.03751354888461996,
    "timing__setup__ws__corner:max_ss_100C_1v60": 39.81512121581859,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 2.596,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 39.815121,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 339,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 9099,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 18,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 2.6107998724131662,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 2.8108247636140824,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.7061200712896428,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 46.47099547817251,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.70612,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 46.5569,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 339,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 339,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79955,
    "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8,
    "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000450475,
    "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.0004627,
    "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 2.04341e-06,
    "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.0004627,
    "design_powergrid__voltage__worst": 0.0004627,
    "design_powergrid__voltage__worst__net:vccd1": 1.79955,
    "design_powergrid__drop__worst": 0.0004627,
    "design_powergrid__drop__worst__net:vccd1": 0.000450475,
    "design_powergrid__voltage__worst__net:vssd1": 0.0004627,
    "design_powergrid__drop__worst__net:vssd1": 0.0004627,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 2.06e-06,
    "ir__drop__worst": 0.00045,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}