// Seed: 1221994469
module module_0;
  wire id_1;
  supply1 id_3 = 1 & 1;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wor   id_3
);
  tri1 id_5, id_6;
  assign id_1 = 1;
  assign id_5 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_6 = 1'b0;
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input uwire id_5,
    input tri id_6,
    output tri1 id_7,
    output tri0 id_8,
    output supply1 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input wand id_12
);
  wire id_14;
  always @(id_4) id_7 = 1'h0;
  xor primCall (id_10, id_11, id_12, id_14, id_15, id_2, id_3, id_4, id_5, id_6);
  wire id_15;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
