// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Sat Feb 29 17:58:25 2020
// Host        : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.4 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/jonathan/git/CNNAccel/Vivado/CNNAccelTest0/CNNAccelTest0.srcs/sources_1/bd/CNNA_BD/ip/CNNA_BD_axi_dma_0_0_1/CNNA_BD_axi_dma_0_0_sim_netlist.v
// Design      : CNNA_BD_axi_dma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sbva484-1-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "CNNA_BD_axi_dma_0_0,axi_dma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_dma,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module CNNA_BD_axi_dma_0_0
   (s_axi_lite_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s2mm_introut,
    axi_dma_tstvec);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 177776001, PHASE 0.000, CLK_DOMAIN CNNA_BD_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM_CLK, ASSOCIATED_BUSIF M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS, ASSOCIATED_RESET s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n, FREQ_HZ 177776001, PHASE 0.000, CLK_DOMAIN CNNA_BD_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 177776001, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN CNNA_BD_zynq_ultra_ps_e_0_1_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [9:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [9:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 177776001, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN CNNA_BD_zynq_ultra_ps_e_0_1_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [127:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [15:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output s2mm_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177776001, PHASE 0.000, CLK_DOMAIN CNNA_BD_zynq_ultra_ps_e_0_1_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [127:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [15:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire [31:0]axi_dma_tstvec;
  wire axi_resetn;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [7:0]m_axi_s2mm_awlen;
  wire [2:0]m_axi_s2mm_awprot;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [127:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [15:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire s2mm_introut;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [127:0]s_axis_s2mm_tdata;
  wire [15:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_mm2s_rready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_bready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_introut_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_mm2s_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_mm2s_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_wdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_tdata_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;

  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_ENABLE_MULTI_CHANNEL = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_INCLUDE_MM2S = "0" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "1" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "1" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INCREASE_THROUGHPUT = "0" *) 
  (* C_INSTANCE = "axi_dma" *) 
  (* C_MICRO_DMA = "0" *) 
  (* C_MM2S_BURST_SIZE = "16" *) 
  (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "128" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_MM2S_CHANNELS = "1" *) 
  (* C_NUM_S2MM_CHANNELS = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
  (* C_S2MM_BURST_SIZE = "256" *) 
  (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
  (* C_SG_LENGTH_WIDTH = "26" *) 
  (* C_SG_USE_STSAPP_LENGTH = "0" *) 
  (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "128" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  CNNA_BD_axi_dma_0_0_axi_dma U0
       (.axi_dma_tstvec(axi_dma_tstvec),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(1'b0),
        .m_axi_mm2s_araddr(NLW_U0_m_axi_mm2s_araddr_UNCONNECTED[31:0]),
        .m_axi_mm2s_arburst(NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1:0]),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen(NLW_U0_m_axi_mm2s_arlen_UNCONNECTED[7:0]),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(1'b0),
        .m_axi_mm2s_arsize(NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[2:0]),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED),
        .m_axi_mm2s_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_mm2s_rlast(1'b0),
        .m_axi_mm2s_rready(NLW_U0_m_axi_mm2s_rready_UNCONNECTED),
        .m_axi_mm2s_rresp({1'b0,1'b0}),
        .m_axi_mm2s_rvalid(1'b0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awcache(m_axi_s2mm_awcache),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(m_axi_s2mm_awprot),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awuser(NLW_U0_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_aruser(NLW_U0_m_axi_sg_aruser_UNCONNECTED[3:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_awaddr(NLW_U0_m_axi_sg_awaddr_UNCONNECTED[31:0]),
        .m_axi_sg_awburst(NLW_U0_m_axi_sg_awburst_UNCONNECTED[1:0]),
        .m_axi_sg_awcache(NLW_U0_m_axi_sg_awcache_UNCONNECTED[3:0]),
        .m_axi_sg_awlen(NLW_U0_m_axi_sg_awlen_UNCONNECTED[7:0]),
        .m_axi_sg_awprot(NLW_U0_m_axi_sg_awprot_UNCONNECTED[2:0]),
        .m_axi_sg_awready(1'b0),
        .m_axi_sg_awsize(NLW_U0_m_axi_sg_awsize_UNCONNECTED[2:0]),
        .m_axi_sg_awuser(NLW_U0_m_axi_sg_awuser_UNCONNECTED[3:0]),
        .m_axi_sg_awvalid(NLW_U0_m_axi_sg_awvalid_UNCONNECTED),
        .m_axi_sg_bready(NLW_U0_m_axi_sg_bready_UNCONNECTED),
        .m_axi_sg_bresp({1'b0,1'b0}),
        .m_axi_sg_bvalid(1'b0),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axi_sg_wdata(NLW_U0_m_axi_sg_wdata_UNCONNECTED[31:0]),
        .m_axi_sg_wlast(NLW_U0_m_axi_sg_wlast_UNCONNECTED),
        .m_axi_sg_wready(1'b0),
        .m_axi_sg_wstrb(NLW_U0_m_axi_sg_wstrb_UNCONNECTED[3:0]),
        .m_axi_sg_wvalid(NLW_U0_m_axi_sg_wvalid_UNCONNECTED),
        .m_axis_mm2s_cntrl_tdata(NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_cntrl_tkeep(NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_cntrl_tlast(NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED),
        .m_axis_mm2s_cntrl_tready(1'b0),
        .m_axis_mm2s_cntrl_tvalid(NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED),
        .m_axis_mm2s_tdata(NLW_U0_m_axis_mm2s_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[4:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[4:0]),
        .m_axis_mm2s_tkeep(NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_tlast(NLW_U0_m_axis_mm2s_tlast_UNCONNECTED),
        .m_axis_mm2s_tready(1'b0),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[3:0]),
        .m_axis_mm2s_tvalid(NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED),
        .mm2s_cntrl_reset_out_n(NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED),
        .mm2s_introut(NLW_U0_mm2s_introut_UNCONNECTED),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_sts_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_sts_tlast(1'b0),
        .s_axis_s2mm_sts_tready(NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED),
        .s_axis_s2mm_sts_tvalid(1'b0),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tdest({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover
   (sig_rst2all_stop_request,
    s_axis_s2mm_cmd_tready,
    m_axis_s2mm_sts_tvalid_int,
    sts_received_i_reg,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    s2mm_halt_cmplt,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    s_axis_s2mm_tready,
    m_axi_s2mm_bready,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    out,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg,
    p_4_out,
    p_2_out,
    p_7_out,
    m_axi_s2mm_awready,
    smpl_dma_overflow,
    m_axi_s2mm_wready,
    E,
    D,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid);
  output sig_rst2all_stop_request;
  output s_axis_s2mm_cmd_tready;
  output m_axis_s2mm_sts_tvalid_int;
  output sts_received_i_reg;
  output s2mm_slverr_i;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output [25:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output s2mm_halt_cmplt;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output s_axis_s2mm_tready;
  output m_axi_s2mm_bready;
  output m_axi_s2mm_wvalid;
  output [127:0]m_axi_s2mm_wdata;
  output [15:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  input out;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg;
  input p_4_out;
  input p_2_out;
  input p_7_out;
  input m_axi_s2mm_awready;
  input smpl_dma_overflow;
  input m_axi_s2mm_wready;
  input [0:0]E;
  input [59:0]D;
  input [127:0]s_axis_s2mm_tdata;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [15:0]s_axis_s2mm_tkeep;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;

  wire [59:0]D;
  wire [0:0]E;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt ;
  wire \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire \I_WR_STATUS_CNTLR/sig_status_push_ok ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [127:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [15:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire p_2_out;
  wire p_4_out;
  wire p_7_out;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tready;
  wire [127:0]s_axis_s2mm_tdata;
  wire [15:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [25:0]sts_received_i_reg_0;

  CNNA_BD_axi_dma_0_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .E(E),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\I_WR_STATUS_CNTLR/sig_status_push_ok ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (m_axis_s2mm_sts_tvalid_int),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(out),
        .p_2_out(p_2_out),
        .p_4_out(p_4_out),
        .p_7_out(p_7_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_init_done(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_input_reg_empty(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty ),
        .sig_psm_halt(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt ),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .smpl_dma_overflow(smpl_dma_overflow),
        .sts_received_i_reg(sts_received_i_reg),
        .sts_received_i_reg_0(sts_received_i_reg_0),
        .wsc2stat_status_valid(sig_wsc2stat_status_valid));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(\I_WR_STATUS_CNTLR/sig_status_push_ok ));
  LUT6 #(
    .INIT(64'hAEAAAEAAFFFFAEAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt ),
        .I3(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty ),
        .I4(s_axis_s2mm_cmd_tready),
        .I5(p_4_out),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .I1(m_axis_s2mm_sts_tvalid_int),
        .I2(p_2_out),
        .I3(sig_stat2wsc_status_ready),
        .I4(sig_wsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_addr_cntl
   (out,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_data2addr_stop_req,
    m_axi_s2mm_awready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_22_out,
    in);
  output out;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_data2addr_stop_req;
  input m_axi_s2mm_awready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_22_out;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire p_0_in;
  wire [50:4]p_1_out;
  wire p_22_out;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire \sig_next_addr_reg[31]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi;
  CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized5 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sig_addr_reg_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({p_1_out[50],p_1_out[47:46],p_1_out[43:4]}),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_0_in),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(m_axi_s2mm_awready),
        .I1(sig_addr2wsc_calc_error),
        .I2(sig_addr_reg_full),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[40]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[41]),
        .Q(m_axi_s2mm_awlen[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[42]),
        .Q(m_axi_s2mm_awlen[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[43]),
        .Q(m_axi_s2mm_awlen[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_1_out[46]),
        .Q(m_axi_s2mm_awsize),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_cmd_status
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_s2mm_cmd_tready,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sts_received_i_reg,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    Q,
    sig_init_done_reg,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    sig_init_done_reg_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    p_4_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_psm_halt,
    sig_input_reg_empty,
    wsc2stat_status_valid,
    p_2_out,
    p_7_out,
    smpl_dma_overflow,
    E,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    wsc2stat_status);
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_s2mm_cmd_tready;
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sts_received_i_reg;
  output s2mm_slverr_i;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output [25:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output [59:0]Q;
  input sig_init_done_reg;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input sig_init_done_reg_0;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input p_4_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input wsc2stat_status_valid;
  input p_2_out;
  input p_7_out;
  input smpl_dma_overflow;
  input [0:0]E;
  input [59:0]D;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  input [30:0]wsc2stat_status;

  wire [59:0]D;
  wire [0:0]E;
  wire [59:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire m_axi_s2mm_aclk;
  wire p_2_out;
  wire p_4_out;
  wire p_7_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tready;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [25:0]sts_received_i_reg_0;
  wire [30:0]wsc2stat_status;
  wire wsc2stat_status_valid;

  CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_2_out(p_2_out),
        .p_7_out(p_7_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_stream_rst(sig_stream_rst),
        .smpl_dma_overflow(smpl_dma_overflow),
        .sts_received_i_reg(sts_received_i_reg),
        .sts_received_i_reg_0(sts_received_i_reg_0),
        .wsc2stat_status(wsc2stat_status),
        .wsc2stat_status_valid(wsc2stat_status_valid));
  CNNA_BD_axi_dma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.D(D),
        .E(E),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_fifo
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_s2mm_cmd_tready,
    Q,
    sig_init_done_reg_0,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    p_4_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_psm_halt,
    sig_input_reg_empty,
    E,
    D);
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_s2mm_cmd_tready;
  output [59:0]Q;
  input sig_init_done_reg_0;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input p_4_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input [0:0]E;
  input [59:0]D;

  wire [59:0]D;
  wire [0:0]E;
  wire [59:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire m_axi_s2mm_aclk;
  wire p_4_out;
  wire s_axis_s2mm_cmd_tready;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[32]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[33]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[34]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[35]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[36]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[37]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[38]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[39]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[40]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[41]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[42]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[43]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[44]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[45]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[46]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[47]),
        .Q(Q[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[48]),
        .Q(Q[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[49]),
        .Q(Q[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[50]),
        .Q(Q[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[51]),
        .Q(Q[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[52]),
        .Q(Q[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[53]),
        .Q(Q[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[54]),
        .Q(Q[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[55]),
        .Q(Q[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[56]),
        .Q(Q[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[57]),
        .Q(Q[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[58]),
        .Q(Q[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[59]),
        .Q(Q[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .Q(s_axis_s2mm_cmd_tready),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hF0800080F080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(p_4_out),
        .I1(s_axis_s2mm_cmd_tready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_psm_halt),
        .I5(sig_input_reg_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized0
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sts_received_i_reg,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ,
    sig_init_done_reg_0,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_2_out,
    p_7_out,
    smpl_dma_overflow,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ,
    wsc2stat_status);
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sts_received_i_reg;
  output s2mm_slverr_i;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output [25:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  input sig_init_done_reg_0;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_2_out;
  input p_7_out;
  input smpl_dma_overflow;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  input [30:0]wsc2stat_status;

  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_s2mm_aclk;
  wire [34:4]m_axis_s2mm_sts_tdata_int;
  wire p_2_out;
  wire p_7_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_stream_rst;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [25:0]sts_received_i_reg_0;
  wire [30:0]wsc2stat_status;
  wire wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(wsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[34]),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(p_7_out),
        .I3(smpl_dma_overflow),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[8]),
        .O(sts_received_i_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[18]),
        .O(sts_received_i_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[19]),
        .O(sts_received_i_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[20]),
        .O(sts_received_i_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[21]),
        .O(sts_received_i_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[14]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[22]),
        .O(sts_received_i_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[15]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[23]),
        .O(sts_received_i_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[16]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[24]),
        .O(sts_received_i_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[17]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[25]),
        .O(sts_received_i_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[18]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[26]),
        .O(sts_received_i_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[19]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[27]),
        .O(sts_received_i_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[9]),
        .O(sts_received_i_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[20]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[28]),
        .O(sts_received_i_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[21]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[29]),
        .O(sts_received_i_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[22]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[30]),
        .O(sts_received_i_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[23]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[31]),
        .O(sts_received_i_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[24]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[32]),
        .O(sts_received_i_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[25]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[33]),
        .O(sts_received_i_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[10]),
        .O(sts_received_i_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[11]),
        .O(sts_received_i_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[12]),
        .O(sts_received_i_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[13]),
        .O(sts_received_i_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[14]),
        .O(sts_received_i_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[15]),
        .O(sts_received_i_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[16]),
        .O(sts_received_i_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[17]),
        .O(sts_received_i_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[5]),
        .O(s2mm_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_done_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[7]),
        .O(sts_received_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[4]),
        .O(s2mm_interr_i));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[6]),
        .O(s2mm_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[6]),
        .Q(m_axis_s2mm_sts_tdata_int[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[7]),
        .Q(m_axis_s2mm_sts_tdata_int[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[8]),
        .Q(m_axis_s2mm_sts_tdata_int[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[9]),
        .Q(m_axis_s2mm_sts_tdata_int[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[10]),
        .Q(m_axis_s2mm_sts_tdata_int[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[11]),
        .Q(m_axis_s2mm_sts_tdata_int[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[12]),
        .Q(m_axis_s2mm_sts_tdata_int[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[13]),
        .Q(m_axis_s2mm_sts_tdata_int[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[14]),
        .Q(m_axis_s2mm_sts_tdata_int[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[15]),
        .Q(m_axis_s2mm_sts_tdata_int[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[16]),
        .Q(m_axis_s2mm_sts_tdata_int[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[17]),
        .Q(m_axis_s2mm_sts_tdata_int[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[18]),
        .Q(m_axis_s2mm_sts_tdata_int[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[19]),
        .Q(m_axis_s2mm_sts_tdata_int[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[20]),
        .Q(m_axis_s2mm_sts_tdata_int[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[21]),
        .Q(m_axis_s2mm_sts_tdata_int[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[22]),
        .Q(m_axis_s2mm_sts_tdata_int[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[23]),
        .Q(m_axis_s2mm_sts_tdata_int[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[24]),
        .Q(m_axis_s2mm_sts_tdata_int[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[25]),
        .Q(m_axis_s2mm_sts_tdata_int[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[26]),
        .Q(m_axis_s2mm_sts_tdata_int[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[27]),
        .Q(m_axis_s2mm_sts_tdata_int[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[28]),
        .Q(m_axis_s2mm_sts_tdata_int[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[29]),
        .Q(m_axis_s2mm_sts_tdata_int[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[30]),
        .Q(m_axis_s2mm_sts_tdata_int[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[0]),
        .Q(m_axis_s2mm_sts_tdata_int[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[1]),
        .Q(m_axis_s2mm_sts_tdata_int[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[2]),
        .Q(m_axis_s2mm_sts_tdata_int[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[3]),
        .Q(m_axis_s2mm_sts_tdata_int[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[4]),
        .Q(m_axis_s2mm_sts_tdata_int[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .D(wsc2stat_status[5]),
        .Q(m_axis_s2mm_sts_tdata_int[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(wsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(p_2_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized1
   (sig_init_reg_reg_0,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    sig_init_reg_reg_3,
    sig_init_reg_reg_4,
    sig_init_reg_reg_5,
    sig_init_reg_reg_6,
    SR,
    m_axi_s2mm_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_init_reg_reg_7,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_init_done_0,
    wsc2stat_status,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \sig_addr_posted_cntr_reg[3] ,
    Q,
    sig_init_done_1,
    sig_s_ready_dup_reg,
    s2mm_strm_wready,
    sig_s_ready_dup_reg_0,
    sig_psm_pop_input_cmd,
    \sig_realigner_btt2_reg[16] ,
    sig_csm_pop_child_cmd,
    sig_halt_reg,
    m_axi_s2mm_bvalid,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_init_done_2,
    m_axi_s2mm_bresp);
  output sig_init_reg_reg_0;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output sig_init_reg_reg_3;
  output sig_init_reg_reg_4;
  output [0:0]sig_init_reg_reg_5;
  output [0:0]sig_init_reg_reg_6;
  output [0:0]SR;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output sig_init_reg_reg_7;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_init_done_0;
  input [1:0]wsc2stat_status;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input \sig_addr_posted_cntr_reg[3] ;
  input [3:0]Q;
  input sig_init_done_1;
  input sig_s_ready_dup_reg;
  input s2mm_strm_wready;
  input sig_s_ready_dup_reg_0;
  input sig_psm_pop_input_cmd;
  input \sig_realigner_btt2_reg[16] ;
  input sig_csm_pop_child_cmd;
  input sig_halt_reg;
  input m_axi_s2mm_bvalid;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_init_done_2;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire s2mm_strm_wready;
  wire \sig_addr_posted_cntr_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire sig_init_reg_reg_4;
  wire [0:0]sig_init_reg_reg_5;
  wire [0:0]sig_init_reg_reg_6;
  wire sig_init_reg_reg_7;
  wire sig_psm_pop_input_cmd;
  wire sig_push_coelsc_reg;
  wire \sig_realigner_btt2_reg[16] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_dup_reg_0;
  wire sig_stream_rst;
  wire [1:0]wsc2stat_status;

  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1[31]_i_1 
       (.I0(sig_init_reg_reg_0),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_init_reg_reg_5));
  CNNA_BD_axi_dma_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[3] (\sig_addr_posted_cntr_reg[3] ),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_child_error_reg_i_1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_csm_pop_child_cmd),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_3),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_3),
        .O(sig_init_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_2),
        .O(sig_init_reg_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_1),
        .O(sig_init_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_0),
        .O(sig_init_reg_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_realigner_btt2[25]_i_1 
       (.I0(sig_init_reg_reg_0),
        .I1(\sig_realigner_btt2_reg[16] ),
        .O(sig_init_reg_reg_6));
  LUT5 #(
    .INIT(32'hFE040000)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_init_reg_reg_0),
        .I1(sig_s_ready_dup_reg),
        .I2(s2mm_strm_wready),
        .I3(sig_s_ready_dup_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_init_reg_reg_4));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    D,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    p_0_in,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n_reg_0,
    E,
    p_4_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_data2wsc_valid,
    wsc2stat_status,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output [2:0]D;
  output [28:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output p_0_in;
  output sig_push_coelsc_reg;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]E;
  output p_4_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_data2wsc_valid;
  input [2:0]wsc2stat_status;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [28:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [3:0]Q;
  wire [28:0]in;
  wire m_axi_s2mm_aclk;
  wire [28:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire [2:0]wsc2stat_status;

  CNNA_BD_axi_dma_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_push_coelsc_reg),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized3
   (sig_init_reg2,
    FIFO_Full_reg,
    Q,
    sig_inhibit_rdy_n_reg_0,
    D,
    out,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    \sig_next_strt_offset_reg[2] ,
    \sig_next_strt_offset_reg[3] ,
    \sig_next_strt_offset_reg[2]_0 ,
    \sig_next_strt_offset_reg[2]_1 ,
    \sig_next_strt_offset_reg[2]_2 ,
    \sig_next_strt_offset_reg[2]_3 ,
    \sig_next_strt_offset_reg[2]_4 ,
    sig_stream_rst,
    sig_init_reg,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_need_cmd_flush,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ,
    \sig_next_strt_offset_reg[3]_0 ,
    in);
  output sig_init_reg2;
  output FIFO_Full_reg;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output [2:0]D;
  output [31:0]out;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [1:0]\sig_next_strt_offset_reg[2] ;
  output \sig_next_strt_offset_reg[3] ;
  output [0:0]\sig_next_strt_offset_reg[2]_0 ;
  output \sig_next_strt_offset_reg[2]_1 ;
  output \sig_next_strt_offset_reg[2]_2 ;
  output \sig_next_strt_offset_reg[2]_3 ;
  output \sig_next_strt_offset_reg[2]_4 ;
  input sig_stream_rst;
  input sig_init_reg;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_need_cmd_flush;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  input [3:0]\sig_next_strt_offset_reg[3]_0 ;
  input [32:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [32:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]out;
  wire p_9_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_i_1__4_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_need_cmd_flush;
  wire [1:0]\sig_next_strt_offset_reg[2] ;
  wire [0:0]\sig_next_strt_offset_reg[2]_0 ;
  wire \sig_next_strt_offset_reg[2]_1 ;
  wire \sig_next_strt_offset_reg[2]_2 ;
  wire \sig_next_strt_offset_reg[2]_3 ;
  wire \sig_next_strt_offset_reg[2]_4 ;
  wire \sig_next_strt_offset_reg[3] ;
  wire [3:0]\sig_next_strt_offset_reg[3]_0 ;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  CNNA_BD_axi_dma_0_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_9_out(p_9_out),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .\sig_next_strt_offset_reg[2] (\sig_next_strt_offset_reg[2] ),
        .\sig_next_strt_offset_reg[2]_0 (\sig_next_strt_offset_reg[2]_0 ),
        .\sig_next_strt_offset_reg[2]_1 (\sig_next_strt_offset_reg[2]_1 ),
        .\sig_next_strt_offset_reg[2]_2 (\sig_next_strt_offset_reg[2]_2 ),
        .\sig_next_strt_offset_reg[2]_3 (\sig_next_strt_offset_reg[2]_3 ),
        .\sig_next_strt_offset_reg[2]_4 (\sig_next_strt_offset_reg[2]_4 ),
        .\sig_next_strt_offset_reg[3] (\sig_next_strt_offset_reg[3] ),
        .\sig_next_strt_offset_reg[3]_0 (\sig_next_strt_offset_reg[3]_0 ),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__4
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__4_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized4
   (full,
    dout,
    empty,
    SR,
    sig_flush_db2_reg,
    sig_dre_tvalid_i_reg,
    sig_flush_db2_reg_0,
    sig_flush_db2_reg_1,
    sig_flush_db2_reg_2,
    sig_flush_db2_reg_3,
    sig_flush_db2_reg_4,
    sig_flush_db2_reg_5,
    sig_flush_db2_reg_6,
    \sig_strb_reg_out_reg[14] ,
    \gen_fwft.empty_fwft_i_reg ,
    sig_flush_db1_reg,
    sig_flush_db1_reg_0,
    sig_flush_db1_reg_1,
    sig_flush_db1_reg_2,
    sig_flush_db1_reg_3,
    sig_flush_db1_reg_4,
    sig_flush_db1_reg_5,
    sig_flush_db1_reg_6,
    sig_flush_db1_reg_7,
    sig_flush_db1_reg_8,
    sig_flush_db1_reg_9,
    sig_flush_db1_reg_10,
    sig_flush_db1_reg_11,
    sig_flush_db1_reg_12,
    sig_flush_db1_reg_13,
    sig_flush_db1_reg_14,
    sig_flush_db2_reg_7,
    sig_flush_db2_reg_8,
    sig_flush_db2_reg_9,
    sig_flush_db2_reg_10,
    sig_flush_db2_reg_11,
    sig_flush_db2_reg_12,
    sig_flush_db2_reg_13,
    sig_flush_db2_reg_14,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ,
    \sig_strb_reg_out_reg[11] ,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[1] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ,
    sig_inhibit_rdy_n,
    \gen_fwft.empty_fwft_i_reg_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ,
    \gen_fwft.empty_fwft_i_reg_1 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_fwft.empty_fwft_i_reg_2 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_fwft.empty_fwft_i_reg_3 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ,
    \sig_strb_reg_out_reg[15] ,
    sig_flush_db1_reg_15,
    m_axi_s2mm_aclk,
    din,
    sig_rd_fifo,
    sig_flush_db2,
    sig_flush_db1,
    Q,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_eop_sent_reg,
    sig_dre2ibtt_tvalid,
    sig_ibtt2dre_tready,
    sig_dre_halted,
    out,
    sig_eop_halt_xfer,
    sig_scatter2dre_tstrb,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ,
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 ,
    slice_insert_valid);
  output full;
  output [10:0]dout;
  output empty;
  output [0:0]SR;
  output [0:0]sig_flush_db2_reg;
  output sig_dre_tvalid_i_reg;
  output [0:0]sig_flush_db2_reg_0;
  output [0:0]sig_flush_db2_reg_1;
  output [0:0]sig_flush_db2_reg_2;
  output [0:0]sig_flush_db2_reg_3;
  output [0:0]sig_flush_db2_reg_4;
  output [0:0]sig_flush_db2_reg_5;
  output [0:0]sig_flush_db2_reg_6;
  output [0:0]\sig_strb_reg_out_reg[14] ;
  output \gen_fwft.empty_fwft_i_reg ;
  output [0:0]sig_flush_db1_reg;
  output [0:0]sig_flush_db1_reg_0;
  output [0:0]sig_flush_db1_reg_1;
  output [0:0]sig_flush_db1_reg_2;
  output [0:0]sig_flush_db1_reg_3;
  output [0:0]sig_flush_db1_reg_4;
  output [0:0]sig_flush_db1_reg_5;
  output [0:0]sig_flush_db1_reg_6;
  output [0:0]sig_flush_db1_reg_7;
  output [0:0]sig_flush_db1_reg_8;
  output [0:0]sig_flush_db1_reg_9;
  output [0:0]sig_flush_db1_reg_10;
  output [0:0]sig_flush_db1_reg_11;
  output [0:0]sig_flush_db1_reg_12;
  output [0:0]sig_flush_db1_reg_13;
  output [0:0]sig_flush_db1_reg_14;
  output [0:0]sig_flush_db2_reg_7;
  output [0:0]sig_flush_db2_reg_8;
  output [0:0]sig_flush_db2_reg_9;
  output [0:0]sig_flush_db2_reg_10;
  output [0:0]sig_flush_db2_reg_11;
  output [0:0]sig_flush_db2_reg_12;
  output [0:0]sig_flush_db2_reg_13;
  output [0:0]sig_flush_db2_reg_14;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  output [0:0]\sig_strb_reg_out_reg[11] ;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  output sig_inhibit_rdy_n;
  output [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_2 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_3 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  output [0:0]\sig_strb_reg_out_reg[15] ;
  output sig_flush_db1_reg_15;
  input m_axi_s2mm_aclk;
  input [22:0]din;
  input sig_rd_fifo;
  input sig_flush_db2;
  input sig_flush_db1;
  input [15:0]Q;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_eop_sent_reg;
  input sig_dre2ibtt_tvalid;
  input sig_ibtt2dre_tready;
  input sig_dre_halted;
  input out;
  input sig_eop_halt_xfer;
  input [6:0]sig_scatter2dre_tstrb;
  input \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  input [2:0]\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 ;
  input slice_insert_valid;

  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [2:0]\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 ;
  wire \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [22:0]din;
  wire [10:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_2 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_3 ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_tvalid_i_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_flush_db1;
  wire [0:0]sig_flush_db1_reg;
  wire [0:0]sig_flush_db1_reg_0;
  wire [0:0]sig_flush_db1_reg_1;
  wire [0:0]sig_flush_db1_reg_10;
  wire [0:0]sig_flush_db1_reg_11;
  wire [0:0]sig_flush_db1_reg_12;
  wire [0:0]sig_flush_db1_reg_13;
  wire [0:0]sig_flush_db1_reg_14;
  wire sig_flush_db1_reg_15;
  wire [0:0]sig_flush_db1_reg_2;
  wire [0:0]sig_flush_db1_reg_3;
  wire [0:0]sig_flush_db1_reg_4;
  wire [0:0]sig_flush_db1_reg_5;
  wire [0:0]sig_flush_db1_reg_6;
  wire [0:0]sig_flush_db1_reg_7;
  wire [0:0]sig_flush_db1_reg_8;
  wire [0:0]sig_flush_db1_reg_9;
  wire sig_flush_db2;
  wire [0:0]sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire [0:0]sig_flush_db2_reg_10;
  wire [0:0]sig_flush_db2_reg_11;
  wire [0:0]sig_flush_db2_reg_12;
  wire [0:0]sig_flush_db2_reg_13;
  wire [0:0]sig_flush_db2_reg_14;
  wire [0:0]sig_flush_db2_reg_2;
  wire [0:0]sig_flush_db2_reg_3;
  wire [0:0]sig_flush_db2_reg_4;
  wire [0:0]sig_flush_db2_reg_5;
  wire [0:0]sig_flush_db2_reg_6;
  wire [0:0]sig_flush_db2_reg_7;
  wire [0:0]sig_flush_db2_reg_8;
  wire [0:0]sig_flush_db2_reg_9;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__3_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rd_fifo;
  wire [6:0]sig_scatter2dre_tstrb;
  wire [0:0]\sig_strb_reg_out_reg[11] ;
  wire [0:0]\sig_strb_reg_out_reg[14] ;
  wire [0:0]\sig_strb_reg_out_reg[15] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire slice_insert_valid;

  CNNA_BD_axi_dma_0_0_axi_datamover_sfifo_autord \USE_SYNC_FIFO.I_SYNC_FIFO 
       (.\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 (\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 ),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] (\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .Q(Q),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_fwft.empty_fwft_i_reg_0 (\gen_fwft.empty_fwft_i_reg_0 ),
        .\gen_fwft.empty_fwft_i_reg_1 (\gen_fwft.empty_fwft_i_reg_1 ),
        .\gen_fwft.empty_fwft_i_reg_2 (\gen_fwft.empty_fwft_i_reg_2 ),
        .\gen_fwft.empty_fwft_i_reg_3 (\gen_fwft.empty_fwft_i_reg_3 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rst(SR),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(sig_dre_halted),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg(sig_flush_db1_reg),
        .sig_flush_db1_reg_0(sig_flush_db1_reg_0),
        .sig_flush_db1_reg_1(sig_flush_db1_reg_1),
        .sig_flush_db1_reg_10(sig_flush_db1_reg_10),
        .sig_flush_db1_reg_11(sig_flush_db1_reg_11),
        .sig_flush_db1_reg_12(sig_flush_db1_reg_12),
        .sig_flush_db1_reg_13(sig_flush_db1_reg_13),
        .sig_flush_db1_reg_14(sig_flush_db1_reg_14),
        .sig_flush_db1_reg_15(sig_flush_db1_reg_15),
        .sig_flush_db1_reg_2(sig_flush_db1_reg_2),
        .sig_flush_db1_reg_3(sig_flush_db1_reg_3),
        .sig_flush_db1_reg_4(sig_flush_db1_reg_4),
        .sig_flush_db1_reg_5(sig_flush_db1_reg_5),
        .sig_flush_db1_reg_6(sig_flush_db1_reg_6),
        .sig_flush_db1_reg_7(sig_flush_db1_reg_7),
        .sig_flush_db1_reg_8(sig_flush_db1_reg_8),
        .sig_flush_db1_reg_9(sig_flush_db1_reg_9),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(sig_flush_db2_reg),
        .sig_flush_db2_reg_0(sig_flush_db2_reg_0),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_1),
        .sig_flush_db2_reg_10(sig_flush_db2_reg_10),
        .sig_flush_db2_reg_11(sig_flush_db2_reg_11),
        .sig_flush_db2_reg_12(sig_flush_db2_reg_12),
        .sig_flush_db2_reg_13(sig_flush_db2_reg_13),
        .sig_flush_db2_reg_14(sig_flush_db2_reg_14),
        .sig_flush_db2_reg_2(sig_flush_db2_reg_2),
        .sig_flush_db2_reg_3(sig_flush_db2_reg_3),
        .sig_flush_db2_reg_4(sig_flush_db2_reg_4),
        .sig_flush_db2_reg_5(sig_flush_db2_reg_5),
        .sig_flush_db2_reg_6(sig_flush_db2_reg_6),
        .sig_flush_db2_reg_7(sig_flush_db2_reg_7),
        .sig_flush_db2_reg_8(sig_flush_db2_reg_8),
        .sig_flush_db2_reg_9(sig_flush_db2_reg_9),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_fifo(sig_rd_fifo),
        .sig_scatter2dre_tstrb(sig_scatter2dre_tstrb),
        .\sig_strb_reg_out_reg[11] (\sig_strb_reg_out_reg[11] ),
        .\sig_strb_reg_out_reg[14] (\sig_strb_reg_out_reg[14] ),
        .\sig_strb_reg_out_reg[15] (\sig_strb_reg_out_reg[15] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_init_done_i_1__3
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .I4(sig_init_done),
        .O(sig_init_done_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__3_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized5
   (FIFO_Full_reg,
    sig_init_done,
    sig_halt_reg_reg,
    sig_inhibit_rdy_n_reg_0,
    p_0_in,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_data2addr_stop_req,
    FIFO_Full_reg_0,
    p_22_out,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_halt_reg_reg;
  output sig_inhibit_rdy_n_reg_0;
  output p_0_in;
  output [42:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_0;
  input p_22_out;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_stream_rst;

  CNNA_BD_axi_dma_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized6
   (FIFO_Full_reg,
    sig_init_done,
    sig_next_calc_error_reg_reg,
    sig_push_dqual_reg,
    D,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_good_mmap_dbeat12_out,
    \sig_dbeat_cntr_reg[7] ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    sig_last_dbeat3_out,
    sig_ld_new_cmd_reg_reg,
    sig_inhibit_rdy_n_reg_0,
    sig_single_dbeat2_out,
    sig_halt_reg_dly3_reg,
    sig_inhibit_rdy_n_reg_1,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_dbeat_cntr_eq_0,
    sig_first_dbeat_reg_0,
    sig_dbeat_cntr_eq_1,
    sig_ld_new_cmd_reg,
    p_11_out,
    \sig_dbeat_cntr_reg[6] ,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    sig_stat2wsc_status_ready,
    wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    \GEN_INDET_BTT.lsig_eop_reg_i_2 ,
    \GEN_INDET_BTT.lsig_eop_reg_i_2_0 ,
    sig_next_calc_error_reg_i_7,
    sig_last_mmap_dbeat_reg,
    sig_csm_ld_xfer,
    sig_next_calc_error_reg_reg_1);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_next_calc_error_reg_reg;
  output sig_push_dqual_reg;
  output [2:0]D;
  output [6:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_good_mmap_dbeat12_out;
  output [7:0]\sig_dbeat_cntr_reg[7] ;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output sig_last_dbeat3_out;
  output sig_ld_new_cmd_reg_reg;
  output sig_inhibit_rdy_n_reg_0;
  output sig_single_dbeat2_out;
  output sig_halt_reg_dly3_reg;
  output sig_inhibit_rdy_n_reg_1;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_first_dbeat_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_dbeat_cntr_eq_0;
  input sig_first_dbeat_reg_0;
  input sig_dbeat_cntr_eq_1;
  input sig_ld_new_cmd_reg;
  input p_11_out;
  input \sig_dbeat_cntr_reg[6] ;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input sig_stat2wsc_status_ready;
  input wsc2stat_status_valid;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input \GEN_INDET_BTT.lsig_eop_reg_i_2 ;
  input [2:0]\GEN_INDET_BTT.lsig_eop_reg_i_2_0 ;
  input sig_next_calc_error_reg_i_7;
  input sig_last_mmap_dbeat_reg;
  input sig_csm_ld_xfer;
  input [14:0]sig_next_calc_error_reg_reg_1;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INDET_BTT.lsig_eop_reg_i_2 ;
  wire [2:0]\GEN_INDET_BTT.lsig_eop_reg_i_2_0 ;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [6:0]out;
  wire p_11_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_csm_ld_xfer;
  wire sig_dbeat_cntr_eq_0;
  wire sig_dbeat_cntr_eq_1;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_good_mmap_dbeat12_out;
  wire sig_halt_reg_dly3_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat3_out;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_7;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [14:0]sig_next_calc_error_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_single_dbeat2_out;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire wsc2stat_status_valid;

  CNNA_BD_axi_dma_0_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_INDET_BTT.lsig_eop_reg_i_2 (\GEN_INDET_BTT.lsig_eop_reg_i_2 ),
        .\GEN_INDET_BTT.lsig_eop_reg_i_2_0 (\GEN_INDET_BTT.lsig_eop_reg_i_2_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .sig_csm_ld_xfer(sig_csm_ld_xfer),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .sig_dbeat_cntr_eq_1(sig_dbeat_cntr_eq_1),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_good_mmap_dbeat12_out),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_dly3_reg(sig_halt_reg_dly3_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_1),
        .sig_last_dbeat3_out(sig_last_dbeat3_out),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_7(sig_next_calc_error_reg_i_7),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_single_dbeat2_out(sig_single_dbeat2_out),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .wsc2stat_status_valid(wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_ibttcc" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_ibttcc
   (sig_csm_ld_xfer,
    p_32_out,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    p_9_out,
    sig_psm_halt_reg_0,
    sig_input_reg_empty_reg_0,
    mstr2addr_burst,
    mstr2data_cmd_cmplt,
    mstr2data_calc_error,
    mstr2data_sequential,
    mstr2dre_eof,
    mstr2dre_cmd_cmplt,
    mstr2dre_calc_error,
    p_11_out,
    p_22_out,
    sig_child_qual_first_of_2,
    rd_en,
    \sig_child_addr_cntr_lsh_reg[3]_0 ,
    \sig_child_addr_cntr_lsh_reg[0]_0 ,
    sig_first_realigner_cmd_reg_0,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \sig_xfer_addr_reg_reg[31]_0 ,
    \sig_xfer_len_reg_reg[7]_0 ,
    \sig_realign_dest_align_reg_reg[3]_0 ,
    \sig_realign_btt_reg_reg[25]_0 ,
    sig_init_reg,
    m_axi_s2mm_aclk,
    SR,
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ,
    Q,
    sig_xfer_is_seq_reg_reg_0,
    empty,
    \sig_child_addr_cntr_lsh_reg[15]_0 ,
    DI,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n,
    sig_xfer_is_seq_reg_reg_1,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_0,
    dout,
    sig_input_reg_empty_reg_1,
    \FSM_onehot_sig_csm_state_reg[4]_0 ,
    \FSM_onehot_sig_csm_state_reg[1]_0 ,
    sig_realign_calc_err_reg_reg_0,
    sig_inhibit_rdy_n_1,
    \sig_realigner_btt2_reg[16]_0 ,
    D,
    \sig_child_addr_cntr_lsh_reg[7]_0 );
  output sig_csm_ld_xfer;
  output p_32_out;
  output sig_psm_pop_input_cmd;
  output sig_csm_pop_child_cmd;
  output p_9_out;
  output sig_psm_halt_reg_0;
  output sig_input_reg_empty_reg_0;
  output [0:0]mstr2addr_burst;
  output mstr2data_cmd_cmplt;
  output mstr2data_calc_error;
  output mstr2data_sequential;
  output mstr2dre_eof;
  output mstr2dre_cmd_cmplt;
  output mstr2dre_calc_error;
  output p_11_out;
  output p_22_out;
  output sig_child_qual_first_of_2;
  output rd_en;
  output [3:0]\sig_child_addr_cntr_lsh_reg[3]_0 ;
  output \sig_child_addr_cntr_lsh_reg[0]_0 ;
  output sig_first_realigner_cmd_reg_0;
  output [7:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [31:0]\sig_xfer_addr_reg_reg[31]_0 ;
  output [7:0]\sig_xfer_len_reg_reg[7]_0 ;
  output [3:0]\sig_realign_dest_align_reg_reg[3]_0 ;
  output [25:0]\sig_realign_btt_reg_reg[25]_0 ;
  input sig_init_reg;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ;
  input [59:0]Q;
  input sig_xfer_is_seq_reg_reg_0;
  input empty;
  input [0:0]\sig_child_addr_cntr_lsh_reg[15]_0 ;
  input [4:0]DI;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n;
  input sig_xfer_is_seq_reg_reg_1;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_0;
  input [14:0]dout;
  input sig_input_reg_empty_reg_1;
  input \FSM_onehot_sig_csm_state_reg[4]_0 ;
  input \FSM_onehot_sig_csm_state_reg[1]_0 ;
  input sig_realign_calc_err_reg_reg_0;
  input sig_inhibit_rdy_n_1;
  input [0:0]\sig_realigner_btt2_reg[16]_0 ;
  input [7:0]D;
  input [7:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;

  wire [7:0]D;
  wire [4:0]DI;
  wire \FSM_onehot_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state_reg[1]_0 ;
  wire \FSM_onehot_sig_csm_state_reg[4]_0 ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[2] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[4] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[5] ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_10_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_11_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_12_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_13_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_14_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_15_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_16_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_17_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_18_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_19_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_20_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_21_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_22_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_23_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_24_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_25_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_26_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_27_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_28_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_29_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_30_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_31_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_5_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_6_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_8_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_9_n_0 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_7_n_2 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_7_n_3 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_7_n_4 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_7_n_5 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_7_n_6 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_7_n_7 ;
  wire [0:0]\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ;
  wire [59:0]Q;
  wire [0:0]SR;
  wire [15:0]data;
  wire [14:0]dout;
  wire empty;
  wire [7:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire m_axi_s2mm_aclk;
  wire [0:0]mstr2addr_burst;
  wire mstr2data_calc_error;
  wire mstr2data_cmd_cmplt;
  wire mstr2data_sequential;
  wire mstr2dre_calc_error;
  wire mstr2dre_cmd_cmplt;
  wire mstr2dre_eof;
  wire [15:0]p_0_in;
  wire p_11_out;
  wire p_1_in;
  wire p_22_out;
  wire p_32_out;
  wire p_9_out;
  wire rd_en;
  wire \sig_btt_cntr[15]_i_10_n_0 ;
  wire \sig_btt_cntr[15]_i_11_n_0 ;
  wire \sig_btt_cntr[15]_i_12_n_0 ;
  wire \sig_btt_cntr[15]_i_13_n_0 ;
  wire \sig_btt_cntr[15]_i_14_n_0 ;
  wire \sig_btt_cntr[15]_i_15_n_0 ;
  wire \sig_btt_cntr[15]_i_16_n_0 ;
  wire \sig_btt_cntr[15]_i_17_n_0 ;
  wire \sig_btt_cntr[15]_i_2_n_0 ;
  wire \sig_btt_cntr[15]_i_3_n_0 ;
  wire \sig_btt_cntr[15]_i_4_n_0 ;
  wire \sig_btt_cntr[15]_i_5_n_0 ;
  wire \sig_btt_cntr[15]_i_6_n_0 ;
  wire \sig_btt_cntr[15]_i_7_n_0 ;
  wire \sig_btt_cntr[15]_i_8_n_0 ;
  wire \sig_btt_cntr[15]_i_9_n_0 ;
  wire \sig_btt_cntr[23]_i_10_n_0 ;
  wire \sig_btt_cntr[23]_i_11_n_0 ;
  wire \sig_btt_cntr[23]_i_12_n_0 ;
  wire \sig_btt_cntr[23]_i_13_n_0 ;
  wire \sig_btt_cntr[23]_i_14_n_0 ;
  wire \sig_btt_cntr[23]_i_15_n_0 ;
  wire \sig_btt_cntr[23]_i_16_n_0 ;
  wire \sig_btt_cntr[23]_i_17_n_0 ;
  wire \sig_btt_cntr[23]_i_2_n_0 ;
  wire \sig_btt_cntr[23]_i_3_n_0 ;
  wire \sig_btt_cntr[23]_i_4_n_0 ;
  wire \sig_btt_cntr[23]_i_5_n_0 ;
  wire \sig_btt_cntr[23]_i_6_n_0 ;
  wire \sig_btt_cntr[23]_i_7_n_0 ;
  wire \sig_btt_cntr[23]_i_8_n_0 ;
  wire \sig_btt_cntr[23]_i_9_n_0 ;
  wire \sig_btt_cntr[25]_i_1_n_0 ;
  wire \sig_btt_cntr[25]_i_3_n_0 ;
  wire \sig_btt_cntr[25]_i_4_n_0 ;
  wire \sig_btt_cntr[25]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_10_n_0 ;
  wire \sig_btt_cntr[7]_i_11_n_0 ;
  wire \sig_btt_cntr[7]_i_12_n_0 ;
  wire \sig_btt_cntr[7]_i_13_n_0 ;
  wire \sig_btt_cntr[7]_i_14_n_0 ;
  wire \sig_btt_cntr[7]_i_15_n_0 ;
  wire \sig_btt_cntr[7]_i_16_n_0 ;
  wire \sig_btt_cntr[7]_i_17_n_0 ;
  wire \sig_btt_cntr[7]_i_18_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_10 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_11 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_12 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_13 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_14 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_15 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_8 ;
  wire \sig_btt_cntr_reg[15]_i_1_n_9 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_10 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_11 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_12 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_13 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_14 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_15 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_8 ;
  wire \sig_btt_cntr_reg[23]_i_1_n_9 ;
  wire \sig_btt_cntr_reg[25]_i_2_n_14 ;
  wire \sig_btt_cntr_reg[25]_i_2_n_15 ;
  wire \sig_btt_cntr_reg[25]_i_2_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_10 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_11 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_12 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_13 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_14 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_15 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_8 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_9 ;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa2;
  wire [12:0]sig_btt_residue_slice;
  wire [12:0]sig_btt_upper_slice;
  wire [12:12]sig_bytes_to_mbaa;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_i_6_n_0;
  wire sig_calc_error_reg_reg_n_0;
  wire \sig_child_addr_cntr_lsh[15]_i_10_n_0 ;
  wire \sig_child_addr_cntr_lsh[15]_i_11_n_0 ;
  wire \sig_child_addr_cntr_lsh[15]_i_12_n_0 ;
  wire \sig_child_addr_cntr_lsh[15]_i_13_n_0 ;
  wire \sig_child_addr_cntr_lsh[15]_i_14_n_0 ;
  wire \sig_child_addr_cntr_lsh[15]_i_15_n_0 ;
  wire \sig_child_addr_cntr_lsh[15]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[15]_i_8_n_0 ;
  wire \sig_child_addr_cntr_lsh[15]_i_9_n_0 ;
  wire [14:4]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_0 ;
  wire [0:0]\sig_child_addr_cntr_lsh_reg[15]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_10 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_11 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_12 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_13 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_14 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_15 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_7 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_8 ;
  wire \sig_child_addr_cntr_lsh_reg[15]_i_2_n_9 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3]_0 ;
  wire [7:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  wire \sig_child_addr_cntr_msh[10]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[13]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[15]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[15]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[5]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[9]_i_2_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_11_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_12_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_13_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_14_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_15_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_16_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_7_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_4;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_5;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_6;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_7;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_4;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_5;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_6;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_7;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  wire [3:0]sig_dre_dest_align;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_first_realigner_cmd_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty_reg_0;
  wire sig_input_reg_empty_reg_1;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt_ns;
  wire sig_psm_halt_reg_0;
  wire sig_psm_ld_calc1;
  wire sig_psm_ld_calc1_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_ns;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_i_2_n_0;
  wire sig_psm_pop_input_cmd_ns;
  wire [2:0]sig_psm_state;
  wire [2:0]sig_psm_state_ns;
  wire sig_push_input_reg13_out;
  wire [25:0]\sig_realign_btt_reg_reg[25]_0 ;
  wire sig_realign_calc_err_reg_reg_0;
  wire sig_realign_cmd_cmplt_reg0;
  wire [3:0]\sig_realign_dest_align_reg_reg[3]_0 ;
  wire sig_realign_eof_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_tag_reg0;
  wire [15:0]sig_realigner_btt;
  wire [25:0]sig_realigner_btt2;
  wire \sig_realigner_btt2[10]_i_2_n_0 ;
  wire \sig_realigner_btt2[11]_i_2_n_0 ;
  wire \sig_realigner_btt2[25]_i_3_n_0 ;
  wire \sig_realigner_btt2[4]_i_2_n_0 ;
  wire \sig_realigner_btt2[5]_i_2_n_0 ;
  wire \sig_realigner_btt2[6]_i_2_n_0 ;
  wire \sig_realigner_btt2[8]_i_2_n_0 ;
  wire \sig_realigner_btt2[9]_i_2_n_0 ;
  wire [0:0]\sig_realigner_btt2_reg[16]_0 ;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire [31:0]\sig_xfer_addr_reg_reg[31]_0 ;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg_0;
  wire sig_xfer_is_seq_reg_reg_1;
  wire [7:0]\sig_xfer_len_reg_reg[7]_0 ;
  wire [7:7]\NLW_FSM_sequential_sig_psm_state_reg[2]_i_7_CO_UNCONNECTED ;
  wire [7:0]\NLW_FSM_sequential_sig_psm_state_reg[2]_i_7_O_UNCONNECTED ;
  wire [7:1]\NLW_sig_btt_cntr_reg[25]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_sig_btt_cntr_reg[25]_i_2_O_UNCONNECTED ;
  wire [7:7]\NLW_sig_child_addr_cntr_lsh_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:7]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [6:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [7:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAEFFAEFFAEAEAEFF)) 
    \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I2(sig_child_cmd_reg_full),
        .I3(\FSM_onehot_sig_csm_state_reg[1]_0 ),
        .I4(sig_child_qual_first_of_2),
        .I5(dout[14]),
        .O(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8080808080)) 
    \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I2(sig_child_error_reg),
        .I3(p_11_out),
        .I4(p_22_out),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(p_32_out),
        .I1(\FSM_onehot_sig_csm_state_reg[4]_0 ),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I3(empty),
        .I4(sig_child_error_reg),
        .I5(sig_csm_pop_child_cmd_ns),
        .O(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFF44444)) 
    \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(empty),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I2(p_11_out),
        .I3(p_22_out),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hFFF1F0F5)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(sig_psm_state[1]),
        .I1(sig_push_input_reg13_out),
        .I2(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .I3(sig_psm_state[2]),
        .I4(sig_psm_state[0]),
        .O(sig_psm_state_ns[0]));
  LUT6 #(
    .INIT(64'h4404444440004040)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_psm_state[0]),
        .I3(sig_child_cmd_reg_full),
        .I4(sig_calc_error_reg_reg_n_0),
        .I5(sig_realign_reg_empty),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h45504050)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .I4(sig_push_input_reg13_out),
        .O(sig_psm_state_ns[1]));
  LUT6 #(
    .INIT(64'hFFAAFFBFAAAAAAAA)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(sig_calc_error_reg_reg_n_0),
        .I4(sig_skip_align2mbaa_s_h),
        .I5(sig_psm_ld_chcmd_reg_ns),
        .O(sig_psm_state_ns[2]));
  LUT6 #(
    .INIT(64'h9999999699999999)) 
    \FSM_sequential_sig_psm_state[2]_i_10 
       (.I0(sig_btt_residue_slice[9]),
        .I1(sig_input_addr_reg1[9]),
        .I2(sig_input_addr_reg1[7]),
        .I3(sig_input_addr_reg1[6]),
        .I4(sig_input_addr_reg1[8]),
        .I5(\sig_realigner_btt2[6]_i_2_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h1040040100000000)) 
    \FSM_sequential_sig_psm_state[2]_i_11 
       (.I0(sig_btt_residue_slice[12]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_input_addr_reg1[0]),
        .I3(sig_input_addr_reg1[1]),
        .I4(sig_btt_residue_slice[0]),
        .I5(\FSM_sequential_sig_psm_state[2]_i_30_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEEEDDDDBBBB7777E)) 
    \FSM_sequential_sig_psm_state[2]_i_12 
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_input_addr_reg1[5]),
        .I2(sig_input_addr_reg1[3]),
        .I3(\FSM_sequential_sig_psm_state[2]_i_31_n_0 ),
        .I4(sig_input_addr_reg1[4]),
        .I5(sig_btt_residue_slice[5]),
        .O(\FSM_sequential_sig_psm_state[2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEF7979EF)) 
    \FSM_sequential_sig_psm_state[2]_i_13 
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_input_addr_reg1[6]),
        .I2(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I3(sig_input_addr_reg1[7]),
        .I4(sig_btt_residue_slice[7]),
        .O(\FSM_sequential_sig_psm_state[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \FSM_sequential_sig_psm_state[2]_i_14 
       (.I0(sig_input_addr_reg1[11]),
        .I1(sig_input_addr_reg1[10]),
        .I2(sig_input_addr_reg1[9]),
        .I3(\sig_realigner_btt2[11]_i_2_n_0 ),
        .I4(sig_btt_residue_slice[12]),
        .O(\FSM_sequential_sig_psm_state[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0010113133737707)) 
    \FSM_sequential_sig_psm_state[2]_i_15 
       (.I0(sig_btt_residue_slice[10]),
        .I1(sig_btt_residue_slice[11]),
        .I2(\sig_realigner_btt2[11]_i_2_n_0 ),
        .I3(sig_input_addr_reg1[9]),
        .I4(sig_input_addr_reg1[10]),
        .I5(sig_input_addr_reg1[11]),
        .O(\FSM_sequential_sig_psm_state[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h004BFFFF0000004B)) 
    \FSM_sequential_sig_psm_state[2]_i_16 
       (.I0(sig_input_addr_reg1[7]),
        .I1(\sig_realigner_btt2[8]_i_2_n_0 ),
        .I2(sig_input_addr_reg1[8]),
        .I3(sig_btt_residue_slice[8]),
        .I4(sig_btt_residue_slice[9]),
        .I5(\sig_realigner_btt2[9]_i_2_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h13017037)) 
    \FSM_sequential_sig_psm_state[2]_i_17 
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_input_addr_reg1[6]),
        .I3(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I4(sig_input_addr_reg1[7]),
        .O(\FSM_sequential_sig_psm_state[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0303031717171730)) 
    \FSM_sequential_sig_psm_state[2]_i_18 
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg1[5]),
        .I3(sig_input_addr_reg1[3]),
        .I4(\FSM_sequential_sig_psm_state[2]_i_31_n_0 ),
        .I5(sig_input_addr_reg1[4]),
        .O(\FSM_sequential_sig_psm_state[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0303031717171730)) 
    \FSM_sequential_sig_psm_state[2]_i_19 
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_input_addr_reg1[3]),
        .I3(sig_input_addr_reg1[1]),
        .I4(sig_input_addr_reg1[0]),
        .I5(sig_input_addr_reg1[2]),
        .O(\FSM_sequential_sig_psm_state[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(sig_psm_state[2]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[0]),
        .O(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1730)) 
    \FSM_sequential_sig_psm_state[2]_i_20 
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_input_addr_reg1[1]),
        .I3(sig_input_addr_reg1[0]),
        .O(\FSM_sequential_sig_psm_state[2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h55565555)) 
    \FSM_sequential_sig_psm_state[2]_i_21 
       (.I0(sig_btt_residue_slice[12]),
        .I1(sig_input_addr_reg1[11]),
        .I2(sig_input_addr_reg1[10]),
        .I3(sig_input_addr_reg1[9]),
        .I4(\sig_realigner_btt2[11]_i_2_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0660060660096060)) 
    \FSM_sequential_sig_psm_state[2]_i_22 
       (.I0(sig_btt_residue_slice[11]),
        .I1(sig_input_addr_reg1[11]),
        .I2(sig_input_addr_reg1[10]),
        .I3(sig_input_addr_reg1[9]),
        .I4(\sig_realigner_btt2[11]_i_2_n_0 ),
        .I5(sig_btt_residue_slice[10]),
        .O(\FSM_sequential_sig_psm_state[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0990090990099090)) 
    \FSM_sequential_sig_psm_state[2]_i_23 
       (.I0(sig_btt_residue_slice[9]),
        .I1(\sig_realigner_btt2[9]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[8]),
        .I3(sig_input_addr_reg1[7]),
        .I4(\sig_realigner_btt2[8]_i_2_n_0 ),
        .I5(sig_input_addr_reg1[8]),
        .O(\FSM_sequential_sig_psm_state[2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h60060690)) 
    \FSM_sequential_sig_psm_state[2]_i_24 
       (.I0(sig_btt_residue_slice[7]),
        .I1(sig_input_addr_reg1[7]),
        .I2(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I3(sig_input_addr_reg1[6]),
        .I4(sig_btt_residue_slice[6]),
        .O(\FSM_sequential_sig_psm_state[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h1114222844428881)) 
    \FSM_sequential_sig_psm_state[2]_i_25 
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_input_addr_reg1[4]),
        .I2(\FSM_sequential_sig_psm_state[2]_i_31_n_0 ),
        .I3(sig_input_addr_reg1[3]),
        .I4(sig_input_addr_reg1[5]),
        .I5(sig_btt_residue_slice[4]),
        .O(\FSM_sequential_sig_psm_state[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h1114222844428881)) 
    \FSM_sequential_sig_psm_state[2]_i_26 
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_input_addr_reg1[2]),
        .I2(sig_input_addr_reg1[0]),
        .I3(sig_input_addr_reg1[1]),
        .I4(sig_input_addr_reg1[3]),
        .I5(sig_btt_residue_slice[2]),
        .O(\FSM_sequential_sig_psm_state[2]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h4821)) 
    \FSM_sequential_sig_psm_state[2]_i_27 
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_input_addr_reg1[0]),
        .I2(sig_input_addr_reg1[1]),
        .I3(sig_btt_residue_slice[0]),
        .O(\FSM_sequential_sig_psm_state[2]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_sig_psm_state[2]_i_28 
       (.I0(sig_btt_upper_slice[7]),
        .I1(sig_btt_upper_slice[6]),
        .I2(sig_btt_upper_slice[5]),
        .I3(sig_btt_upper_slice[4]),
        .O(\FSM_sequential_sig_psm_state[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \FSM_sequential_sig_psm_state[2]_i_29 
       (.I0(sig_btt_upper_slice[8]),
        .I1(sig_btt_upper_slice[9]),
        .I2(sig_btt_upper_slice[10]),
        .I3(sig_btt_upper_slice[11]),
        .I4(sig_btt_upper_slice[12]),
        .I5(sig_first_realigner_cmd),
        .O(\FSM_sequential_sig_psm_state[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEEEEE)) 
    \FSM_sequential_sig_psm_state[2]_i_3 
       (.I0(sig_bytes_to_mbaa),
        .I1(sig_calc_error_reg_reg_n_0),
        .I2(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ),
        .I3(\FSM_sequential_sig_psm_state[2]_i_6_n_0 ),
        .I4(sig_btt_lt_b2mbaa2),
        .I5(\FSM_sequential_sig_psm_state[2]_i_8_n_0 ),
        .O(sig_skip_align2mbaa));
  LUT6 #(
    .INIT(64'h1114222844428881)) 
    \FSM_sequential_sig_psm_state[2]_i_30 
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_input_addr_reg1[2]),
        .I2(sig_input_addr_reg1[0]),
        .I3(sig_input_addr_reg1[1]),
        .I4(sig_input_addr_reg1[3]),
        .I5(sig_btt_residue_slice[2]),
        .O(\FSM_sequential_sig_psm_state[2]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_sig_psm_state[2]_i_31 
       (.I0(sig_input_addr_reg1[2]),
        .I1(sig_input_addr_reg1[0]),
        .I2(sig_input_addr_reg1[1]),
        .O(\FSM_sequential_sig_psm_state[2]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_sequential_sig_psm_state[2]_i_4 
       (.I0(\sig_realigner_btt2[11]_i_2_n_0 ),
        .I1(sig_input_addr_reg1[9]),
        .I2(sig_input_addr_reg1[10]),
        .I3(sig_input_addr_reg1[11]),
        .O(sig_bytes_to_mbaa));
  LUT6 #(
    .INIT(64'h0660060660096060)) 
    \FSM_sequential_sig_psm_state[2]_i_5 
       (.I0(sig_btt_residue_slice[11]),
        .I1(sig_input_addr_reg1[11]),
        .I2(sig_input_addr_reg1[10]),
        .I3(sig_input_addr_reg1[9]),
        .I4(\sig_realigner_btt2[11]_i_2_n_0 ),
        .I5(sig_btt_residue_slice[10]),
        .O(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000900)) 
    \FSM_sequential_sig_psm_state[2]_i_6 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_9_n_0 ),
        .I1(sig_btt_residue_slice[8]),
        .I2(\FSM_sequential_sig_psm_state[2]_i_10_n_0 ),
        .I3(\FSM_sequential_sig_psm_state[2]_i_11_n_0 ),
        .I4(\FSM_sequential_sig_psm_state[2]_i_12_n_0 ),
        .I5(\FSM_sequential_sig_psm_state[2]_i_13_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \FSM_sequential_sig_psm_state[2]_i_8 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_28_n_0 ),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_btt_upper_slice[0]),
        .I3(sig_btt_upper_slice[3]),
        .I4(sig_btt_upper_slice[2]),
        .I5(\FSM_sequential_sig_psm_state[2]_i_29_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5559)) 
    \FSM_sequential_sig_psm_state[2]_i_9 
       (.I0(sig_input_addr_reg1[8]),
        .I1(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I2(sig_input_addr_reg1[6]),
        .I3(sig_input_addr_reg1[7]),
        .O(\FSM_sequential_sig_psm_state[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[0]),
        .Q(sig_psm_state[0]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[1]),
        .Q(sig_psm_state[1]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[2]),
        .Q(sig_psm_state[2]),
        .R(sig_init_reg));
  CARRY8 \FSM_sequential_sig_psm_state_reg[2]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_FSM_sequential_sig_psm_state_reg[2]_i_7_CO_UNCONNECTED [7],sig_btt_lt_b2mbaa2,\FSM_sequential_sig_psm_state_reg[2]_i_7_n_2 ,\FSM_sequential_sig_psm_state_reg[2]_i_7_n_3 ,\FSM_sequential_sig_psm_state_reg[2]_i_7_n_4 ,\FSM_sequential_sig_psm_state_reg[2]_i_7_n_5 ,\FSM_sequential_sig_psm_state_reg[2]_i_7_n_6 ,\FSM_sequential_sig_psm_state_reg[2]_i_7_n_7 }),
        .DI({1'b0,\FSM_sequential_sig_psm_state[2]_i_14_n_0 ,\FSM_sequential_sig_psm_state[2]_i_15_n_0 ,\FSM_sequential_sig_psm_state[2]_i_16_n_0 ,\FSM_sequential_sig_psm_state[2]_i_17_n_0 ,\FSM_sequential_sig_psm_state[2]_i_18_n_0 ,\FSM_sequential_sig_psm_state[2]_i_19_n_0 ,\FSM_sequential_sig_psm_state[2]_i_20_n_0 }),
        .O(\NLW_FSM_sequential_sig_psm_state_reg[2]_i_7_O_UNCONNECTED [7:0]),
        .S({1'b0,\FSM_sequential_sig_psm_state[2]_i_21_n_0 ,\FSM_sequential_sig_psm_state[2]_i_22_n_0 ,\FSM_sequential_sig_psm_state[2]_i_23_n_0 ,\FSM_sequential_sig_psm_state[2]_i_24_n_0 ,\FSM_sequential_sig_psm_state[2]_i_25_n_0 ,\FSM_sequential_sig_psm_state[2]_i_26_n_0 ,\FSM_sequential_sig_psm_state[2]_i_27_n_0 }));
  LUT4 #(
    .INIT(16'h0400)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1[31]_i_2 
       (.I0(sig_psm_halt_reg_0),
        .I1(sig_input_reg_empty_reg_0),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_1),
        .O(sig_push_input_reg13_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[28]),
        .Q(sig_input_addr_reg1[0]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[38]),
        .Q(sig_input_addr_reg1[10]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[39]),
        .Q(sig_input_addr_reg1[11]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[40]),
        .Q(sig_input_addr_reg1[12]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[41]),
        .Q(sig_input_addr_reg1[13]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[42]),
        .Q(sig_input_addr_reg1[14]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[43]),
        .Q(sig_input_addr_reg1[15]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[44]),
        .Q(sig_input_addr_reg1[16]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[45]),
        .Q(sig_input_addr_reg1[17]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[46]),
        .Q(sig_input_addr_reg1[18]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[47]),
        .Q(sig_input_addr_reg1[19]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[29]),
        .Q(sig_input_addr_reg1[1]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[48]),
        .Q(sig_input_addr_reg1[20]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[49]),
        .Q(sig_input_addr_reg1[21]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[50]),
        .Q(sig_input_addr_reg1[22]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[51]),
        .Q(sig_input_addr_reg1[23]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[52]),
        .Q(sig_input_addr_reg1[24]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[53]),
        .Q(sig_input_addr_reg1[25]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[54]),
        .Q(sig_input_addr_reg1[26]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[55]),
        .Q(sig_input_addr_reg1[27]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[56]),
        .Q(sig_input_addr_reg1[28]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[57]),
        .Q(sig_input_addr_reg1[29]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[30]),
        .Q(sig_input_addr_reg1[2]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[58]),
        .Q(sig_input_addr_reg1[30]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[59]),
        .Q(sig_input_addr_reg1[31]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[31]),
        .Q(sig_input_addr_reg1[3]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[32]),
        .Q(sig_input_addr_reg1[4]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[33]),
        .Q(sig_input_addr_reg1[5]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[34]),
        .Q(sig_input_addr_reg1[6]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[35]),
        .Q(sig_input_addr_reg1[7]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[36]),
        .Q(sig_input_addr_reg1[8]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[37]),
        .Q(sig_input_addr_reg1[9]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_10 
       (.I0(sig_realigner_btt2[15]),
        .I1(sig_btt_upper_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[15]),
        .O(\sig_btt_cntr[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_11 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[14]),
        .O(\sig_btt_cntr[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_12 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[13]),
        .O(\sig_btt_cntr[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_13 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_btt_residue_slice[12]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[12]),
        .O(\sig_btt_cntr[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_14 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_btt_residue_slice[11]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[11]),
        .O(\sig_btt_cntr[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_15 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_btt_residue_slice[10]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[10]),
        .O(\sig_btt_cntr[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_16 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_btt_residue_slice[9]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[9]),
        .O(\sig_btt_cntr[15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_17 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_btt_residue_slice[8]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[8]),
        .O(\sig_btt_cntr[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[15]_i_2 
       (.I0(sig_realigner_btt2[15]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[15]_i_3 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[15]_i_4 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[15]_i_5 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[15]_i_6 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[15]_i_7 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[15]_i_8 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[15]_i_9 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_10 
       (.I0(sig_realigner_btt2[23]),
        .I1(sig_btt_upper_slice[10]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[23]),
        .O(\sig_btt_cntr[23]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_11 
       (.I0(sig_realigner_btt2[22]),
        .I1(sig_btt_upper_slice[9]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[22]),
        .O(\sig_btt_cntr[23]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_12 
       (.I0(sig_realigner_btt2[21]),
        .I1(sig_btt_upper_slice[8]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[21]),
        .O(\sig_btt_cntr[23]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_13 
       (.I0(sig_realigner_btt2[20]),
        .I1(sig_btt_upper_slice[7]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[20]),
        .O(\sig_btt_cntr[23]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_14 
       (.I0(sig_realigner_btt2[19]),
        .I1(sig_btt_upper_slice[6]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[19]),
        .O(\sig_btt_cntr[23]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_15 
       (.I0(sig_realigner_btt2[18]),
        .I1(sig_btt_upper_slice[5]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[18]),
        .O(\sig_btt_cntr[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_16 
       (.I0(sig_realigner_btt2[17]),
        .I1(sig_btt_upper_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[17]),
        .O(\sig_btt_cntr[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[23]_i_17 
       (.I0(sig_realigner_btt2[16]),
        .I1(sig_btt_upper_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[16]),
        .O(\sig_btt_cntr[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[23]_i_2 
       (.I0(sig_realigner_btt2[23]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[23]_i_3 
       (.I0(sig_realigner_btt2[22]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[23]_i_4 
       (.I0(sig_realigner_btt2[21]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[23]_i_5 
       (.I0(sig_realigner_btt2[20]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[23]_i_6 
       (.I0(sig_realigner_btt2[19]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[23]_i_7 
       (.I0(sig_realigner_btt2[18]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[23]_i_8 
       (.I0(sig_realigner_btt2[17]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[23]_i_9 
       (.I0(sig_realigner_btt2[16]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \sig_btt_cntr[25]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[25]_i_3 
       (.I0(sig_realigner_btt2[24]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[25]_i_4 
       (.I0(sig_realigner_btt2[25]),
        .I1(sig_btt_upper_slice[12]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[25]),
        .O(\sig_btt_cntr[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[25]_i_5 
       (.I0(sig_realigner_btt2[24]),
        .I1(sig_btt_upper_slice[11]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[24]),
        .O(\sig_btt_cntr[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_10 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_11 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[7]),
        .O(\sig_btt_cntr[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_12 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_btt_residue_slice[6]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[6]),
        .O(\sig_btt_cntr[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_13 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[5]),
        .O(\sig_btt_cntr[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_14 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[4]),
        .O(\sig_btt_cntr[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_15 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[3]),
        .O(\sig_btt_cntr[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_16 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[2]),
        .O(\sig_btt_cntr[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_17 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[1]),
        .O(\sig_btt_cntr[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_18 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_btt_residue_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(Q[0]),
        .O(\sig_btt_cntr[7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(sig_input_reg_empty_reg_1),
        .I1(sig_calc_error_reg_reg_n_0),
        .I2(sig_input_reg_empty_reg_0),
        .I3(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_input_reg_empty_reg_1),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_15 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_1_n_13 ),
        .Q(sig_btt_residue_slice[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_1_n_12 ),
        .Q(sig_btt_residue_slice[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_1_n_11 ),
        .Q(sig_btt_residue_slice[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_1_n_10 ),
        .Q(sig_btt_upper_slice[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_1_n_9 ),
        .Q(sig_btt_upper_slice[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_1_n_8 ),
        .Q(sig_btt_upper_slice[2]),
        .R(sig_init_reg));
  CARRY8 \sig_btt_cntr_reg[15]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_reg[15]_i_1_n_0 ,\sig_btt_cntr_reg[15]_i_1_n_1 ,\sig_btt_cntr_reg[15]_i_1_n_2 ,\sig_btt_cntr_reg[15]_i_1_n_3 ,\sig_btt_cntr_reg[15]_i_1_n_4 ,\sig_btt_cntr_reg[15]_i_1_n_5 ,\sig_btt_cntr_reg[15]_i_1_n_6 ,\sig_btt_cntr_reg[15]_i_1_n_7 }),
        .DI({\sig_btt_cntr[15]_i_2_n_0 ,\sig_btt_cntr[15]_i_3_n_0 ,\sig_btt_cntr[15]_i_4_n_0 ,\sig_btt_cntr[15]_i_5_n_0 ,\sig_btt_cntr[15]_i_6_n_0 ,\sig_btt_cntr[15]_i_7_n_0 ,\sig_btt_cntr[15]_i_8_n_0 ,\sig_btt_cntr[15]_i_9_n_0 }),
        .O({\sig_btt_cntr_reg[15]_i_1_n_8 ,\sig_btt_cntr_reg[15]_i_1_n_9 ,\sig_btt_cntr_reg[15]_i_1_n_10 ,\sig_btt_cntr_reg[15]_i_1_n_11 ,\sig_btt_cntr_reg[15]_i_1_n_12 ,\sig_btt_cntr_reg[15]_i_1_n_13 ,\sig_btt_cntr_reg[15]_i_1_n_14 ,\sig_btt_cntr_reg[15]_i_1_n_15 }),
        .S({\sig_btt_cntr[15]_i_10_n_0 ,\sig_btt_cntr[15]_i_11_n_0 ,\sig_btt_cntr[15]_i_12_n_0 ,\sig_btt_cntr[15]_i_13_n_0 ,\sig_btt_cntr[15]_i_14_n_0 ,\sig_btt_cntr[15]_i_15_n_0 ,\sig_btt_cntr[15]_i_16_n_0 ,\sig_btt_cntr[15]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[23]_i_1_n_15 ),
        .Q(sig_btt_upper_slice[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[23]_i_1_n_14 ),
        .Q(sig_btt_upper_slice[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[23]_i_1_n_13 ),
        .Q(sig_btt_upper_slice[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[23]_i_1_n_12 ),
        .Q(sig_btt_upper_slice[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_14 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[23]_i_1_n_11 ),
        .Q(sig_btt_upper_slice[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[23]_i_1_n_10 ),
        .Q(sig_btt_upper_slice[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[23]_i_1_n_9 ),
        .Q(sig_btt_upper_slice[9]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[23]_i_1_n_8 ),
        .Q(sig_btt_upper_slice[10]),
        .R(sig_init_reg));
  CARRY8 \sig_btt_cntr_reg[23]_i_1 
       (.CI(\sig_btt_cntr_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_reg[23]_i_1_n_0 ,\sig_btt_cntr_reg[23]_i_1_n_1 ,\sig_btt_cntr_reg[23]_i_1_n_2 ,\sig_btt_cntr_reg[23]_i_1_n_3 ,\sig_btt_cntr_reg[23]_i_1_n_4 ,\sig_btt_cntr_reg[23]_i_1_n_5 ,\sig_btt_cntr_reg[23]_i_1_n_6 ,\sig_btt_cntr_reg[23]_i_1_n_7 }),
        .DI({\sig_btt_cntr[23]_i_2_n_0 ,\sig_btt_cntr[23]_i_3_n_0 ,\sig_btt_cntr[23]_i_4_n_0 ,\sig_btt_cntr[23]_i_5_n_0 ,\sig_btt_cntr[23]_i_6_n_0 ,\sig_btt_cntr[23]_i_7_n_0 ,\sig_btt_cntr[23]_i_8_n_0 ,\sig_btt_cntr[23]_i_9_n_0 }),
        .O({\sig_btt_cntr_reg[23]_i_1_n_8 ,\sig_btt_cntr_reg[23]_i_1_n_9 ,\sig_btt_cntr_reg[23]_i_1_n_10 ,\sig_btt_cntr_reg[23]_i_1_n_11 ,\sig_btt_cntr_reg[23]_i_1_n_12 ,\sig_btt_cntr_reg[23]_i_1_n_13 ,\sig_btt_cntr_reg[23]_i_1_n_14 ,\sig_btt_cntr_reg[23]_i_1_n_15 }),
        .S({\sig_btt_cntr[23]_i_10_n_0 ,\sig_btt_cntr[23]_i_11_n_0 ,\sig_btt_cntr[23]_i_12_n_0 ,\sig_btt_cntr[23]_i_13_n_0 ,\sig_btt_cntr[23]_i_14_n_0 ,\sig_btt_cntr[23]_i_15_n_0 ,\sig_btt_cntr[23]_i_16_n_0 ,\sig_btt_cntr[23]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[25]_i_2_n_15 ),
        .Q(sig_btt_upper_slice[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[25]_i_2_n_14 ),
        .Q(sig_btt_upper_slice[12]),
        .R(sig_init_reg));
  CARRY8 \sig_btt_cntr_reg[25]_i_2 
       (.CI(\sig_btt_cntr_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_btt_cntr_reg[25]_i_2_CO_UNCONNECTED [7:1],\sig_btt_cntr_reg[25]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_btt_cntr[25]_i_3_n_0 }),
        .O({\NLW_sig_btt_cntr_reg[25]_i_2_O_UNCONNECTED [7:2],\sig_btt_cntr_reg[25]_i_2_n_14 ,\sig_btt_cntr_reg[25]_i_2_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_btt_cntr[25]_i_4_n_0 ,\sig_btt_cntr[25]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_13 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_12 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_11 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_10 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_9 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_8 ),
        .Q(sig_btt_residue_slice[7]),
        .R(sig_init_reg));
  CARRY8 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr[7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\sig_btt_cntr_reg[7]_i_1_n_1 ,\sig_btt_cntr_reg[7]_i_1_n_2 ,\sig_btt_cntr_reg[7]_i_1_n_3 ,\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .DI({\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 ,\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 ,\sig_btt_cntr[7]_i_10_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_8 ,\sig_btt_cntr_reg[7]_i_1_n_9 ,\sig_btt_cntr_reg[7]_i_1_n_10 ,\sig_btt_cntr_reg[7]_i_1_n_11 ,\sig_btt_cntr_reg[7]_i_1_n_12 ,\sig_btt_cntr_reg[7]_i_1_n_13 ,\sig_btt_cntr_reg[7]_i_1_n_14 ,\sig_btt_cntr_reg[7]_i_1_n_15 }),
        .S({\sig_btt_cntr[7]_i_11_n_0 ,\sig_btt_cntr[7]_i_12_n_0 ,\sig_btt_cntr[7]_i_13_n_0 ,\sig_btt_cntr[7]_i_14_n_0 ,\sig_btt_cntr[7]_i_15_n_0 ,\sig_btt_cntr[7]_i_16_n_0 ,\sig_btt_cntr[7]_i_17_n_0 ,\sig_btt_cntr[7]_i_18_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_1_n_15 ),
        .Q(sig_btt_residue_slice[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[25]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_1_n_14 ),
        .Q(sig_btt_residue_slice[9]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hFF20FF00)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(sig_psm_halt_reg_0),
        .I2(sig_input_reg_empty_reg_0),
        .I3(sig_calc_error_reg_reg_n_0),
        .I4(sig_input_reg_empty_reg_1),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(sig_calc_error_reg_i_4_n_0),
        .I2(sig_calc_error_reg_i_5_n_0),
        .I3(sig_calc_error_reg_i_6_n_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[25]),
        .I5(Q[24]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_5
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(sig_calc_error_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_6
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(sig_calc_error_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(sig_calc_error_reg_reg_n_0),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    \sig_child_addr_cntr_lsh[15]_i_1 
       (.I0(sig_child_qual_burst_type),
        .I1(sig_csm_ld_xfer),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[15]_i_10 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[15]_i_11 
       (.I0(dout[12]),
        .I1(sig_child_addr_cntr_lsh_reg[12]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[12] ),
        .O(\sig_child_addr_cntr_lsh[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[15]_i_12 
       (.I0(dout[11]),
        .I1(sig_child_addr_cntr_lsh_reg[11]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[11] ),
        .O(\sig_child_addr_cntr_lsh[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[15]_i_13 
       (.I0(dout[10]),
        .I1(sig_child_addr_cntr_lsh_reg[10]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[10] ),
        .O(\sig_child_addr_cntr_lsh[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[15]_i_14 
       (.I0(dout[9]),
        .I1(sig_child_addr_cntr_lsh_reg[9]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[9] ),
        .O(\sig_child_addr_cntr_lsh[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[15]_i_15 
       (.I0(dout[8]),
        .I1(sig_child_addr_cntr_lsh_reg[8]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[8] ),
        .O(\sig_child_addr_cntr_lsh[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[15]_i_8 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in),
        .O(\sig_child_addr_cntr_lsh[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[15]_i_9 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[7]_i_10 
       (.I0(dout[7]),
        .I1(sig_child_addr_cntr_lsh_reg[7]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[7] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [7]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[7]_i_11 
       (.I0(dout[6]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[6] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [6]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[7]_i_12 
       (.I0(dout[5]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[5] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [5]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[7]_i_13 
       (.I0(dout[4]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[4] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [4]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[7]_i_14 
       (.I0(dout[3]),
        .I1(\sig_child_addr_cntr_lsh_reg[3]_0 [3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[7]_i_15 
       (.I0(dout[2]),
        .I1(\sig_child_addr_cntr_lsh_reg[3]_0 [2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[7]_i_16 
       (.I0(dout[1]),
        .I1(\sig_child_addr_cntr_lsh_reg[3]_0 [1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[1] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[7]_i_17 
       (.I0(dout[0]),
        .I1(\sig_child_addr_cntr_lsh_reg[3]_0 [0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[0] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [0]),
        .Q(\sig_child_addr_cntr_lsh_reg[3]_0 [0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[15]_i_2_n_13 ),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[15]_i_2_n_12 ),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[15]_i_2_n_11 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[15]_i_2_n_10 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[15]_i_2_n_9 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[15]_i_2_n_8 ),
        .Q(p_1_in),
        .R(sig_init_reg));
  CARRY8 \sig_child_addr_cntr_lsh_reg[15]_i_2 
       (.CI(\sig_child_addr_cntr_lsh_reg[15]_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[15]_i_2_CO_UNCONNECTED [7],\sig_child_addr_cntr_lsh_reg[15]_i_2_n_1 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_2 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_3 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_4 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_5 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_6 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({\sig_child_addr_cntr_lsh_reg[15]_i_2_n_8 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_9 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_10 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_11 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_12 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_13 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_14 ,\sig_child_addr_cntr_lsh_reg[15]_i_2_n_15 }),
        .S({\sig_child_addr_cntr_lsh[15]_i_8_n_0 ,\sig_child_addr_cntr_lsh[15]_i_9_n_0 ,\sig_child_addr_cntr_lsh[15]_i_10_n_0 ,\sig_child_addr_cntr_lsh[15]_i_11_n_0 ,\sig_child_addr_cntr_lsh[15]_i_12_n_0 ,\sig_child_addr_cntr_lsh[15]_i_13_n_0 ,\sig_child_addr_cntr_lsh[15]_i_14_n_0 ,\sig_child_addr_cntr_lsh[15]_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [1]),
        .Q(\sig_child_addr_cntr_lsh_reg[3]_0 [1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [2]),
        .Q(\sig_child_addr_cntr_lsh_reg[3]_0 [2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [3]),
        .Q(\sig_child_addr_cntr_lsh_reg[3]_0 [3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [4]),
        .Q(sig_child_addr_cntr_lsh_reg[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [5]),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [6]),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [7]),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[15]_i_2_n_15 ),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[15]_i_2_n_14 ),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_msh[10]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[10]),
        .I1(\sig_child_addr_cntr_msh[10]_i_2_n_0 ),
        .I2(sig_csm_pop_child_cmd),
        .I3(data[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sig_child_addr_cntr_msh[10]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[9]),
        .I1(sig_child_addr_cntr_msh_reg[7]),
        .I2(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .I3(sig_child_addr_cntr_msh_reg[6]),
        .I4(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_msh[11]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[11]),
        .I1(\sig_child_addr_cntr_msh[13]_i_2_n_0 ),
        .I2(sig_csm_pop_child_cmd),
        .I3(data[11]),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \sig_child_addr_cntr_msh[12]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[12]),
        .I1(\sig_child_addr_cntr_msh[13]_i_2_n_0 ),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .I3(sig_csm_pop_child_cmd),
        .I4(data[12]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hFFFF6AAA00006AAA)) 
    \sig_child_addr_cntr_msh[13]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[13]),
        .I1(sig_child_addr_cntr_msh_reg[11]),
        .I2(\sig_child_addr_cntr_msh[13]_i_2_n_0 ),
        .I3(sig_child_addr_cntr_msh_reg[12]),
        .I4(sig_csm_pop_child_cmd),
        .I5(data[13]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_child_addr_cntr_msh[13]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[10]),
        .I1(sig_child_addr_cntr_msh_reg[8]),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .I3(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .I4(sig_child_addr_cntr_msh_reg[7]),
        .I5(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_msh[14]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[14]),
        .I1(\sig_child_addr_cntr_msh[15]_i_3_n_0 ),
        .I2(sig_csm_pop_child_cmd),
        .I3(data[14]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \sig_child_addr_cntr_msh[15]_i_1 
       (.I0(sig_child_addr_lsh_rollover_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .I3(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \sig_child_addr_cntr_msh[15]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[15]),
        .I1(\sig_child_addr_cntr_msh[15]_i_3_n_0 ),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .I3(sig_csm_pop_child_cmd),
        .I4(data[15]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_child_addr_cntr_msh[15]_i_3 
       (.I0(sig_child_addr_cntr_msh_reg[13]),
        .I1(sig_child_addr_cntr_msh_reg[11]),
        .I2(\sig_child_addr_cntr_msh[13]_i_2_n_0 ),
        .I3(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_msh[1]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[1]),
        .I1(sig_child_addr_cntr_msh_reg[0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(data[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \sig_child_addr_cntr_msh[2]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[2]),
        .I1(sig_child_addr_cntr_msh_reg[1]),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .I3(sig_csm_pop_child_cmd),
        .I4(data[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFF6AAA00006AAA)) 
    \sig_child_addr_cntr_msh[3]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[3]),
        .I1(sig_child_addr_cntr_msh_reg[0]),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .I3(sig_child_addr_cntr_msh_reg[2]),
        .I4(sig_csm_pop_child_cmd),
        .I5(data[3]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_msh[4]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[4]),
        .I1(\sig_child_addr_cntr_msh[4]_i_2_n_0 ),
        .I2(sig_csm_pop_child_cmd),
        .I3(data[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[3]),
        .I1(sig_child_addr_cntr_msh_reg[0]),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .I3(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_msh[5]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[5]),
        .I1(\sig_child_addr_cntr_msh[5]_i_2_n_0 ),
        .I2(sig_csm_pop_child_cmd),
        .I3(data[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sig_child_addr_cntr_msh[5]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[4]),
        .I1(sig_child_addr_cntr_msh_reg[2]),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .I3(sig_child_addr_cntr_msh_reg[0]),
        .I4(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_msh[6]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[6]),
        .I1(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .I2(sig_csm_pop_child_cmd),
        .I3(data[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \sig_child_addr_cntr_msh[7]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[7]),
        .I1(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .I3(sig_csm_pop_child_cmd),
        .I4(data[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFF6AAA00006AAA)) 
    \sig_child_addr_cntr_msh[8]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[8]),
        .I1(sig_child_addr_cntr_msh_reg[6]),
        .I2(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .I3(sig_child_addr_cntr_msh_reg[7]),
        .I4(sig_csm_pop_child_cmd),
        .I5(data[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[5]),
        .I1(sig_child_addr_cntr_msh_reg[3]),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .I3(sig_child_addr_cntr_msh_reg[1]),
        .I4(sig_child_addr_cntr_msh_reg[2]),
        .I5(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_msh[9]_i_1 
       (.I0(sig_child_addr_cntr_msh_reg[9]),
        .I1(\sig_child_addr_cntr_msh[9]_i_2_n_0 ),
        .I2(sig_csm_pop_child_cmd),
        .I3(data[9]),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_child_addr_cntr_msh[9]_i_2 
       (.I0(sig_child_addr_cntr_msh_reg[8]),
        .I1(sig_child_addr_cntr_msh_reg[6]),
        .I2(\sig_child_addr_cntr_msh[8]_i_2_n_0 ),
        .I3(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[15]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(sig_child_addr_cntr_lsh_reg[6]),
        .I1(dout[6]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_11
       (.I0(sig_child_addr_cntr_lsh_reg[5]),
        .I1(dout[5]),
        .O(sig_child_addr_lsh_rollover_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_12
       (.I0(sig_child_addr_cntr_lsh_reg[4]),
        .I1(dout[4]),
        .O(sig_child_addr_lsh_rollover_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_13
       (.I0(\sig_child_addr_cntr_lsh_reg[3]_0 [3]),
        .I1(dout[3]),
        .O(sig_child_addr_lsh_rollover_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_14
       (.I0(\sig_child_addr_cntr_lsh_reg[3]_0 [2]),
        .I1(dout[2]),
        .O(sig_child_addr_lsh_rollover_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_15
       (.I0(\sig_child_addr_cntr_lsh_reg[3]_0 [1]),
        .I1(dout[1]),
        .O(sig_child_addr_lsh_rollover_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_16
       (.I0(\sig_child_addr_cntr_lsh_reg[3]_0 [0]),
        .I1(dout[0]),
        .O(sig_child_addr_lsh_rollover_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_4
       (.I0(sig_child_addr_cntr_lsh_reg[12]),
        .I1(dout[12]),
        .O(sig_child_addr_lsh_rollover_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_5
       (.I0(sig_child_addr_cntr_lsh_reg[11]),
        .I1(dout[11]),
        .O(sig_child_addr_lsh_rollover_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[10]),
        .I1(dout[10]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_child_addr_cntr_lsh_reg[9]),
        .I1(dout[9]),
        .O(sig_child_addr_lsh_rollover_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_8
       (.I0(sig_child_addr_cntr_lsh_reg[8]),
        .I1(dout[8]),
        .O(sig_child_addr_lsh_rollover_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[7]),
        .I1(dout[7]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_init_reg));
  CARRY8 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[7],sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,sig_child_addr_lsh_rollover_reg_reg_i_2_n_3,sig_child_addr_lsh_rollover_reg_reg_i_2_n_4,sig_child_addr_lsh_rollover_reg_reg_i_2_n_5,sig_child_addr_lsh_rollover_reg_reg_i_2_n_6,sig_child_addr_lsh_rollover_reg_reg_i_2_n_7}),
        .DI({1'b0,1'b0,1'b0,sig_child_addr_cntr_lsh_reg[12:8]}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[6:0]}),
        .S({p_1_in,sig_child_addr_cntr_lsh_reg[14:13],sig_child_addr_lsh_rollover_reg_i_4_n_0,sig_child_addr_lsh_rollover_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_i_6_n_0,sig_child_addr_lsh_rollover_reg_i_7_n_0,sig_child_addr_lsh_rollover_reg_i_8_n_0}));
  CARRY8 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3,sig_child_addr_lsh_rollover_reg_reg_i_3_n_4,sig_child_addr_lsh_rollover_reg_reg_i_3_n_5,sig_child_addr_lsh_rollover_reg_reg_i_3_n_6,sig_child_addr_lsh_rollover_reg_reg_i_3_n_7}),
        .DI({sig_child_addr_cntr_lsh_reg[7:4],\sig_child_addr_cntr_lsh_reg[3]_0 }),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[7:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0,sig_child_addr_lsh_rollover_reg_i_11_n_0,sig_child_addr_lsh_rollover_reg_i_12_n_0,sig_child_addr_lsh_rollover_reg_i_13_n_0,sig_child_addr_lsh_rollover_reg_i_14_n_0,sig_child_addr_lsh_rollover_reg_i_15_n_0,sig_child_addr_lsh_rollover_reg_i_16_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_calc_error_reg_reg_n_0),
        .Q(sig_child_error_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_pop_child_cmd),
        .D(sig_child_burst_type_reg),
        .Q(sig_child_qual_burst_type),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_pop_child_cmd),
        .D(sig_child_error_reg),
        .Q(sig_child_qual_error_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    sig_child_qual_first_of_2_i_1
       (.I0(sig_init_reg),
        .I1(sig_needed_2_realign_cmds),
        .I2(sig_csm_pop_child_cmd),
        .I3(sig_child_qual_first_of_2),
        .I4(p_32_out),
        .I5(dout[13]),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54045454)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(p_22_out),
        .I3(sig_cmd2addr_valid_reg_0),
        .I4(sig_inhibit_rdy_n),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(p_22_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_inhibit_rdy_n_0),
        .I4(p_11_out),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_csm_ld_xfer_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .I2(p_11_out),
        .I3(p_22_out),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'h8)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(p_22_out),
        .I2(p_11_out),
        .O(sig_csm_pop_sf_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(p_32_out),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h5504)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_init_reg),
        .I1(sig_first_realigner_cmd),
        .I2(sig_psm_ld_realigner_reg),
        .I3(sig_push_input_reg13_out),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[28]),
        .Q(sig_input_addr_reg[0]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[38]),
        .Q(sig_input_addr_reg[10]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[39]),
        .Q(sig_input_addr_reg[11]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[40]),
        .Q(sig_input_addr_reg[12]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[41]),
        .Q(sig_input_addr_reg[13]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[42]),
        .Q(sig_input_addr_reg[14]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[43]),
        .Q(sig_input_addr_reg[15]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[44]),
        .Q(sig_input_addr_reg[16]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[45]),
        .Q(sig_input_addr_reg[17]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[46]),
        .Q(sig_input_addr_reg[18]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[47]),
        .Q(sig_input_addr_reg[19]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[29]),
        .Q(sig_input_addr_reg[1]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[48]),
        .Q(sig_input_addr_reg[20]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[49]),
        .Q(sig_input_addr_reg[21]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[50]),
        .Q(sig_input_addr_reg[22]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[51]),
        .Q(sig_input_addr_reg[23]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[52]),
        .Q(sig_input_addr_reg[24]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[53]),
        .Q(sig_input_addr_reg[25]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[54]),
        .Q(sig_input_addr_reg[26]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[55]),
        .Q(sig_input_addr_reg[27]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[56]),
        .Q(sig_input_addr_reg[28]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[57]),
        .Q(sig_input_addr_reg[29]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[30]),
        .Q(sig_input_addr_reg[2]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[58]),
        .Q(sig_input_addr_reg[30]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[59]),
        .Q(sig_input_addr_reg[31]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[31]),
        .Q(sig_input_addr_reg[3]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[32]),
        .Q(sig_input_addr_reg[4]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[33]),
        .Q(sig_input_addr_reg[5]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[34]),
        .Q(sig_input_addr_reg[6]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[35]),
        .Q(sig_input_addr_reg[7]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[36]),
        .Q(sig_input_addr_reg[8]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[37]),
        .Q(sig_input_addr_reg[9]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[26]),
        .Q(sig_input_burst_type_reg),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[27]),
        .Q(sig_input_eof_reg),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(1'b0),
        .Q(sig_input_reg_empty_reg_0),
        .S(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[0]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt_reg_0),
        .S(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_psm_ld_calc1_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_ld_calc1_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_calc1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_calc1_ns),
        .Q(sig_psm_ld_calc1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_ld_chcmd_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_ns),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0480)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F080000)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(sig_skip_align2mbaa),
        .I1(sig_first_realigner_cmd),
        .I2(sig_calc_error_reg_reg_n_0),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_psm_ld_chcmd_reg_ns),
        .I5(sig_psm_pop_input_cmd_i_2_n_0),
        .O(sig_psm_pop_input_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    sig_psm_pop_input_cmd_i_2
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[2]),
        .I2(sig_realign_reg_empty),
        .I3(sig_psm_state[0]),
        .O(sig_psm_pop_input_cmd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[14]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [14]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[15]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [15]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[16]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [16]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[17]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [17]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[18]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [18]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[19]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [19]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [1]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[20]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [20]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[21]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [21]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[22]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [22]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[23]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [23]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[24]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [24]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[25]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [25]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(\sig_realign_btt_reg_reg[25]_0 [9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_calc_error_reg_reg_n_0),
        .Q(mstr2dre_calc_error),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(sig_first_realigner_cmd_reg_0),
        .O(sig_realign_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(mstr2dre_cmd_cmplt),
        .R(sig_realign_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_dest_align_reg[0]_i_1 
       (.I0(sig_psm_ld_calc1),
        .I1(sig_input_addr_reg[0]),
        .O(sig_dre_dest_align[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_dest_align_reg[1]_i_1 
       (.I0(sig_psm_ld_calc1),
        .I1(sig_input_addr_reg[1]),
        .O(sig_dre_dest_align[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_dest_align_reg[2]_i_1 
       (.I0(sig_psm_ld_calc1),
        .I1(sig_input_addr_reg[2]),
        .O(sig_dre_dest_align[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_dest_align_reg[3]_i_1 
       (.I0(sig_psm_ld_calc1),
        .I1(sig_input_addr_reg[3]),
        .O(sig_dre_dest_align[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_dest_align_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_dre_dest_align[0]),
        .Q(\sig_realign_dest_align_reg_reg[3]_0 [0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_dest_align_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_dre_dest_align[1]),
        .Q(\sig_realign_dest_align_reg_reg[3]_0 [1]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_dest_align_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_dre_dest_align[2]),
        .Q(\sig_realign_dest_align_reg_reg[3]_0 [2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_dest_align_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_dre_dest_align[3]),
        .Q(\sig_realign_dest_align_reg_reg[3]_0 [3]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_realign_eof_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realign_eof_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_eof_reg0),
        .Q(mstr2dre_eof),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    sig_realign_reg_full_i_1
       (.I0(p_9_out),
        .I1(sig_realign_calc_err_reg_reg_0),
        .I2(sig_inhibit_rdy_n_1),
        .I3(sig_psm_ld_realigner_reg),
        .I4(sig_init_reg),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(p_9_out),
        .R(sig_realign_tag_reg0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg1[0]),
        .I1(sig_first_realigner_cmd_reg_0),
        .I2(sig_btt_residue_slice[0]),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(\sig_realigner_btt2[10]_i_2_n_0 ),
        .I1(sig_first_realigner_cmd_reg_0),
        .I2(sig_btt_residue_slice[10]),
        .O(sig_realigner_btt[10]));
  LUT6 #(
    .INIT(64'h5555555555565555)) 
    \sig_realigner_btt2[10]_i_2 
       (.I0(sig_input_addr_reg1[10]),
        .I1(sig_input_addr_reg1[7]),
        .I2(sig_input_addr_reg1[6]),
        .I3(sig_input_addr_reg1[8]),
        .I4(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I5(sig_input_addr_reg1[9]),
        .O(\sig_realigner_btt2[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h02FDFFFF02FD0000)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(\sig_realigner_btt2[11]_i_2_n_0 ),
        .I1(sig_input_addr_reg1[9]),
        .I2(sig_input_addr_reg1[10]),
        .I3(sig_input_addr_reg1[11]),
        .I4(sig_first_realigner_cmd_reg_0),
        .I5(sig_btt_residue_slice[11]),
        .O(sig_realigner_btt[11]));
  LUT4 #(
    .INIT(16'h0100)) 
    \sig_realigner_btt2[11]_i_2 
       (.I0(sig_input_addr_reg1[7]),
        .I1(sig_input_addr_reg1[6]),
        .I2(sig_input_addr_reg1[8]),
        .I3(\sig_realigner_btt2[6]_i_2_n_0 ),
        .O(\sig_realigner_btt2[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(sig_btt_residue_slice[12]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_btt_upper_slice[0]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[13]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[14]_i_1 
       (.I0(sig_btt_upper_slice[1]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[14]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[15]_i_1 
       (.I0(sig_btt_upper_slice[2]),
        .I1(sig_first_realigner_cmd_reg_0),
        .O(sig_realigner_btt[15]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_input_addr_reg1[1]),
        .I1(sig_input_addr_reg1[0]),
        .I2(sig_first_realigner_cmd_reg_0),
        .I3(sig_btt_residue_slice[1]),
        .O(sig_realigner_btt[1]));
  LUT6 #(
    .INIT(64'h00000000222A2A2A)) 
    \sig_realigner_btt2[25]_i_2 
       (.I0(sig_first_realigner_cmd),
        .I1(\FSM_sequential_sig_psm_state[2]_i_8_n_0 ),
        .I2(sig_btt_lt_b2mbaa2),
        .I3(\FSM_sequential_sig_psm_state[2]_i_6_n_0 ),
        .I4(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ),
        .I5(\sig_realigner_btt2[25]_i_3_n_0 ),
        .O(sig_first_realigner_cmd_reg_0));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \sig_realigner_btt2[25]_i_3 
       (.I0(sig_calc_error_reg_reg_n_0),
        .I1(sig_input_addr_reg1[11]),
        .I2(sig_input_addr_reg1[10]),
        .I3(sig_input_addr_reg1[9]),
        .I4(\sig_realigner_btt2[11]_i_2_n_0 ),
        .O(\sig_realigner_btt2[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_input_addr_reg1[2]),
        .I1(sig_input_addr_reg1[0]),
        .I2(sig_input_addr_reg1[1]),
        .I3(sig_first_realigner_cmd_reg_0),
        .I4(sig_btt_residue_slice[2]),
        .O(sig_realigner_btt[2]));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_input_addr_reg1[3]),
        .I1(sig_input_addr_reg1[1]),
        .I2(sig_input_addr_reg1[0]),
        .I3(sig_input_addr_reg1[2]),
        .I4(sig_first_realigner_cmd_reg_0),
        .I5(sig_btt_residue_slice[3]),
        .O(sig_realigner_btt[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(\sig_realigner_btt2[4]_i_2_n_0 ),
        .I1(sig_first_realigner_cmd_reg_0),
        .I2(sig_btt_residue_slice[4]),
        .O(sig_realigner_btt[4]));
  LUT5 #(
    .INIT(32'h55555556)) 
    \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg1[4]),
        .I1(sig_input_addr_reg1[2]),
        .I2(sig_input_addr_reg1[0]),
        .I3(sig_input_addr_reg1[1]),
        .I4(sig_input_addr_reg1[3]),
        .O(\sig_realigner_btt2[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I1(sig_first_realigner_cmd_reg_0),
        .I2(sig_btt_residue_slice[5]),
        .O(sig_realigner_btt[5]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg1[5]),
        .I1(sig_input_addr_reg1[3]),
        .I2(sig_input_addr_reg1[1]),
        .I3(sig_input_addr_reg1[0]),
        .I4(sig_input_addr_reg1[2]),
        .I5(sig_input_addr_reg1[4]),
        .O(\sig_realigner_btt2[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I1(sig_input_addr_reg1[6]),
        .I2(sig_first_realigner_cmd_reg_0),
        .I3(sig_btt_residue_slice[6]),
        .O(sig_realigner_btt[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_realigner_btt2[6]_i_2 
       (.I0(sig_input_addr_reg1[2]),
        .I1(sig_input_addr_reg1[0]),
        .I2(sig_input_addr_reg1[1]),
        .I3(sig_input_addr_reg1[4]),
        .I4(sig_input_addr_reg1[3]),
        .I5(sig_input_addr_reg1[5]),
        .O(\sig_realigner_btt2[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(\sig_realigner_btt2[8]_i_2_n_0 ),
        .I1(sig_input_addr_reg1[7]),
        .I2(sig_first_realigner_cmd_reg_0),
        .I3(sig_btt_residue_slice[7]),
        .O(sig_realigner_btt[7]));
  LUT5 #(
    .INIT(32'h59FF5900)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(sig_input_addr_reg1[8]),
        .I1(\sig_realigner_btt2[8]_i_2_n_0 ),
        .I2(sig_input_addr_reg1[7]),
        .I3(sig_first_realigner_cmd_reg_0),
        .I4(sig_btt_residue_slice[8]),
        .O(sig_realigner_btt[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[8]_i_2 
       (.I0(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I1(sig_input_addr_reg1[6]),
        .O(\sig_realigner_btt2[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(\sig_realigner_btt2[9]_i_2_n_0 ),
        .I1(sig_first_realigner_cmd_reg_0),
        .I2(sig_btt_residue_slice[9]),
        .O(sig_realigner_btt[9]));
  LUT5 #(
    .INIT(32'h0002FFFD)) 
    \sig_realigner_btt2[9]_i_2 
       (.I0(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I1(sig_input_addr_reg1[8]),
        .I2(sig_input_addr_reg1[6]),
        .I3(sig_input_addr_reg1[7]),
        .I4(sig_input_addr_reg1[9]),
        .O(\sig_realigner_btt2[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[14]),
        .Q(sig_realigner_btt2[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[15]),
        .Q(sig_realigner_btt2[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_upper_slice[3]),
        .Q(sig_realigner_btt2[16]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_upper_slice[4]),
        .Q(sig_realigner_btt2[17]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_upper_slice[5]),
        .Q(sig_realigner_btt2[18]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_upper_slice[6]),
        .Q(sig_realigner_btt2[19]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_upper_slice[7]),
        .Q(sig_realigner_btt2[20]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_upper_slice[8]),
        .Q(sig_realigner_btt2[21]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_upper_slice[9]),
        .Q(sig_realigner_btt2[22]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_upper_slice[10]),
        .Q(sig_realigner_btt2[23]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_upper_slice[11]),
        .Q(sig_realigner_btt2[24]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_upper_slice[12]),
        .Q(sig_realigner_btt2[25]),
        .R(\sig_realigner_btt2_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h44440050)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_init_reg),
        .I1(sig_skip_align2mbaa),
        .I2(sig_skip_align2mbaa_s_h),
        .I3(sig_psm_ld_chcmd_reg),
        .I4(sig_psm_ld_realigner_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAFAAAEAEAEAE)) 
    \sig_xfer_addr_reg[31]_i_1 
       (.I0(sig_init_reg),
        .I1(p_11_out),
        .I2(sig_xfer_is_seq_reg_reg_1),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_cmd2addr_valid_reg_0),
        .I5(p_22_out),
        .O(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[3]_0 [0]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[3]_0 [1]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[3]_0 [2]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[3]_0 [3]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[4]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(mstr2data_calc_error),
        .R(sig_xfer_cache_reg0));
  LUT4 #(
    .INIT(16'hFBAA)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[14]),
        .I3(dout[13]),
        .O(sig_xfer_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(mstr2data_cmd_cmplt),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_is_seq_reg_reg_0),
        .Q(mstr2data_sequential),
        .R(sig_xfer_cache_reg0));
  LUT6 #(
    .INIT(64'h0001188018800001)) 
    \sig_xfer_len_reg[1]_i_2 
       (.I0(\sig_child_addr_cntr_lsh_reg[3]_0 [0]),
        .I1(dout[0]),
        .I2(dout[1]),
        .I3(\sig_child_addr_cntr_lsh_reg[3]_0 [1]),
        .I4(dout[2]),
        .I5(\sig_child_addr_cntr_lsh_reg[3]_0 [2]),
        .O(\sig_child_addr_cntr_lsh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[0]),
        .Q(\sig_xfer_len_reg_reg[7]_0 [0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[1]),
        .Q(\sig_xfer_len_reg_reg[7]_0 [1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[2]),
        .Q(\sig_xfer_len_reg_reg[7]_0 [2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[3]),
        .Q(\sig_xfer_len_reg_reg[7]_0 [3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[4]),
        .Q(\sig_xfer_len_reg_reg[7]_0 [4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[5]),
        .Q(\sig_xfer_len_reg_reg[7]_0 [5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[6]),
        .Q(\sig_xfer_len_reg_reg[7]_0 [6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[7]),
        .Q(\sig_xfer_len_reg_reg[7]_0 [7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(mstr2addr_burst),
        .R(sig_xfer_cache_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__1 
       (.I0(p_32_out),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_indet_btt" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_indet_btt
   (dout,
    empty,
    sig_clr_dbc_reg,
    Q,
    out,
    sig_m_valid_out_reg,
    sig_ibtt2wdc_tlast,
    sig_ld_byte_cntr,
    S,
    sig_ibtt2dre_tready,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    D,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ,
    DI,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ,
    \sig_data_reg_out_reg[132] ,
    \sig_strb_reg_out_reg[16] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    rd_en,
    sig_good_strm_dbeat1_out,
    din,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wdc2ibtt_tready,
    sig_init_reg,
    CO,
    p_0_out,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \sig_xfer_len_reg_reg[0] ,
    \sig_xfer_len_reg_reg[0]_0 ,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    p_32_out,
    SR,
    \sig_byte_cntr_reg[7]_0 );
  output [14:0]dout;
  output empty;
  output sig_clr_dbc_reg;
  output [3:0]Q;
  output out;
  output sig_m_valid_out_reg;
  output sig_ibtt2wdc_tlast;
  output sig_ld_byte_cntr;
  output [3:0]S;
  output sig_ibtt2dre_tready;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [7:0]D;
  output [7:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ;
  output [4:0]DI;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ;
  output [132:0]\sig_data_reg_out_reg[132] ;
  output [16:0]\sig_strb_reg_out_reg[16] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input rd_en;
  input sig_good_strm_dbeat1_out;
  input [145:0]din;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wdc2ibtt_tready;
  input sig_init_reg;
  input [0:0]CO;
  input [0:0]p_0_out;
  input [7:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input \sig_xfer_len_reg_reg[0] ;
  input [3:0]\sig_xfer_len_reg_reg[0]_0 ;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input p_32_out;
  input [0:0]SR;
  input [7:0]\sig_byte_cntr_reg[7]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [4:0]DI;
  wire [0:0]E;
  wire I_DATA_FIFO_n_147;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [145:0]din;
  wire [14:0]dout;
  wire empty;
  wire [7:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [7:0]p_0_in;
  wire p_0_in5_in;
  wire [0:0]p_0_out;
  wire p_1_in;
  wire p_32_out;
  wire rd_en;
  wire [132:128]s_data;
  wire \sig_burst_dbeat_cntr[7]_i_1_n_0 ;
  wire [7:0]sig_burst_dbeat_cntr_reg;
  wire [12:4]sig_byte_cntr;
  wire \sig_byte_cntr[12]_i_1_n_0 ;
  wire \sig_byte_cntr[12]_i_3_n_0 ;
  wire \sig_byte_cntr[12]_i_4_n_0 ;
  wire \sig_byte_cntr[12]_i_5_n_0 ;
  wire \sig_byte_cntr[12]_i_6_n_0 ;
  wire \sig_byte_cntr[12]_i_7_n_0 ;
  wire \sig_byte_cntr_reg[12]_i_2_n_11 ;
  wire \sig_byte_cntr_reg[12]_i_2_n_12 ;
  wire \sig_byte_cntr_reg[12]_i_2_n_13 ;
  wire \sig_byte_cntr_reg[12]_i_2_n_14 ;
  wire \sig_byte_cntr_reg[12]_i_2_n_15 ;
  wire \sig_byte_cntr_reg[12]_i_2_n_4 ;
  wire \sig_byte_cntr_reg[12]_i_2_n_5 ;
  wire \sig_byte_cntr_reg[12]_i_2_n_6 ;
  wire \sig_byte_cntr_reg[12]_i_2_n_7 ;
  wire [7:0]\sig_byte_cntr_reg[7]_0 ;
  wire [7:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbc_reg_i_2_n_0;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire [145:0]sig_data_fifo_data_out;
  wire [132:0]\sig_data_reg_out_reg[132] ;
  wire [132:128]sig_data_skid_mux_out;
  wire [132:128]sig_data_skid_reg;
  wire sig_dre2ibtt_eop_reg;
  wire sig_dre2ibtt_tlast_reg;
  wire sig_good_strm_dbeat1_out;
  wire sig_ibtt2dre_tready;
  wire sig_ibtt2wdc_tlast;
  wire sig_init_reg;
  wire sig_ld_byte_cntr;
  wire sig_m_valid_out_reg;
  wire sig_pop_data_fifo;
  wire [16:0]\sig_strb_reg_out_reg[16] ;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire \sig_xfer_len_reg_reg[0] ;
  wire [3:0]\sig_xfer_len_reg_reg[0]_0 ;
  wire [7:4]\NLW_sig_byte_cntr_reg[12]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_sig_byte_cntr_reg[12]_i_2_O_UNCONNECTED ;

  CNNA_BD_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(sig_data_skid_mux_out),
        .E(E),
        .Q(sig_data_skid_reg),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_147),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .rd_en(sig_pop_data_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[132]_0 (\sig_data_reg_out_reg[132] ),
        .\sig_data_skid_reg_reg[132]_0 (s_data),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_init_reg(sig_init_reg),
        .sig_m_valid_dup_reg_0(out),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .\sig_strb_reg_out_reg[16]_0 (\sig_strb_reg_out_reg[16] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
  CNNA_BD_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 I_DATA_FIFO
       (.D(sig_data_skid_mux_out),
        .Q(sig_data_skid_reg),
        .din(din),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_147),
        .full(p_1_in),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7 (s_data),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .rd_en(sig_pop_data_fifo),
        .sig_good_strm_dbeat1_out(sig_good_strm_dbeat1_out),
        .sig_stream_rst(sig_stream_rst));
  CNNA_BD_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 I_XD_FIFO
       (.D(D),
        .DI(DI),
        .din({sig_dre2ibtt_eop_reg,sig_dre2ibtt_tlast_reg,sig_byte_cntr,Q}),
        .dout(dout),
        .empty(empty),
        .full(p_1_in),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_32_out(p_32_out),
        .rd_en(rd_en),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_stream_rst(sig_stream_rst),
        .\sig_xfer_len_reg_reg[0] (\sig_xfer_len_reg_reg[0] ),
        .\sig_xfer_len_reg_reg[0]_0 (\sig_xfer_len_reg_reg[0]_0 ),
        .wr_en(sig_clr_dbc_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[0]),
        .I1(sig_burst_dbeat_cntr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[2]),
        .I1(sig_burst_dbeat_cntr_reg[1]),
        .I2(sig_burst_dbeat_cntr_reg[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sig_burst_dbeat_cntr[3]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[3]),
        .I1(sig_burst_dbeat_cntr_reg[0]),
        .I2(sig_burst_dbeat_cntr_reg[1]),
        .I3(sig_burst_dbeat_cntr_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sig_burst_dbeat_cntr[4]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[4]),
        .I1(sig_burst_dbeat_cntr_reg[2]),
        .I2(sig_burst_dbeat_cntr_reg[1]),
        .I3(sig_burst_dbeat_cntr_reg[0]),
        .I4(sig_burst_dbeat_cntr_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sig_burst_dbeat_cntr[5]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[5]),
        .I1(sig_burst_dbeat_cntr_reg[3]),
        .I2(sig_burst_dbeat_cntr_reg[0]),
        .I3(sig_burst_dbeat_cntr_reg[1]),
        .I4(sig_burst_dbeat_cntr_reg[2]),
        .I5(sig_burst_dbeat_cntr_reg[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_burst_dbeat_cntr[6]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[6]),
        .I1(sig_clr_dbc_reg_i_2_n_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hFF800000FFFFFFFF)) 
    \sig_burst_dbeat_cntr[7]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[6]),
        .I1(sig_clr_dbc_reg_i_2_n_0),
        .I2(sig_burst_dbeat_cntr_reg[7]),
        .I3(din[144]),
        .I4(sig_good_strm_dbeat1_out),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_burst_dbeat_cntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sig_burst_dbeat_cntr[7]_i_2 
       (.I0(sig_burst_dbeat_cntr_reg[7]),
        .I1(sig_clr_dbc_reg_i_2_n_0),
        .I2(sig_burst_dbeat_cntr_reg[6]),
        .O(p_0_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[0]),
        .Q(sig_burst_dbeat_cntr_reg[0]),
        .R(\sig_burst_dbeat_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[1]),
        .Q(sig_burst_dbeat_cntr_reg[1]),
        .R(\sig_burst_dbeat_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[2]),
        .Q(sig_burst_dbeat_cntr_reg[2]),
        .R(\sig_burst_dbeat_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[3]),
        .Q(sig_burst_dbeat_cntr_reg[3]),
        .R(\sig_burst_dbeat_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[4]),
        .Q(sig_burst_dbeat_cntr_reg[4]),
        .R(\sig_burst_dbeat_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[5]),
        .Q(sig_burst_dbeat_cntr_reg[5]),
        .R(\sig_burst_dbeat_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[6]),
        .Q(sig_burst_dbeat_cntr_reg[6]),
        .R(\sig_burst_dbeat_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[7]),
        .Q(sig_burst_dbeat_cntr_reg[7]),
        .R(\sig_burst_dbeat_cntr[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_byte_cntr[12]_i_1 
       (.I0(sig_clr_dbc_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_byte_cntr[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[12]_i_3 
       (.I0(sig_byte_cntr[12]),
        .I1(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[12]_i_4 
       (.I0(sig_byte_cntr[11]),
        .I1(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[12]_i_5 
       (.I0(sig_byte_cntr[10]),
        .I1(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[12]_i_6 
       (.I0(sig_byte_cntr[9]),
        .I1(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[12]_i_7 
       (.I0(sig_byte_cntr[8]),
        .I1(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[12]_i_8 
       (.I0(sig_clr_dbc_reg),
        .I1(sig_good_strm_dbeat1_out),
        .O(sig_ld_byte_cntr));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[7]_i_10 
       (.I0(sig_byte_cntr[5]),
        .I1(sig_ld_byte_cntr),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hD2)) 
    \sig_byte_cntr[7]_i_11 
       (.I0(sig_byte_cntr[4]),
        .I1(sig_ld_byte_cntr),
        .I2(p_0_out),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[7]_i_8 
       (.I0(sig_byte_cntr[7]),
        .I1(sig_ld_byte_cntr),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[7]_i_9 
       (.I0(sig_byte_cntr[6]),
        .I1(sig_ld_byte_cntr),
        .O(S[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[12]_i_2_n_13 ),
        .Q(sig_byte_cntr[10]),
        .R(\sig_byte_cntr[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[12]_i_2_n_12 ),
        .Q(sig_byte_cntr[11]),
        .R(\sig_byte_cntr[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[12]_i_2_n_11 ),
        .Q(sig_byte_cntr[12]),
        .R(\sig_byte_cntr[12]_i_1_n_0 ));
  CARRY8 \sig_byte_cntr_reg[12]_i_2 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_byte_cntr_reg[12]_i_2_CO_UNCONNECTED [7:4],\sig_byte_cntr_reg[12]_i_2_n_4 ,\sig_byte_cntr_reg[12]_i_2_n_5 ,\sig_byte_cntr_reg[12]_i_2_n_6 ,\sig_byte_cntr_reg[12]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_byte_cntr_reg[12]_i_2_O_UNCONNECTED [7:5],\sig_byte_cntr_reg[12]_i_2_n_11 ,\sig_byte_cntr_reg[12]_i_2_n_12 ,\sig_byte_cntr_reg[12]_i_2_n_13 ,\sig_byte_cntr_reg[12]_i_2_n_14 ,\sig_byte_cntr_reg[12]_i_2_n_15 }),
        .S({1'b0,1'b0,1'b0,\sig_byte_cntr[12]_i_3_n_0 ,\sig_byte_cntr[12]_i_4_n_0 ,\sig_byte_cntr[12]_i_5_n_0 ,\sig_byte_cntr[12]_i_6_n_0 ,\sig_byte_cntr[12]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_0 [4]),
        .Q(sig_byte_cntr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_0 [5]),
        .Q(sig_byte_cntr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_0 [6]),
        .Q(sig_byte_cntr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[7]_0 [7]),
        .Q(sig_byte_cntr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[12]_i_2_n_15 ),
        .Q(sig_byte_cntr[8]),
        .R(\sig_byte_cntr[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[12]_i_2_n_14 ),
        .Q(sig_byte_cntr[9]),
        .R(\sig_byte_cntr[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA8888888)) 
    sig_clr_dbc_reg_i_1
       (.I0(sig_good_strm_dbeat1_out),
        .I1(din[144]),
        .I2(sig_burst_dbeat_cntr_reg[7]),
        .I3(sig_clr_dbc_reg_i_2_n_0),
        .I4(sig_burst_dbeat_cntr_reg[6]),
        .O(sig_clr_dbeat_cntr0_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sig_clr_dbc_reg_i_2
       (.I0(sig_burst_dbeat_cntr_reg[5]),
        .I1(sig_burst_dbeat_cntr_reg[3]),
        .I2(sig_burst_dbeat_cntr_reg[0]),
        .I3(sig_burst_dbeat_cntr_reg[1]),
        .I4(sig_burst_dbeat_cntr_reg[2]),
        .I5(sig_burst_dbeat_cntr_reg[4]),
        .O(sig_clr_dbc_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(din[145]),
        .Q(sig_dre2ibtt_eop_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(din[144]),
        .Q(sig_dre2ibtt_tlast_reg),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_mssai_skid_buf
   (s2mm_strm_wready,
    out,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    \sig_mssa_index_reg_out_reg[3]_0 ,
    E,
    ld_btt_cntr_reg10,
    sig_btt_eq_0_reg,
    sig_eop_sent,
    sig_cmd_full0,
    sig_eop_halt_xfer_reg,
    sig_eop_halt_xfer_reg_0,
    sig_eop_halt_xfer_reg_1,
    sig_eop_halt_xfer_reg_2,
    sig_eop_halt_xfer_reg_3,
    sig_eop_halt_xfer_reg_4,
    sig_eop_halt_xfer_reg_5,
    sig_eop_halt_xfer_reg_6,
    sig_eop_halt_xfer_reg_7,
    sig_eop_halt_xfer_reg_8,
    sig_eop_halt_xfer_reg_9,
    sig_eop_halt_xfer_reg_10,
    sig_eop_halt_xfer_reg_11,
    sig_eop_halt_xfer_reg_12,
    sig_eop_halt_xfer_reg_13,
    sig_eop_halt_xfer_reg_14,
    sig_eop_halt_xfer_reg_15,
    sig_eop_halt_xfer_reg_16,
    sig_eop_halt_xfer_reg_17,
    sig_eop_halt_xfer_reg_18,
    sig_eop_halt_xfer_reg_19,
    sig_eop_halt_xfer_reg_20,
    sig_eop_halt_xfer_reg_21,
    sig_eop_halt_xfer_reg_22,
    sig_eop_halt_xfer_reg_23,
    sig_eop_halt_xfer_reg_24,
    sig_eop_halt_xfer_reg_25,
    sig_eop_halt_xfer_reg_26,
    sig_eop_halt_xfer_reg_27,
    sig_scatter2dre_tstrb,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    \sig_mssa_index_reg_out_reg[2]_0 ,
    \sig_data_reg_out_reg[127]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    skid2dre_wlast,
    sig_rd_fifo,
    lsig_absorb2tlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_reg_out_reg_0,
    sig_m_valid_out_reg_0,
    sig_init_reg,
    dout,
    sig_valid_fifo_ld12_out,
    CO,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    sig_btt_eq_0_reg_3,
    sig_btt_eq_0,
    sig_eop_sent_reg_reg,
    sig_flush_db1,
    sig_flush_db2,
    sig_cmd_empty_reg,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ,
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ,
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ,
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ,
    \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] ,
    \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] ,
    \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] ,
    \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] ,
    \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] ,
    \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] ,
    \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] ,
    p_0_in50_in,
    D,
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] ,
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] ,
    \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] ,
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] ,
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] ,
    \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] ,
    \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] ,
    \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] ,
    \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] ,
    \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] ,
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ,
    sig_eop_halt_xfer,
    empty,
    sig_dre_tvalid_i_reg,
    sig_eop_sent_reg_reg_0,
    \sig_data_skid_reg_reg[127]_0 ,
    \sig_strb_skid_reg_reg[15]_0 );
  output s2mm_strm_wready;
  output out;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output \sig_mssa_index_reg_out_reg[3]_0 ;
  output [0:0]E;
  output ld_btt_cntr_reg10;
  output sig_btt_eq_0_reg;
  output sig_eop_sent;
  output sig_cmd_full0;
  output [0:0]sig_eop_halt_xfer_reg;
  output sig_eop_halt_xfer_reg_0;
  output [0:0]sig_eop_halt_xfer_reg_1;
  output [0:0]sig_eop_halt_xfer_reg_2;
  output [0:0]sig_eop_halt_xfer_reg_3;
  output [0:0]sig_eop_halt_xfer_reg_4;
  output [0:0]sig_eop_halt_xfer_reg_5;
  output [0:0]sig_eop_halt_xfer_reg_6;
  output [0:0]sig_eop_halt_xfer_reg_7;
  output [0:0]sig_eop_halt_xfer_reg_8;
  output [0:0]sig_eop_halt_xfer_reg_9;
  output [0:0]sig_eop_halt_xfer_reg_10;
  output [0:0]sig_eop_halt_xfer_reg_11;
  output [0:0]sig_eop_halt_xfer_reg_12;
  output [0:0]sig_eop_halt_xfer_reg_13;
  output [0:0]sig_eop_halt_xfer_reg_14;
  output [0:0]sig_eop_halt_xfer_reg_15;
  output [0:0]sig_eop_halt_xfer_reg_16;
  output [0:0]sig_eop_halt_xfer_reg_17;
  output [0:0]sig_eop_halt_xfer_reg_18;
  output [0:0]sig_eop_halt_xfer_reg_19;
  output [0:0]sig_eop_halt_xfer_reg_20;
  output [0:0]sig_eop_halt_xfer_reg_21;
  output [0:0]sig_eop_halt_xfer_reg_22;
  output [0:0]sig_eop_halt_xfer_reg_23;
  output [0:0]sig_eop_halt_xfer_reg_24;
  output [0:0]sig_eop_halt_xfer_reg_25;
  output [0:0]sig_eop_halt_xfer_reg_26;
  output sig_eop_halt_xfer_reg_27;
  output [6:0]sig_scatter2dre_tstrb;
  output [15:0]Q;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [2:0]\sig_mssa_index_reg_out_reg[2]_0 ;
  output [127:0]\sig_data_reg_out_reg[127]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input skid2dre_wlast;
  input sig_rd_fifo;
  input lsig_absorb2tlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_reg_out_reg_0;
  input sig_m_valid_out_reg_0;
  input sig_init_reg;
  input [10:0]dout;
  input sig_valid_fifo_ld12_out;
  input [0:0]CO;
  input sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input sig_btt_eq_0_reg_3;
  input sig_btt_eq_0;
  input sig_eop_sent_reg_reg;
  input sig_flush_db1;
  input sig_flush_db2;
  input sig_cmd_empty_reg;
  input [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  input \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  input [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ;
  input [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ;
  input [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ;
  input [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ;
  input [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] ;
  input [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] ;
  input [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] ;
  input [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] ;
  input [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] ;
  input [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] ;
  input [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] ;
  input p_0_in50_in;
  input [0:0]D;
  input [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] ;
  input [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] ;
  input [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] ;
  input [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] ;
  input [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] ;
  input [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] ;
  input [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] ;
  input [0:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] ;
  input [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] ;
  input [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] ;
  input [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ;
  input sig_eop_halt_xfer;
  input empty;
  input sig_dre_tvalid_i_reg;
  input sig_eop_sent_reg_reg_0;
  input [127:0]\sig_data_skid_reg_reg[127]_0 ;
  input [15:0]\sig_strb_skid_reg_reg[15]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ;
  wire [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] ;
  wire [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] ;
  wire [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] ;
  wire [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] ;
  wire [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] ;
  wire [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] ;
  wire [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] ;
  wire [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] ;
  wire [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] ;
  wire [0:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_5_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] ;
  wire [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] ;
  wire [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] ;
  wire [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] ;
  wire [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] ;
  wire [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  wire [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ;
  wire [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ;
  wire [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ;
  wire [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ;
  wire [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] ;
  wire [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] ;
  wire [14:1]\I_MSSAI_DETECTION/lsig_strb_last_assert_vect ;
  wire [15:0]Q;
  wire [10:0]dout;
  wire empty;
  wire ld_btt_cntr_reg10;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire p_0_in50_in;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire sig_btt_eq_0_reg_3;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_data_reg_out_en;
  wire [127:0]\sig_data_reg_out_reg[127]_0 ;
  wire [127:0]sig_data_skid_mux_out;
  wire [127:0]sig_data_skid_reg;
  wire [127:0]\sig_data_skid_reg_reg[127]_0 ;
  wire sig_dre_tvalid_i_reg;
  wire sig_eop_halt_xfer;
  wire [0:0]sig_eop_halt_xfer_reg;
  wire sig_eop_halt_xfer_reg_0;
  wire [0:0]sig_eop_halt_xfer_reg_1;
  wire [0:0]sig_eop_halt_xfer_reg_10;
  wire [0:0]sig_eop_halt_xfer_reg_11;
  wire [0:0]sig_eop_halt_xfer_reg_12;
  wire [0:0]sig_eop_halt_xfer_reg_13;
  wire [0:0]sig_eop_halt_xfer_reg_14;
  wire [0:0]sig_eop_halt_xfer_reg_15;
  wire [0:0]sig_eop_halt_xfer_reg_16;
  wire [0:0]sig_eop_halt_xfer_reg_17;
  wire [0:0]sig_eop_halt_xfer_reg_18;
  wire [0:0]sig_eop_halt_xfer_reg_19;
  wire [0:0]sig_eop_halt_xfer_reg_2;
  wire [0:0]sig_eop_halt_xfer_reg_20;
  wire [0:0]sig_eop_halt_xfer_reg_21;
  wire [0:0]sig_eop_halt_xfer_reg_22;
  wire [0:0]sig_eop_halt_xfer_reg_23;
  wire [0:0]sig_eop_halt_xfer_reg_24;
  wire [0:0]sig_eop_halt_xfer_reg_25;
  wire [0:0]sig_eop_halt_xfer_reg_26;
  wire sig_eop_halt_xfer_reg_27;
  wire [0:0]sig_eop_halt_xfer_reg_3;
  wire [0:0]sig_eop_halt_xfer_reg_4;
  wire [0:0]sig_eop_halt_xfer_reg_5;
  wire [0:0]sig_eop_halt_xfer_reg_6;
  wire [0:0]sig_eop_halt_xfer_reg_7;
  wire [0:0]sig_eop_halt_xfer_reg_8;
  wire [0:0]sig_eop_halt_xfer_reg_9;
  wire sig_eop_sent;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_init_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire [3:3]sig_mssa_index;
  wire [3:0]sig_mssa_index_out;
  wire \sig_mssa_index_reg_out[0]_i_4_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_5_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_3_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_4_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_6_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_7_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_4_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_5_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_6_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_10_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_11_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_4_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_5_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_6_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_7_n_0 ;
  wire [2:0]\sig_mssa_index_reg_out_reg[2]_0 ;
  wire \sig_mssa_index_reg_out_reg[3]_0 ;
  wire sig_rd_fifo;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__1_n_0;
  wire sig_s_ready_dup_i_2__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [6:0]sig_scatter2dre_tstrb;
  wire [15:0]sig_strb_skid_mux_out;
  wire [15:0]sig_strb_skid_reg;
  wire [15:0]\sig_strb_skid_reg_reg[15]_0 ;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire sig_valid_fifo_ld12_out;
  wire skid2dre_wlast;

  assign out = sig_m_valid_out;
  assign s2mm_strm_wready = sig_s_ready_out;
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ),
        .O(sig_eop_halt_xfer_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] ),
        .O(sig_eop_halt_xfer_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] ),
        .O(sig_eop_halt_xfer_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(D),
        .O(sig_eop_halt_xfer_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] ),
        .O(sig_eop_halt_xfer_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] ),
        .O(sig_eop_halt_xfer_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] ),
        .O(sig_eop_halt_xfer_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] ),
        .O(sig_eop_halt_xfer_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] ),
        .O(sig_eop_halt_xfer_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] ),
        .O(sig_eop_halt_xfer_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] ),
        .O(sig_eop_halt_xfer_reg_22));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] ),
        .O(sig_eop_halt_xfer_reg_23));
  LUT5 #(
    .INIT(32'h08C8C8C8)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(lsig_set_absorb2tlast),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(lsig_absorb2tlast),
        .I3(sig_strm_tlast),
        .I4(sig_m_valid_out),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6 
       (.I0(Q[5]),
        .I1(dout[2]),
        .O(sig_scatter2dre_tstrb[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_7 
       (.I0(Q[6]),
        .I1(dout[3]),
        .O(sig_scatter2dre_tstrb[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_4 
       (.I0(Q[12]),
        .I1(dout[6]),
        .O(sig_scatter2dre_tstrb[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_5 
       (.I0(Q[10]),
        .I1(dout[5]),
        .O(sig_scatter2dre_tstrb[5]));
  LUT6 #(
    .INIT(64'hBAFBBAFBFAFFBAFB)) 
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_5_n_0 ),
        .I1(sig_eop_sent_reg_reg_0),
        .I2(sig_mssa_index),
        .I3(dout[8]),
        .I4(\sig_mssa_index_reg_out_reg[2]_0 [2]),
        .I5(dout[7]),
        .O(\sig_mssa_index_reg_out_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_5 
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .O(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4 
       (.I0(Q[4]),
        .I1(dout[1]),
        .O(sig_scatter2dre_tstrb[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5 
       (.I0(Q[2]),
        .I1(dout[0]),
        .O(sig_scatter2dre_tstrb[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_5 
       (.I0(Q[8]),
        .I1(dout[4]),
        .O(sig_scatter2dre_tstrb[4]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] ),
        .O(sig_eop_halt_xfer_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] ),
        .O(sig_eop_halt_xfer_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] ),
        .O(sig_eop_halt_xfer_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] ),
        .O(sig_eop_halt_xfer_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] ),
        .O(sig_eop_halt_xfer_reg_13));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(p_0_in50_in),
        .O(sig_eop_halt_xfer_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ),
        .O(sig_eop_halt_xfer_reg));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ),
        .O(sig_eop_halt_xfer_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .O(sig_eop_halt_xfer_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ),
        .O(sig_eop_halt_xfer_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ),
        .O(sig_eop_halt_xfer_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ),
        .O(sig_eop_halt_xfer_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ),
        .O(sig_eop_halt_xfer_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] ),
        .O(sig_eop_halt_xfer_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_2 
       (.I0(sig_eop_halt_xfer_reg_0),
        .I1(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] ),
        .O(sig_eop_halt_xfer_reg_8));
  LUT3 #(
    .INIT(8'hEA)) 
    ld_btt_cntr_reg2_i_1
       (.I0(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I1(sig_valid_fifo_ld12_out),
        .I2(CO),
        .O(ld_btt_cntr_reg10));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \sig_btt_cntr[25]_i_1__0 
       (.I0(sig_rd_fifo),
        .I1(\sig_mssa_index_reg_out_reg[3]_0 ),
        .I2(lsig_set_absorb2tlast),
        .I3(lsig_absorb2tlast),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_reg ));
  LUT6 #(
    .INIT(64'h00000000A2220000)) 
    \sig_btt_cntr[25]_i_4__0 
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .I2(\sig_mssa_index_reg_out_reg[3]_0 ),
        .I3(dout[9]),
        .I4(dout[10]),
        .I5(empty),
        .O(lsig_set_absorb2tlast));
  LUT6 #(
    .INIT(64'hFFFFAAAEAAAAAAAE)) 
    sig_btt_eq_0_i_1
       (.I0(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I1(sig_btt_eq_0_reg_0),
        .I2(sig_btt_eq_0_reg_1),
        .I3(sig_btt_eq_0_reg_2),
        .I4(sig_btt_eq_0_reg_3),
        .I5(sig_btt_eq_0),
        .O(sig_btt_eq_0_reg));
  LUT6 #(
    .INIT(64'hD555D555D555FFFF)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(lsig_absorb2tlast),
        .I2(sig_strm_tlast),
        .I3(sig_m_valid_out),
        .I4(sig_cmd_empty_reg),
        .I5(lsig_set_absorb2tlast),
        .O(sig_cmd_full0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(\sig_data_skid_reg_reg[127]_0 [0]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[100]_i_1 
       (.I0(sig_data_skid_reg[100]),
        .I1(\sig_data_skid_reg_reg[127]_0 [100]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[100]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[101]_i_1 
       (.I0(sig_data_skid_reg[101]),
        .I1(\sig_data_skid_reg_reg[127]_0 [101]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[101]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[102]_i_1 
       (.I0(sig_data_skid_reg[102]),
        .I1(\sig_data_skid_reg_reg[127]_0 [102]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[102]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[103]_i_1 
       (.I0(sig_data_skid_reg[103]),
        .I1(\sig_data_skid_reg_reg[127]_0 [103]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[103]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[104]_i_1 
       (.I0(sig_data_skid_reg[104]),
        .I1(\sig_data_skid_reg_reg[127]_0 [104]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[104]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[105]_i_1 
       (.I0(sig_data_skid_reg[105]),
        .I1(\sig_data_skid_reg_reg[127]_0 [105]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[105]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[106]_i_1 
       (.I0(sig_data_skid_reg[106]),
        .I1(\sig_data_skid_reg_reg[127]_0 [106]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[106]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[107]_i_1 
       (.I0(sig_data_skid_reg[107]),
        .I1(\sig_data_skid_reg_reg[127]_0 [107]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[107]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[108]_i_1 
       (.I0(sig_data_skid_reg[108]),
        .I1(\sig_data_skid_reg_reg[127]_0 [108]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[108]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[109]_i_1 
       (.I0(sig_data_skid_reg[109]),
        .I1(\sig_data_skid_reg_reg[127]_0 [109]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[109]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(\sig_data_skid_reg_reg[127]_0 [10]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[110]_i_1 
       (.I0(sig_data_skid_reg[110]),
        .I1(\sig_data_skid_reg_reg[127]_0 [110]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[110]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[111]_i_1 
       (.I0(sig_data_skid_reg[111]),
        .I1(\sig_data_skid_reg_reg[127]_0 [111]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[111]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[112]_i_1 
       (.I0(sig_data_skid_reg[112]),
        .I1(\sig_data_skid_reg_reg[127]_0 [112]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[112]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[113]_i_1 
       (.I0(sig_data_skid_reg[113]),
        .I1(\sig_data_skid_reg_reg[127]_0 [113]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[113]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[114]_i_1 
       (.I0(sig_data_skid_reg[114]),
        .I1(\sig_data_skid_reg_reg[127]_0 [114]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[114]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[115]_i_1 
       (.I0(sig_data_skid_reg[115]),
        .I1(\sig_data_skid_reg_reg[127]_0 [115]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[115]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[116]_i_1 
       (.I0(sig_data_skid_reg[116]),
        .I1(\sig_data_skid_reg_reg[127]_0 [116]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[116]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[117]_i_1 
       (.I0(sig_data_skid_reg[117]),
        .I1(\sig_data_skid_reg_reg[127]_0 [117]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[117]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[118]_i_1 
       (.I0(sig_data_skid_reg[118]),
        .I1(\sig_data_skid_reg_reg[127]_0 [118]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[118]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[119]_i_1 
       (.I0(sig_data_skid_reg[119]),
        .I1(\sig_data_skid_reg_reg[127]_0 [119]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[119]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(\sig_data_skid_reg_reg[127]_0 [11]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[120]_i_1 
       (.I0(sig_data_skid_reg[120]),
        .I1(\sig_data_skid_reg_reg[127]_0 [120]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[120]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[121]_i_1 
       (.I0(sig_data_skid_reg[121]),
        .I1(\sig_data_skid_reg_reg[127]_0 [121]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[121]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[122]_i_1 
       (.I0(sig_data_skid_reg[122]),
        .I1(\sig_data_skid_reg_reg[127]_0 [122]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[122]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[123]_i_1 
       (.I0(sig_data_skid_reg[123]),
        .I1(\sig_data_skid_reg_reg[127]_0 [123]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[123]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[124]_i_1 
       (.I0(sig_data_skid_reg[124]),
        .I1(\sig_data_skid_reg_reg[127]_0 [124]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[124]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[125]_i_1 
       (.I0(sig_data_skid_reg[125]),
        .I1(\sig_data_skid_reg_reg[127]_0 [125]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[125]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[126]_i_1 
       (.I0(sig_data_skid_reg[126]),
        .I1(\sig_data_skid_reg_reg[127]_0 [126]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[126]));
  LUT6 #(
    .INIT(64'hFFFF2AAAFFFFFFFF)) 
    \sig_data_reg_out[127]_i_1 
       (.I0(sig_rd_fifo),
        .I1(sig_m_valid_out),
        .I2(dout[9]),
        .I3(\sig_mssa_index_reg_out_reg[3]_0 ),
        .I4(lsig_absorb2tlast),
        .I5(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[127]_i_2 
       (.I0(sig_data_skid_reg[127]),
        .I1(\sig_data_skid_reg_reg[127]_0 [127]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[127]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[127]_i_2__0 
       (.I0(sig_s_ready_out),
        .I1(sig_last_reg_out_reg_0),
        .O(E));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(\sig_data_skid_reg_reg[127]_0 [12]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(\sig_data_skid_reg_reg[127]_0 [13]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(\sig_data_skid_reg_reg[127]_0 [14]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(\sig_data_skid_reg_reg[127]_0 [15]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(\sig_data_skid_reg_reg[127]_0 [16]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(\sig_data_skid_reg_reg[127]_0 [17]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(\sig_data_skid_reg_reg[127]_0 [18]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(\sig_data_skid_reg_reg[127]_0 [19]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(\sig_data_skid_reg_reg[127]_0 [1]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(\sig_data_skid_reg_reg[127]_0 [20]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(\sig_data_skid_reg_reg[127]_0 [21]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(\sig_data_skid_reg_reg[127]_0 [22]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(\sig_data_skid_reg_reg[127]_0 [23]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(\sig_data_skid_reg_reg[127]_0 [24]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(\sig_data_skid_reg_reg[127]_0 [25]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(\sig_data_skid_reg_reg[127]_0 [26]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(\sig_data_skid_reg_reg[127]_0 [27]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(\sig_data_skid_reg_reg[127]_0 [28]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(\sig_data_skid_reg_reg[127]_0 [29]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(\sig_data_skid_reg_reg[127]_0 [2]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(\sig_data_skid_reg_reg[127]_0 [30]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_data_skid_reg[31]),
        .I1(\sig_data_skid_reg_reg[127]_0 [31]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(sig_data_skid_reg[32]),
        .I1(\sig_data_skid_reg_reg[127]_0 [32]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(sig_data_skid_reg[33]),
        .I1(\sig_data_skid_reg_reg[127]_0 [33]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(sig_data_skid_reg[34]),
        .I1(\sig_data_skid_reg_reg[127]_0 [34]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(sig_data_skid_reg[35]),
        .I1(\sig_data_skid_reg_reg[127]_0 [35]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(sig_data_skid_reg[36]),
        .I1(\sig_data_skid_reg_reg[127]_0 [36]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(sig_data_skid_reg[37]),
        .I1(\sig_data_skid_reg_reg[127]_0 [37]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(sig_data_skid_reg[38]),
        .I1(\sig_data_skid_reg_reg[127]_0 [38]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(sig_data_skid_reg[39]),
        .I1(\sig_data_skid_reg_reg[127]_0 [39]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(\sig_data_skid_reg_reg[127]_0 [3]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(sig_data_skid_reg[40]),
        .I1(\sig_data_skid_reg_reg[127]_0 [40]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(sig_data_skid_reg[41]),
        .I1(\sig_data_skid_reg_reg[127]_0 [41]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(sig_data_skid_reg[42]),
        .I1(\sig_data_skid_reg_reg[127]_0 [42]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(sig_data_skid_reg[43]),
        .I1(\sig_data_skid_reg_reg[127]_0 [43]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(sig_data_skid_reg[44]),
        .I1(\sig_data_skid_reg_reg[127]_0 [44]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(sig_data_skid_reg[45]),
        .I1(\sig_data_skid_reg_reg[127]_0 [45]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(sig_data_skid_reg[46]),
        .I1(\sig_data_skid_reg_reg[127]_0 [46]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(sig_data_skid_reg[47]),
        .I1(\sig_data_skid_reg_reg[127]_0 [47]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(sig_data_skid_reg[48]),
        .I1(\sig_data_skid_reg_reg[127]_0 [48]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(sig_data_skid_reg[49]),
        .I1(\sig_data_skid_reg_reg[127]_0 [49]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(\sig_data_skid_reg_reg[127]_0 [4]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(sig_data_skid_reg[50]),
        .I1(\sig_data_skid_reg_reg[127]_0 [50]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(sig_data_skid_reg[51]),
        .I1(\sig_data_skid_reg_reg[127]_0 [51]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(sig_data_skid_reg[52]),
        .I1(\sig_data_skid_reg_reg[127]_0 [52]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(sig_data_skid_reg[53]),
        .I1(\sig_data_skid_reg_reg[127]_0 [53]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(sig_data_skid_reg[54]),
        .I1(\sig_data_skid_reg_reg[127]_0 [54]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(sig_data_skid_reg[55]),
        .I1(\sig_data_skid_reg_reg[127]_0 [55]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(sig_data_skid_reg[56]),
        .I1(\sig_data_skid_reg_reg[127]_0 [56]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(sig_data_skid_reg[57]),
        .I1(\sig_data_skid_reg_reg[127]_0 [57]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(sig_data_skid_reg[58]),
        .I1(\sig_data_skid_reg_reg[127]_0 [58]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(sig_data_skid_reg[59]),
        .I1(\sig_data_skid_reg_reg[127]_0 [59]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(\sig_data_skid_reg_reg[127]_0 [5]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(sig_data_skid_reg[60]),
        .I1(\sig_data_skid_reg_reg[127]_0 [60]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(sig_data_skid_reg[61]),
        .I1(\sig_data_skid_reg_reg[127]_0 [61]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(sig_data_skid_reg[62]),
        .I1(\sig_data_skid_reg_reg[127]_0 [62]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(sig_data_skid_reg[63]),
        .I1(\sig_data_skid_reg_reg[127]_0 [63]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[64]_i_1 
       (.I0(sig_data_skid_reg[64]),
        .I1(\sig_data_skid_reg_reg[127]_0 [64]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[65]_i_1 
       (.I0(sig_data_skid_reg[65]),
        .I1(\sig_data_skid_reg_reg[127]_0 [65]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[66]_i_1 
       (.I0(sig_data_skid_reg[66]),
        .I1(\sig_data_skid_reg_reg[127]_0 [66]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[67]_i_1 
       (.I0(sig_data_skid_reg[67]),
        .I1(\sig_data_skid_reg_reg[127]_0 [67]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[68]_i_1 
       (.I0(sig_data_skid_reg[68]),
        .I1(\sig_data_skid_reg_reg[127]_0 [68]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[68]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[69]_i_1 
       (.I0(sig_data_skid_reg[69]),
        .I1(\sig_data_skid_reg_reg[127]_0 [69]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[69]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(\sig_data_skid_reg_reg[127]_0 [6]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[70]_i_1 
       (.I0(sig_data_skid_reg[70]),
        .I1(\sig_data_skid_reg_reg[127]_0 [70]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[70]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[71]_i_1 
       (.I0(sig_data_skid_reg[71]),
        .I1(\sig_data_skid_reg_reg[127]_0 [71]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[71]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[72]_i_1 
       (.I0(sig_data_skid_reg[72]),
        .I1(\sig_data_skid_reg_reg[127]_0 [72]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[72]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[73]_i_1 
       (.I0(sig_data_skid_reg[73]),
        .I1(\sig_data_skid_reg_reg[127]_0 [73]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[73]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[74]_i_1 
       (.I0(sig_data_skid_reg[74]),
        .I1(\sig_data_skid_reg_reg[127]_0 [74]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[74]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[75]_i_1 
       (.I0(sig_data_skid_reg[75]),
        .I1(\sig_data_skid_reg_reg[127]_0 [75]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[75]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[76]_i_1 
       (.I0(sig_data_skid_reg[76]),
        .I1(\sig_data_skid_reg_reg[127]_0 [76]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[76]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[77]_i_1 
       (.I0(sig_data_skid_reg[77]),
        .I1(\sig_data_skid_reg_reg[127]_0 [77]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[77]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[78]_i_1 
       (.I0(sig_data_skid_reg[78]),
        .I1(\sig_data_skid_reg_reg[127]_0 [78]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[78]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[79]_i_1 
       (.I0(sig_data_skid_reg[79]),
        .I1(\sig_data_skid_reg_reg[127]_0 [79]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[79]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(\sig_data_skid_reg_reg[127]_0 [7]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[80]_i_1 
       (.I0(sig_data_skid_reg[80]),
        .I1(\sig_data_skid_reg_reg[127]_0 [80]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[80]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[81]_i_1 
       (.I0(sig_data_skid_reg[81]),
        .I1(\sig_data_skid_reg_reg[127]_0 [81]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[81]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[82]_i_1 
       (.I0(sig_data_skid_reg[82]),
        .I1(\sig_data_skid_reg_reg[127]_0 [82]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[82]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[83]_i_1 
       (.I0(sig_data_skid_reg[83]),
        .I1(\sig_data_skid_reg_reg[127]_0 [83]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[83]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[84]_i_1 
       (.I0(sig_data_skid_reg[84]),
        .I1(\sig_data_skid_reg_reg[127]_0 [84]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[84]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[85]_i_1 
       (.I0(sig_data_skid_reg[85]),
        .I1(\sig_data_skid_reg_reg[127]_0 [85]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[85]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[86]_i_1 
       (.I0(sig_data_skid_reg[86]),
        .I1(\sig_data_skid_reg_reg[127]_0 [86]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[86]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[87]_i_1 
       (.I0(sig_data_skid_reg[87]),
        .I1(\sig_data_skid_reg_reg[127]_0 [87]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[87]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[88]_i_1 
       (.I0(sig_data_skid_reg[88]),
        .I1(\sig_data_skid_reg_reg[127]_0 [88]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[88]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[89]_i_1 
       (.I0(sig_data_skid_reg[89]),
        .I1(\sig_data_skid_reg_reg[127]_0 [89]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[89]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(\sig_data_skid_reg_reg[127]_0 [8]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[90]_i_1 
       (.I0(sig_data_skid_reg[90]),
        .I1(\sig_data_skid_reg_reg[127]_0 [90]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[90]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[91]_i_1 
       (.I0(sig_data_skid_reg[91]),
        .I1(\sig_data_skid_reg_reg[127]_0 [91]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[91]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[92]_i_1 
       (.I0(sig_data_skid_reg[92]),
        .I1(\sig_data_skid_reg_reg[127]_0 [92]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[92]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[93]_i_1 
       (.I0(sig_data_skid_reg[93]),
        .I1(\sig_data_skid_reg_reg[127]_0 [93]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[93]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[94]_i_1 
       (.I0(sig_data_skid_reg[94]),
        .I1(\sig_data_skid_reg_reg[127]_0 [94]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[94]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[95]_i_1 
       (.I0(sig_data_skid_reg[95]),
        .I1(\sig_data_skid_reg_reg[127]_0 [95]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[95]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[96]_i_1 
       (.I0(sig_data_skid_reg[96]),
        .I1(\sig_data_skid_reg_reg[127]_0 [96]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[96]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[97]_i_1 
       (.I0(sig_data_skid_reg[97]),
        .I1(\sig_data_skid_reg_reg[127]_0 [97]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[97]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[98]_i_1 
       (.I0(sig_data_skid_reg[98]),
        .I1(\sig_data_skid_reg_reg[127]_0 [98]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[98]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[99]_i_1 
       (.I0(sig_data_skid_reg[99]),
        .I1(\sig_data_skid_reg_reg[127]_0 [99]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[99]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(\sig_data_skid_reg_reg[127]_0 [9]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[127]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[100]),
        .Q(\sig_data_reg_out_reg[127]_0 [100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[101]),
        .Q(\sig_data_reg_out_reg[127]_0 [101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[102]),
        .Q(\sig_data_reg_out_reg[127]_0 [102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[103]),
        .Q(\sig_data_reg_out_reg[127]_0 [103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[104]),
        .Q(\sig_data_reg_out_reg[127]_0 [104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[105]),
        .Q(\sig_data_reg_out_reg[127]_0 [105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[106]),
        .Q(\sig_data_reg_out_reg[127]_0 [106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[107]),
        .Q(\sig_data_reg_out_reg[127]_0 [107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[108]),
        .Q(\sig_data_reg_out_reg[127]_0 [108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[109]),
        .Q(\sig_data_reg_out_reg[127]_0 [109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[127]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[110]),
        .Q(\sig_data_reg_out_reg[127]_0 [110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[111]),
        .Q(\sig_data_reg_out_reg[127]_0 [111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[112]),
        .Q(\sig_data_reg_out_reg[127]_0 [112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[113]),
        .Q(\sig_data_reg_out_reg[127]_0 [113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[114]),
        .Q(\sig_data_reg_out_reg[127]_0 [114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[115]),
        .Q(\sig_data_reg_out_reg[127]_0 [115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[116]),
        .Q(\sig_data_reg_out_reg[127]_0 [116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[117]),
        .Q(\sig_data_reg_out_reg[127]_0 [117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[118]),
        .Q(\sig_data_reg_out_reg[127]_0 [118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[119]),
        .Q(\sig_data_reg_out_reg[127]_0 [119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[127]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[120]),
        .Q(\sig_data_reg_out_reg[127]_0 [120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[121]),
        .Q(\sig_data_reg_out_reg[127]_0 [121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[122]),
        .Q(\sig_data_reg_out_reg[127]_0 [122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[123]),
        .Q(\sig_data_reg_out_reg[127]_0 [123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[124]),
        .Q(\sig_data_reg_out_reg[127]_0 [124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[125]),
        .Q(\sig_data_reg_out_reg[127]_0 [125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[126]),
        .Q(\sig_data_reg_out_reg[127]_0 [126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[127]),
        .Q(\sig_data_reg_out_reg[127]_0 [127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[127]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[127]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[127]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[127]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[127]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[127]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[127]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[127]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[127]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[127]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[127]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[127]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[127]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[127]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[127]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[127]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[127]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[127]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[127]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[127]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[127]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[127]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(\sig_data_reg_out_reg[127]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(\sig_data_reg_out_reg[127]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(\sig_data_reg_out_reg[127]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(\sig_data_reg_out_reg[127]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(\sig_data_reg_out_reg[127]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(\sig_data_reg_out_reg[127]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(\sig_data_reg_out_reg[127]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(\sig_data_reg_out_reg[127]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[127]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(\sig_data_reg_out_reg[127]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(\sig_data_reg_out_reg[127]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(\sig_data_reg_out_reg[127]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(\sig_data_reg_out_reg[127]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(\sig_data_reg_out_reg[127]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(\sig_data_reg_out_reg[127]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(\sig_data_reg_out_reg[127]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(\sig_data_reg_out_reg[127]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(\sig_data_reg_out_reg[127]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(\sig_data_reg_out_reg[127]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[127]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(\sig_data_reg_out_reg[127]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(\sig_data_reg_out_reg[127]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(\sig_data_reg_out_reg[127]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(\sig_data_reg_out_reg[127]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(\sig_data_reg_out_reg[127]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(\sig_data_reg_out_reg[127]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(\sig_data_reg_out_reg[127]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(\sig_data_reg_out_reg[127]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(\sig_data_reg_out_reg[127]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(\sig_data_reg_out_reg[127]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[127]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(\sig_data_reg_out_reg[127]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(\sig_data_reg_out_reg[127]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(\sig_data_reg_out_reg[127]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(\sig_data_reg_out_reg[127]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[64]),
        .Q(\sig_data_reg_out_reg[127]_0 [64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[65]),
        .Q(\sig_data_reg_out_reg[127]_0 [65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[66]),
        .Q(\sig_data_reg_out_reg[127]_0 [66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[67]),
        .Q(\sig_data_reg_out_reg[127]_0 [67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[68]),
        .Q(\sig_data_reg_out_reg[127]_0 [68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[69]),
        .Q(\sig_data_reg_out_reg[127]_0 [69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[127]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[70]),
        .Q(\sig_data_reg_out_reg[127]_0 [70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[71]),
        .Q(\sig_data_reg_out_reg[127]_0 [71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[72]),
        .Q(\sig_data_reg_out_reg[127]_0 [72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[73]),
        .Q(\sig_data_reg_out_reg[127]_0 [73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[74]),
        .Q(\sig_data_reg_out_reg[127]_0 [74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[75]),
        .Q(\sig_data_reg_out_reg[127]_0 [75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[76]),
        .Q(\sig_data_reg_out_reg[127]_0 [76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[77]),
        .Q(\sig_data_reg_out_reg[127]_0 [77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[78]),
        .Q(\sig_data_reg_out_reg[127]_0 [78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[79]),
        .Q(\sig_data_reg_out_reg[127]_0 [79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[127]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[80]),
        .Q(\sig_data_reg_out_reg[127]_0 [80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[81]),
        .Q(\sig_data_reg_out_reg[127]_0 [81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[82]),
        .Q(\sig_data_reg_out_reg[127]_0 [82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[83]),
        .Q(\sig_data_reg_out_reg[127]_0 [83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[84]),
        .Q(\sig_data_reg_out_reg[127]_0 [84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[85]),
        .Q(\sig_data_reg_out_reg[127]_0 [85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[86]),
        .Q(\sig_data_reg_out_reg[127]_0 [86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[87]),
        .Q(\sig_data_reg_out_reg[127]_0 [87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[88]),
        .Q(\sig_data_reg_out_reg[127]_0 [88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[89]),
        .Q(\sig_data_reg_out_reg[127]_0 [89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[127]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[90]),
        .Q(\sig_data_reg_out_reg[127]_0 [90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[91]),
        .Q(\sig_data_reg_out_reg[127]_0 [91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[92]),
        .Q(\sig_data_reg_out_reg[127]_0 [92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[93]),
        .Q(\sig_data_reg_out_reg[127]_0 [93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[94]),
        .Q(\sig_data_reg_out_reg[127]_0 [94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[95]),
        .Q(\sig_data_reg_out_reg[127]_0 [95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[96]),
        .Q(\sig_data_reg_out_reg[127]_0 [96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[97]),
        .Q(\sig_data_reg_out_reg[127]_0 [97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[98]),
        .Q(\sig_data_reg_out_reg[127]_0 [98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[99]),
        .Q(\sig_data_reg_out_reg[127]_0 [99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[127]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [100]),
        .Q(sig_data_skid_reg[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [101]),
        .Q(sig_data_skid_reg[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [102]),
        .Q(sig_data_skid_reg[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [103]),
        .Q(sig_data_skid_reg[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [104]),
        .Q(sig_data_skid_reg[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [105]),
        .Q(sig_data_skid_reg[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [106]),
        .Q(sig_data_skid_reg[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [107]),
        .Q(sig_data_skid_reg[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [108]),
        .Q(sig_data_skid_reg[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [109]),
        .Q(sig_data_skid_reg[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [110]),
        .Q(sig_data_skid_reg[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [111]),
        .Q(sig_data_skid_reg[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [112]),
        .Q(sig_data_skid_reg[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [113]),
        .Q(sig_data_skid_reg[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [114]),
        .Q(sig_data_skid_reg[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [115]),
        .Q(sig_data_skid_reg[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [116]),
        .Q(sig_data_skid_reg[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [117]),
        .Q(sig_data_skid_reg[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [118]),
        .Q(sig_data_skid_reg[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [119]),
        .Q(sig_data_skid_reg[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [120]),
        .Q(sig_data_skid_reg[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [121]),
        .Q(sig_data_skid_reg[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [122]),
        .Q(sig_data_skid_reg[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [123]),
        .Q(sig_data_skid_reg[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [124]),
        .Q(sig_data_skid_reg[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [125]),
        .Q(sig_data_skid_reg[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [126]),
        .Q(sig_data_skid_reg[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [127]),
        .Q(sig_data_skid_reg[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [64]),
        .Q(sig_data_skid_reg[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [65]),
        .Q(sig_data_skid_reg[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [66]),
        .Q(sig_data_skid_reg[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [67]),
        .Q(sig_data_skid_reg[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [68]),
        .Q(sig_data_skid_reg[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [69]),
        .Q(sig_data_skid_reg[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [70]),
        .Q(sig_data_skid_reg[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [71]),
        .Q(sig_data_skid_reg[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [72]),
        .Q(sig_data_skid_reg[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [73]),
        .Q(sig_data_skid_reg[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [74]),
        .Q(sig_data_skid_reg[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [75]),
        .Q(sig_data_skid_reg[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [76]),
        .Q(sig_data_skid_reg[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [77]),
        .Q(sig_data_skid_reg[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [78]),
        .Q(sig_data_skid_reg[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [79]),
        .Q(sig_data_skid_reg[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [80]),
        .Q(sig_data_skid_reg[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [81]),
        .Q(sig_data_skid_reg[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [82]),
        .Q(sig_data_skid_reg[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [83]),
        .Q(sig_data_skid_reg[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [84]),
        .Q(sig_data_skid_reg[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [85]),
        .Q(sig_data_skid_reg[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [86]),
        .Q(sig_data_skid_reg[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [87]),
        .Q(sig_data_skid_reg[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [88]),
        .Q(sig_data_skid_reg[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [89]),
        .Q(sig_data_skid_reg[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [90]),
        .Q(sig_data_skid_reg[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [91]),
        .Q(sig_data_skid_reg[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [92]),
        .Q(sig_data_skid_reg[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [93]),
        .Q(sig_data_skid_reg[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [94]),
        .Q(sig_data_skid_reg[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [95]),
        .Q(sig_data_skid_reg[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [96]),
        .Q(sig_data_skid_reg[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [97]),
        .Q(sig_data_skid_reg[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [98]),
        .Q(sig_data_skid_reg[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [99]),
        .Q(sig_data_skid_reg[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[127]_0 [9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF0400000000)) 
    sig_dre_tvalid_i_i_2
       (.I0(sig_eop_halt_xfer),
        .I1(sig_m_valid_out),
        .I2(empty),
        .I3(sig_flush_db2),
        .I4(sig_flush_db1),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_eop_halt_xfer_reg_0));
  LUT6 #(
    .INIT(64'h4444444444444F44)) 
    sig_eop_sent_reg_i_1
       (.I0(lsig_absorb2tlast),
        .I1(lsig_set_absorb2tlast),
        .I2(\sig_mssa_index_reg_out_reg[3]_0 ),
        .I3(sig_eop_sent_reg_reg),
        .I4(sig_flush_db1),
        .I5(sig_flush_db2),
        .O(sig_eop_sent));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__1
       (.I0(skid2dre_wlast),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(skid2dre_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h00000000F2FF0000)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_m_valid_dup),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_out_reg_0),
        .I3(sig_data_reg_out_en),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_init_reg),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [12]),
        .I1(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [8]),
        .I2(\sig_mssa_index_reg_out[0]_i_4_n_0 ),
        .I3(\sig_mssa_index_reg_out[2]_i_4_n_0 ),
        .I4(\sig_mssa_index_reg_out[3]_i_5_n_0 ),
        .I5(\sig_mssa_index_reg_out[0]_i_5_n_0 ),
        .O(sig_mssa_index_out[0]));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(sig_strb_skid_reg[12]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [12]),
        .I2(sig_strb_skid_reg[13]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [13]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [12]));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_3 
       (.I0(sig_strb_skid_reg[8]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [8]),
        .I2(sig_strb_skid_reg[9]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [9]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [8]));
  LUT6 #(
    .INIT(64'h00000000FF77CF47)) 
    \sig_mssa_index_reg_out[0]_i_4 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [0]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[0]),
        .I3(\sig_strb_skid_reg_reg[15]_0 [1]),
        .I4(sig_strb_skid_reg[1]),
        .I5(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [14]),
        .O(\sig_mssa_index_reg_out[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C000C0CCA)) 
    \sig_mssa_index_reg_out[0]_i_5 
       (.I0(\sig_mssa_index_reg_out[1]_i_6_n_0 ),
        .I1(\sig_mssa_index_reg_out[1]_i_7_n_0 ),
        .I2(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [13]),
        .I3(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [1]),
        .I4(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [9]),
        .I5(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [5]),
        .O(\sig_mssa_index_reg_out[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_6 
       (.I0(sig_strb_skid_reg[1]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [1]),
        .I2(sig_strb_skid_reg[2]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [2]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [1]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [5]),
        .I1(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [4]),
        .I2(\sig_mssa_index_reg_out[3]_i_4_n_0 ),
        .I3(\sig_mssa_index_reg_out[2]_i_5_n_0 ),
        .I4(\sig_mssa_index_reg_out[1]_i_3_n_0 ),
        .I5(\sig_mssa_index_reg_out[1]_i_4_n_0 ),
        .O(sig_mssa_index_out[1]));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(sig_strb_skid_reg[4]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [4]),
        .I2(sig_strb_skid_reg[5]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [5]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [4]));
  LUT6 #(
    .INIT(64'h00000000B8FCBBFF)) 
    \sig_mssa_index_reg_out[1]_i_3 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [13]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[13]),
        .I3(\sig_strb_skid_reg_reg[15]_0 [12]),
        .I4(sig_strb_skid_reg[12]),
        .I5(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [13]),
        .O(\sig_mssa_index_reg_out[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C000C0CCA)) 
    \sig_mssa_index_reg_out[1]_i_4 
       (.I0(\sig_mssa_index_reg_out[1]_i_6_n_0 ),
        .I1(\sig_mssa_index_reg_out[1]_i_7_n_0 ),
        .I2(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [10]),
        .I3(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [2]),
        .I4(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [14]),
        .I5(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [6]),
        .O(\sig_mssa_index_reg_out[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[1]_i_5 
       (.I0(sig_strb_skid_reg[13]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [13]),
        .I2(sig_strb_skid_reg[14]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [14]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [13]));
  LUT6 #(
    .INIT(64'h00000151015156A6)) 
    \sig_mssa_index_reg_out[1]_i_6 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [11]),
        .I1(sig_strb_skid_reg[15]),
        .I2(sig_s_ready_dup3),
        .I3(\sig_strb_skid_reg_reg[15]_0 [15]),
        .I4(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [7]),
        .I5(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [3]),
        .O(\sig_mssa_index_reg_out[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00470000)) 
    \sig_mssa_index_reg_out[1]_i_7 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [15]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[15]),
        .I3(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [11]),
        .I4(\sig_mssa_index_reg_out[3]_i_6_n_0 ),
        .O(\sig_mssa_index_reg_out[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[1]_i_8 
       (.I0(sig_strb_skid_reg[14]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [14]),
        .I2(sig_strb_skid_reg[15]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [15]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [14]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \sig_mssa_index_reg_out[2]_i_1 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [11]),
        .I1(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [3]),
        .I2(\sig_mssa_index_reg_out[3]_i_4_n_0 ),
        .I3(\sig_mssa_index_reg_out[2]_i_4_n_0 ),
        .I4(\sig_mssa_index_reg_out[2]_i_5_n_0 ),
        .I5(\sig_mssa_index_reg_out[2]_i_6_n_0 ),
        .O(sig_mssa_index_out[2]));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[2]_i_2 
       (.I0(sig_strb_skid_reg[11]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [11]),
        .I2(sig_strb_skid_reg[12]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [12]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [11]));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[2]_i_3 
       (.I0(sig_strb_skid_reg[3]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [3]),
        .I2(sig_strb_skid_reg[4]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [4]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [3]));
  LUT6 #(
    .INIT(64'h00000000B8FCBBFF)) 
    \sig_mssa_index_reg_out[2]_i_4 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [3]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .I3(\sig_strb_skid_reg_reg[15]_0 [2]),
        .I4(sig_strb_skid_reg[2]),
        .I5(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [10]),
        .O(\sig_mssa_index_reg_out[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4540555045455555)) 
    \sig_mssa_index_reg_out[2]_i_5 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [9]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [9]),
        .I2(sig_s_ready_dup3),
        .I3(sig_strb_skid_reg[9]),
        .I4(\sig_strb_skid_reg_reg[15]_0 [8]),
        .I5(sig_strb_skid_reg[8]),
        .O(\sig_mssa_index_reg_out[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C000C0CCA)) 
    \sig_mssa_index_reg_out[2]_i_6 
       (.I0(\sig_mssa_index_reg_out[3]_i_10_n_0 ),
        .I1(\sig_mssa_index_reg_out[3]_i_11_n_0 ),
        .I2(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [4]),
        .I3(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [6]),
        .I4(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [5]),
        .I5(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [7]),
        .O(\sig_mssa_index_reg_out[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \sig_mssa_index_reg_out[3]_i_1 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [2]),
        .I1(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [5]),
        .I2(\sig_mssa_index_reg_out[3]_i_4_n_0 ),
        .I3(\sig_mssa_index_reg_out[3]_i_5_n_0 ),
        .I4(\sig_mssa_index_reg_out[3]_i_6_n_0 ),
        .I5(\sig_mssa_index_reg_out[3]_i_7_n_0 ),
        .O(sig_mssa_index_out[3]));
  LUT6 #(
    .INIT(64'h1116111111161616)) 
    \sig_mssa_index_reg_out[3]_i_10 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [12]),
        .I1(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [13]),
        .I2(sig_strb_skid_mux_out[15]),
        .I3(\sig_strb_skid_reg_reg[15]_0 [14]),
        .I4(sig_s_ready_dup3),
        .I5(sig_strb_skid_reg[14]),
        .O(\sig_mssa_index_reg_out[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0003444700000000)) 
    \sig_mssa_index_reg_out[3]_i_11 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [15]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[15]),
        .I3(sig_strb_skid_reg[14]),
        .I4(\sig_strb_skid_reg_reg[15]_0 [14]),
        .I5(\sig_mssa_index_reg_out[1]_i_3_n_0 ),
        .O(\sig_mssa_index_reg_out[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[3]_i_12 
       (.I0(sig_strb_skid_reg[10]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [10]),
        .I2(sig_strb_skid_reg[11]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [11]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [10]));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[3]_i_13 
       (.I0(sig_strb_skid_reg[9]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [9]),
        .I2(sig_strb_skid_reg[10]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [10]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [9]));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[3]_i_2 
       (.I0(sig_strb_skid_reg[2]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [2]),
        .I2(sig_strb_skid_reg[3]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [3]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [2]));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[3]_i_3 
       (.I0(sig_strb_skid_reg[5]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [5]),
        .I2(sig_strb_skid_reg[6]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [6]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [5]));
  LUT6 #(
    .INIT(64'h55335533F0FFF000)) 
    \sig_mssa_index_reg_out[3]_i_4 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [2]),
        .I1(sig_strb_skid_reg[2]),
        .I2(\sig_strb_skid_reg_reg[15]_0 [0]),
        .I3(sig_s_ready_dup3),
        .I4(sig_strb_skid_reg[0]),
        .I5(sig_strb_skid_mux_out[1]),
        .O(\sig_mssa_index_reg_out[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4540555045455555)) 
    \sig_mssa_index_reg_out[3]_i_5 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [6]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [5]),
        .I2(sig_s_ready_dup3),
        .I3(sig_strb_skid_reg[5]),
        .I4(\sig_strb_skid_reg_reg[15]_0 [4]),
        .I5(sig_strb_skid_reg[4]),
        .O(\sig_mssa_index_reg_out[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4540555045455555)) 
    \sig_mssa_index_reg_out[3]_i_6 
       (.I0(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [7]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [4]),
        .I2(sig_s_ready_dup3),
        .I3(sig_strb_skid_reg[4]),
        .I4(\sig_strb_skid_reg_reg[15]_0 [3]),
        .I5(sig_strb_skid_reg[3]),
        .O(\sig_mssa_index_reg_out[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C000C0CCA)) 
    \sig_mssa_index_reg_out[3]_i_7 
       (.I0(\sig_mssa_index_reg_out[3]_i_10_n_0 ),
        .I1(\sig_mssa_index_reg_out[3]_i_11_n_0 ),
        .I2(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [11]),
        .I3(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [10]),
        .I4(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [8]),
        .I5(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [9]),
        .O(\sig_mssa_index_reg_out[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[3]_i_8 
       (.I0(sig_strb_skid_reg[6]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [6]),
        .I2(sig_strb_skid_reg[7]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [7]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [6]));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[3]_i_9 
       (.I0(sig_strb_skid_reg[7]),
        .I1(\sig_strb_skid_reg_reg[15]_0 [7]),
        .I2(sig_strb_skid_reg[8]),
        .I3(sig_s_ready_dup3),
        .I4(\sig_strb_skid_reg_reg[15]_0 [8]),
        .O(\I_MSSAI_DETECTION/lsig_strb_last_assert_vect [7]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[0]),
        .Q(\sig_mssa_index_reg_out_reg[2]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[1]),
        .Q(\sig_mssa_index_reg_out_reg[2]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[2]),
        .Q(\sig_mssa_index_reg_out_reg[2]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[3]),
        .Q(sig_mssa_index),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_s_ready_dup_i_2__0_n_0),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_out_reg_0),
        .I3(sig_m_valid_dup),
        .I4(sig_init_reg),
        .O(sig_s_ready_dup_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    sig_s_ready_dup_i_2__0
       (.I0(lsig_absorb2tlast),
        .I1(\sig_mssa_index_reg_out_reg[3]_0 ),
        .I2(dout[9]),
        .I3(sig_m_valid_out),
        .I4(sig_rd_fifo),
        .O(sig_s_ready_dup_i_2__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [0]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[10]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [10]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[10]),
        .O(sig_strb_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[11]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [11]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[11]),
        .O(sig_strb_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[12]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [12]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[12]),
        .O(sig_strb_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[13]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [13]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[13]),
        .O(sig_strb_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[14]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [14]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[14]),
        .O(sig_strb_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[15]_i_1__0 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [15]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[15]),
        .O(sig_strb_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [1]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [2]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [3]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [4]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[5]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [5]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[6]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [6]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[7]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [7]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[8]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [8]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[9]_i_1__1 
       (.I0(\sig_strb_skid_reg_reg[15]_0 [9]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[9]),
        .O(sig_strb_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [10]),
        .Q(sig_strb_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [11]),
        .Q(sig_strb_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [12]),
        .Q(sig_strb_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [13]),
        .Q(sig_strb_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [14]),
        .Q(sig_strb_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [15]),
        .Q(sig_strb_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [4]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [5]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [6]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [7]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [8]),
        .Q(sig_strb_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [9]),
        .Q(sig_strb_skid_reg[9]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hFB)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(sig_eop_halt_xfer),
        .I1(sig_m_valid_out),
        .I2(empty),
        .O(sig_eop_halt_xfer_reg_27));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rst2all_stop_request,
    sig_stream_rst,
    sig_s_h_halt_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    sig_s_h_halt_reg_reg_1,
    s2mm_halt_cmplt,
    out,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg_2,
    sig_data2addr_stop_req,
    sig_init_done,
    sig_init_reg,
    sig_init_reg2,
    sig_halt_reg,
    sig_wsc2rst_stop_cmplt,
    sig_addr2wsc_calc_error,
    sig_addr_reg_empty,
    sig_data2rst_stop_cmplt);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_rst2all_stop_request;
  output sig_stream_rst;
  output sig_s_h_halt_reg_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output sig_s_h_halt_reg_reg_1;
  output s2mm_halt_cmplt;
  input out;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg_2;
  input sig_data2addr_stop_req;
  input sig_init_done;
  input sig_init_reg;
  input sig_init_reg2;
  input sig_halt_reg;
  input sig_wsc2rst_stop_cmplt;
  input sig_addr2wsc_calc_error;
  input sig_addr_reg_empty;
  input sig_data2rst_stop_cmplt;

  wire m_axi_s2mm_aclk;
  wire out;
  wire s2mm_halt_cmplt;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_reg;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_h_halt_reg_reg_1;
  wire sig_s_h_halt_reg_reg_2;
  wire sig_stream_rst;
  wire sig_wsc2rst_stop_cmplt;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0800000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_wsc2rst_stop_cmplt),
        .I1(sig_addr2wsc_calc_error),
        .I2(sig_data2addr_stop_req),
        .I3(sig_addr_reg_empty),
        .I4(sig_data2rst_stop_cmplt),
        .I5(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_halt_reg),
        .O(sig_s_h_halt_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1__0
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_s_h_halt_reg_reg_0));
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__2
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done),
        .I2(sig_init_reg),
        .I3(sig_init_reg2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_2),
        .Q(sig_rst2all_stop_request),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[15]_i_1__2 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_dre" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_s2mm_dre
   (sig_dre2ibtt_tvalid,
    din,
    sig_flush_db1,
    sig_flush_db2,
    sig_dre_halted,
    D,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 ,
    \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ,
    \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ,
    sig_dre_halted_reg_0,
    SR,
    sig_good_strm_dbeat1_out,
    p_0_out,
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ,
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]_0 ,
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 ,
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_0 ,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_2 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ,
    \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 ,
    \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ,
    p_0_in50_in,
    sig_dre_tvalid_i_reg_0,
    CO,
    \sig_byte_cntr_reg[7] ,
    sig_sm_pop_cmd_fifo_reg,
    sig_sm_ld_dre_cmd_reg,
    sig_flush_db2_reg_0,
    sig_rd_fifo,
    sig_cntl_accept,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_advance_pipe_data237_out,
    m_axi_s2mm_aclk,
    sig_flush_db1_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ibtt2dre_tready,
    sig_clr_dbc_reg,
    sig_ld_byte_cntr,
    lsig_eop_reg,
    Q,
    S,
    sig_sm_pop_cmd_fifo,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg ,
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ,
    out,
    sig_sm_ld_dre_cmd,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ,
    \guf.underflow_i_reg ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    p_9_out_0,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_2 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_8 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_3 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 ,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 ,
    \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ,
    \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ,
    \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 ,
    \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ,
    \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ,
    \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 ,
    \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ,
    \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ,
    \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 ,
    \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ,
    \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ,
    \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 ,
    \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ,
    \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ,
    \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 ,
    \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ,
    \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ,
    \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 ,
    \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ,
    \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ,
    \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 ,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ,
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ,
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ,
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ,
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ,
    \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ,
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ,
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ,
    \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ,
    \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ,
    \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ,
    \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ,
    \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ,
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ,
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ,
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ,
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ,
    \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ,
    \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ,
    \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ,
    \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ,
    \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ,
    \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ,
    \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ,
    \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 );
  output sig_dre2ibtt_tvalid;
  output [145:0]din;
  output sig_flush_db1;
  output sig_flush_db2;
  output sig_dre_halted;
  output [0:0]D;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 ;
  output [0:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ;
  output [0:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ;
  output sig_dre_halted_reg_0;
  output [0:0]SR;
  output sig_good_strm_dbeat1_out;
  output [0:0]p_0_out;
  output [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ;
  output \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]_0 ;
  output [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_1 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 ;
  output [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_0 ;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_2 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ;
  output [0:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 ;
  output [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ;
  output p_0_in50_in;
  output sig_dre_tvalid_i_reg_0;
  output [0:0]CO;
  output [7:0]\sig_byte_cntr_reg[7] ;
  output sig_sm_pop_cmd_fifo_reg;
  output sig_sm_ld_dre_cmd_reg;
  output sig_flush_db2_reg_0;
  output sig_rd_fifo;
  output sig_cntl_accept;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_advance_pipe_data237_out;
  input m_axi_s2mm_aclk;
  input sig_flush_db1_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ibtt2dre_tready;
  input sig_clr_dbc_reg;
  input sig_ld_byte_cntr;
  input lsig_eop_reg;
  input [3:0]Q;
  input [3:0]S;
  input sig_sm_pop_cmd_fifo;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input \GEN_INCLUDE_DRE.lsig_eop_reg_reg ;
  input \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ;
  input [0:0]out;
  input sig_sm_ld_dre_cmd;
  input [8:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ;
  input \guf.underflow_i_reg ;
  input [0:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input p_9_out_0;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ;
  input [3:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_1 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_2 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_1 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_8 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_3 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  input [0:0]E;
  input [8:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ;
  input [8:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  input [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  input [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  input [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ;
  input [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ;
  input [8:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ;
  input [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  input [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ;
  input [8:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ;
  input [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ;
  input [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ;
  input [8:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 ;
  input [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ;
  input [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ;
  input [8:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 ;
  input [0:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ;
  input [0:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ;
  input [8:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 ;
  input [0:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ;
  input [0:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ;
  input [8:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 ;
  input [0:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ;
  input [0:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ;
  input [8:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 ;
  input [0:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ;
  input [0:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ;
  input [8:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 ;
  input [0:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ;
  input [0:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ;
  input [8:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 ;
  input [0:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ;
  input [0:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ;
  input [8:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 ;
  input [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ;
  input [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ;
  input [8:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 ;
  input [0:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ;
  input [0:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ;
  input [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ;
  input [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ;
  input [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ;
  input [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ;
  input [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ;
  input [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ;
  input [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ;
  input [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ;
  input [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ;
  input [0:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ;
  input [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ;
  input [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ;
  input [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ;
  input [0:0]\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7_n_0 ;
  wire [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_6_n_0 ;
  wire [9:0]\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_1_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_1_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_1_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_1_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_1_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_1_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_1_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_1_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_5_n_0 ;
  wire [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][0]_i_1_n_0 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][1]_i_1_n_0 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][2]_i_1_n_0 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][3]_i_1_n_0 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][4]_i_1_n_0 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][5]_i_1_n_0 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][6]_i_1_n_0 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][7]_i_1_n_0 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_3_n_0 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ;
  wire [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3_n_0 ;
  wire [9:0]\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 ;
  wire \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7_n_0 ;
  wire [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ;
  wire [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_6_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_5_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_6_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_5_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_6_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_5_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]_0 ;
  wire [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7_n_0 ;
  wire [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]_0 ;
  wire [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4_n_0 ;
  wire [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_4_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4_n_0 ;
  wire [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_5_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6_n_0 ;
  wire [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_0 ;
  wire [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0 ;
  wire [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ;
  wire [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_4_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_6_n_0 ;
  wire [0:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 ;
  wire \GEN_INCLUDE_DRE.lsig_eop_reg_reg ;
  wire \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  wire [8:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 ;
  wire [0:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ;
  wire [0:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ;
  wire [8:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 ;
  wire [0:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][8]_0 ;
  wire [0:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 ;
  wire [0:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 ;
  wire [0:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][8]_0 ;
  wire [0:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 ;
  wire [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ;
  wire [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 ;
  wire [0:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ;
  wire [8:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire [8:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ;
  wire [8:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  wire [8:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0 ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 ;
  wire [0:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ;
  wire [0:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ;
  wire [8:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 ;
  wire [0:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ;
  wire [0:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][8]_0 ;
  wire [0:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ;
  wire [8:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_1 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_1 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_2 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ;
  wire [3:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_8 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_1 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_2 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_3 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_6_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_4_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_6_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_7_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_6_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6_n_0 ;
  wire [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [145:0]din;
  wire \guf.underflow_i_reg ;
  wire lsig_cmd_fetch_pause;
  wire lsig_eop_reg;
  wire lsig_set_eop;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire p_0_in110_in;
  wire p_0_in118_in;
  wire p_0_in50_in;
  wire [0:0]p_0_out;
  wire p_111_out;
  wire p_115_out;
  wire p_119_out;
  wire p_131_out;
  wire p_9_out_0;
  wire sig_advance_pipe_data237_out;
  wire \sig_byte_cntr[7]_i_12_n_0 ;
  wire \sig_byte_cntr[7]_i_13_n_0 ;
  wire \sig_byte_cntr[7]_i_14_n_0 ;
  wire \sig_byte_cntr[7]_i_15_n_0 ;
  wire \sig_byte_cntr[7]_i_17_n_0 ;
  wire \sig_byte_cntr[7]_i_18_n_0 ;
  wire \sig_byte_cntr[7]_i_19_n_0 ;
  wire \sig_byte_cntr[7]_i_20_n_0 ;
  wire \sig_byte_cntr[7]_i_21_n_0 ;
  wire \sig_byte_cntr[7]_i_22_n_0 ;
  wire \sig_byte_cntr[7]_i_23_n_0 ;
  wire \sig_byte_cntr[7]_i_24_n_0 ;
  wire \sig_byte_cntr[7]_i_25_n_0 ;
  wire \sig_byte_cntr[7]_i_26_n_0 ;
  wire \sig_byte_cntr[7]_i_27_n_0 ;
  wire \sig_byte_cntr[7]_i_28_n_0 ;
  wire \sig_byte_cntr[7]_i_29_n_0 ;
  wire \sig_byte_cntr[7]_i_30_n_0 ;
  wire \sig_byte_cntr[7]_i_31_n_0 ;
  wire \sig_byte_cntr[7]_i_32_n_0 ;
  wire \sig_byte_cntr[7]_i_33_n_0 ;
  wire \sig_byte_cntr[7]_i_34_n_0 ;
  wire \sig_byte_cntr[7]_i_35_n_0 ;
  wire \sig_byte_cntr[7]_i_36_n_0 ;
  wire \sig_byte_cntr[7]_i_37_n_0 ;
  wire \sig_byte_cntr[7]_i_38_n_0 ;
  wire \sig_byte_cntr[7]_i_39_n_0 ;
  wire \sig_byte_cntr[7]_i_3_n_0 ;
  wire \sig_byte_cntr[7]_i_40_n_0 ;
  wire \sig_byte_cntr[7]_i_41_n_0 ;
  wire \sig_byte_cntr[7]_i_42_n_0 ;
  wire \sig_byte_cntr[7]_i_43_n_0 ;
  wire \sig_byte_cntr[7]_i_44_n_0 ;
  wire \sig_byte_cntr[7]_i_45_n_0 ;
  wire \sig_byte_cntr[7]_i_46_n_0 ;
  wire \sig_byte_cntr[7]_i_47_n_0 ;
  wire \sig_byte_cntr[7]_i_48_n_0 ;
  wire \sig_byte_cntr[7]_i_49_n_0 ;
  wire \sig_byte_cntr[7]_i_4_n_0 ;
  wire \sig_byte_cntr[7]_i_50_n_0 ;
  wire \sig_byte_cntr[7]_i_51_n_0 ;
  wire \sig_byte_cntr[7]_i_52_n_0 ;
  wire \sig_byte_cntr[7]_i_5_n_0 ;
  wire \sig_byte_cntr[7]_i_6_n_0 ;
  wire \sig_byte_cntr[7]_i_7_n_0 ;
  wire [7:0]\sig_byte_cntr_reg[7] ;
  wire \sig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_7 ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl_accept;
  wire [9:0]\sig_delay_mux_bus[0]_38 ;
  wire [9:0]\sig_delay_mux_bus[1]_40 ;
  wire [9:0]\sig_delay_mux_bus[2]_37 ;
  wire [9:0]\sig_delay_mux_bus[3]_39 ;
  wire [9:0]\sig_delay_mux_bus[4]_36 ;
  wire [9:0]\sig_delay_mux_bus[5]_41 ;
  wire [9:0]\sig_delay_mux_bus[6]_31 ;
  wire [9:0]\sig_delay_mux_bus[7]_32 ;
  wire [9:0]\sig_delay_mux_bus[8]_43 ;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_halted_i_1_n_0;
  wire sig_dre_halted_reg_0;
  wire sig_dre_tvalid_i0;
  wire sig_dre_tvalid_i_i_11_n_0;
  wire sig_dre_tvalid_i_i_12_n_0;
  wire sig_dre_tvalid_i_i_13_n_0;
  wire sig_dre_tvalid_i_i_14_n_0;
  wire sig_dre_tvalid_i_i_15_n_0;
  wire sig_dre_tvalid_i_i_16_n_0;
  wire sig_dre_tvalid_i_i_17_n_0;
  wire sig_dre_tvalid_i_i_18_n_0;
  wire sig_dre_tvalid_i_i_19_n_0;
  wire sig_dre_tvalid_i_i_1_n_0;
  wire sig_dre_tvalid_i_i_20_n_0;
  wire sig_dre_tvalid_i_i_21_n_0;
  wire sig_dre_tvalid_i_i_22_n_0;
  wire sig_dre_tvalid_i_i_23_n_0;
  wire sig_dre_tvalid_i_i_24_n_0;
  wire sig_dre_tvalid_i_i_25_n_0;
  wire sig_dre_tvalid_i_i_26_n_0;
  wire sig_dre_tvalid_i_i_27_n_0;
  wire sig_dre_tvalid_i_i_28_n_0;
  wire sig_dre_tvalid_i_i_29_n_0;
  wire sig_dre_tvalid_i_i_30_n_0;
  wire sig_dre_tvalid_i_i_31_n_0;
  wire sig_dre_tvalid_i_i_32_n_0;
  wire sig_dre_tvalid_i_i_33_n_0;
  wire sig_dre_tvalid_i_i_34_n_0;
  wire sig_dre_tvalid_i_i_35_n_0;
  wire sig_dre_tvalid_i_i_36_n_0;
  wire sig_dre_tvalid_i_i_37_n_0;
  wire sig_dre_tvalid_i_i_38_n_0;
  wire sig_dre_tvalid_i_i_39_n_0;
  wire sig_dre_tvalid_i_i_40_n_0;
  wire sig_dre_tvalid_i_i_41_n_0;
  wire sig_dre_tvalid_i_i_42_n_0;
  wire sig_dre_tvalid_i_i_43_n_0;
  wire sig_dre_tvalid_i_i_5_n_0;
  wire sig_dre_tvalid_i_i_6_n_0;
  wire sig_dre_tvalid_i_i_7_n_0;
  wire sig_dre_tvalid_i_i_8_n_0;
  wire sig_dre_tvalid_i_i_9_n_0;
  wire sig_dre_tvalid_i_reg_0;
  wire [7:0]\sig_final_mux_bus[0]_54 ;
  wire [7:0]\sig_final_mux_bus[10]_42 ;
  wire [7:0]\sig_final_mux_bus[11]_51 ;
  wire [7:0]\sig_final_mux_bus[12]_47 ;
  wire [7:0]\sig_final_mux_bus[13]_48 ;
  wire [7:0]\sig_final_mux_bus[14]_49 ;
  wire [7:0]\sig_final_mux_bus[1]_46 ;
  wire [7:0]\sig_final_mux_bus[2]_55 ;
  wire [7:0]\sig_final_mux_bus[3]_50 ;
  wire [7:0]\sig_final_mux_bus[4]_45 ;
  wire [7:0]\sig_final_mux_bus[5]_44 ;
  wire [7:0]\sig_final_mux_bus[6]_35 ;
  wire [7:0]\sig_final_mux_bus[7]_53 ;
  wire [7:0]\sig_final_mux_bus[8]_52 ;
  wire [7:0]\sig_final_mux_bus[9]_34 ;
  wire sig_final_mux_has_tlast;
  wire sig_flush_db1;
  wire sig_flush_db1_i_1_n_0;
  wire sig_flush_db1_reg_0;
  wire sig_flush_db2;
  wire sig_flush_db2_i_1_n_0;
  wire sig_flush_db2_reg_0;
  wire sig_good_strm_dbeat1_out;
  wire sig_ibtt2dre_tready;
  wire sig_ld_byte_cntr;
  wire sig_need_cmd_flush;
  wire [7:0]\sig_pass_mux_bus[15]_33 ;
  wire sig_rd_fifo;
  wire [3:0]sig_shift_case_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire sig_tlast_out_i_2_n_0;
  wire sig_tlast_out_i_3_n_0;
  wire sig_tlast_out_i_4_n_0;
  wire sig_tlast_out_i_5_n_0;
  wire sig_tlast_out_i_7_n_0;
  wire sig_tlast_out_reg_i_6_n_0;

  LUT5 #(
    .INIT(32'h44444000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .I1(p_9_out_0),
        .I2(sig_flush_db2),
        .I3(sig_dre_halted_reg_0),
        .I4(sig_dre_halted),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_38 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_38 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_38 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_38 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_38 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_38 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_38 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_38 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[0]_38 [9]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .D(\sig_delay_mux_bus[0]_38 [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [0]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .D(\sig_delay_mux_bus[0]_38 [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [1]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .D(\sig_delay_mux_bus[0]_38 [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [2]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .D(\sig_delay_mux_bus[0]_38 [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [3]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .D(\sig_delay_mux_bus[0]_38 [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [4]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .D(\sig_delay_mux_bus[0]_38 [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [5]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .D(\sig_delay_mux_bus[0]_38 [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [6]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .D(\sig_delay_mux_bus[0]_38 [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [7]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .D(\sig_delay_mux_bus[0]_38 [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [9]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF53F)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF53F)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBA0000FFFFFFFF)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0 ),
        .I4(sig_advance_pipe_data237_out),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44450000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0 ),
        .I4(sig_advance_pipe_data237_out),
        .O(p_131_out));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_5_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_6_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_5 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hF53F)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_6 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_6_n_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_131_out),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [0]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_131_out),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [1]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_131_out),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [2]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_131_out),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [3]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_131_out),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [4]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_131_out),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [5]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_131_out),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [6]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_131_out),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [7]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_131_out),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [8]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_131_out),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [9]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444445444444444)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ACACF000)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444445444444444)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC0A0A0)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF303F5F5F)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF303F5F5F)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF303F5F5F)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF53530FFF)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF53530FFF)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF53530FFF)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5454544444445444)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_5_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ));
  LUT5 #(
    .INIT(32'h002200C0)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5554445444444444)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_5_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h002200C0)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_5_n_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [0]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [1]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [2]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [3]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [4]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [5]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [6]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [7]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [8]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3_n_0 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [9]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][0]_i_1 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][1]_i_1 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][2]_i_1 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][3]_i_1 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][4]_i_1 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][5]_i_1 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][6]_i_1 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][7]_i_1 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][8]_i_1 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .O(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][8]_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][8]_0 ),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_3 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ),
        .D(\GEN_DELAY_REG[12].sig_delay_data_reg[12][0]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [0]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ),
        .D(\GEN_DELAY_REG[12].sig_delay_data_reg[12][1]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [1]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ),
        .D(\GEN_DELAY_REG[12].sig_delay_data_reg[12][2]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [2]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ),
        .D(\GEN_DELAY_REG[12].sig_delay_data_reg[12][3]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [3]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ),
        .D(\GEN_DELAY_REG[12].sig_delay_data_reg[12][4]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [4]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ),
        .D(\GEN_DELAY_REG[12].sig_delay_data_reg[12][5]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [5]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ),
        .D(\GEN_DELAY_REG[12].sig_delay_data_reg[12][6]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [6]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ),
        .D(\GEN_DELAY_REG[12].sig_delay_data_reg[12][7]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [7]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ),
        .D(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][8]_0 ),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [8]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 ),
        .D(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_3_n_0 ),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [9]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C000A0000)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0003020000000200)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0003020000000200)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C000A0000)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C000A0000)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0003020000000200)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C000A0000)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C000A0000)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C000A0000)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][8]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(p_0_in118_in));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1 
       (.I0(p_0_in118_in),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2800200008000000)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_2 
       (.I0(sig_advance_pipe_data237_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .O(p_119_out));
  LUT6 #(
    .INIT(64'h0000000C000A0000)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3_n_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_119_out),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [0]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_119_out),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [1]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_119_out),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [2]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_119_out),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [3]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_119_out),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [4]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_119_out),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [5]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_119_out),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [6]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_119_out),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [7]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_119_out),
        .D(p_0_in118_in),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [8]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_119_out),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [9]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h70FF)) 
    \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I2(sig_advance_pipe_data237_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_2 
       (.I0(sig_advance_pipe_data237_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .O(p_115_out));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_115_out),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [0]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_115_out),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [1]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_115_out),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [2]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_115_out),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [3]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_115_out),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [4]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_115_out),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [5]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_115_out),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [6]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_115_out),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [7]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_115_out),
        .D(1'b1),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [8]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_115_out),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [9]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_40 [0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_40 [1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFAAAEEAAFAAA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_40 [2]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFAAAEEAAFAAA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_40 [3]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFAAAEEAAFAAA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_40 [4]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_40 [5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFAAAEEAAFAAA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_40 [6]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFAAAEEAAFAAA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_40 [7]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5_n_0 ),
        .O(D));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 
       (.I0(D),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[1]_40 [9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ),
        .D(\sig_delay_mux_bus[1]_40 [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [0]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ),
        .D(\sig_delay_mux_bus[1]_40 [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [1]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ),
        .D(\sig_delay_mux_bus[1]_40 [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [2]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ),
        .D(\sig_delay_mux_bus[1]_40 [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [3]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ),
        .D(\sig_delay_mux_bus[1]_40 [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [4]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ),
        .D(\sig_delay_mux_bus[1]_40 [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [5]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ),
        .D(\sig_delay_mux_bus[1]_40 [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [6]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ),
        .D(\sig_delay_mux_bus[1]_40 [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [7]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ),
        .D(D),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [8]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 ),
        .D(\sig_delay_mux_bus[1]_40 [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [9]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_6_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_6 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4_n_0 ),
        .I1(sig_shift_case_reg[2]),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0 ),
        .I1(sig_shift_case_reg[2]),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_6_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_5 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_6 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFEEEEEEEFEEE)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[2]_37 [3]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00AC000000000000)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_6_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_5 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_6 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0 ),
        .I1(sig_shift_case_reg[2]),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4_n_0 ),
        .I1(sig_shift_case_reg[2]),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_5 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFEEEEEEEFEEE)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[2]_37 [7]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CA000000000000)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFEEEEEEEFEEE)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00AC000000000000)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFEEEEEEEFEEE)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_3 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[2]_37 [9]));
  LUT6 #(
    .INIT(64'hF0CC0000AA000000)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CA000000000000)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ),
        .D(\sig_delay_mux_bus[2]_37 [0]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_37 [0]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ),
        .D(\sig_delay_mux_bus[2]_37 [1]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_37 [1]),
        .S(sig_shift_case_reg[3]));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ),
        .D(\sig_delay_mux_bus[2]_37 [2]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_37 [2]),
        .S(sig_shift_case_reg[3]));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ),
        .D(\sig_delay_mux_bus[2]_37 [3]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ),
        .D(\sig_delay_mux_bus[2]_37 [4]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_37 [4]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ),
        .D(\sig_delay_mux_bus[2]_37 [5]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_37 [5]),
        .S(sig_shift_case_reg[3]));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ),
        .D(\sig_delay_mux_bus[2]_37 [6]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_37 [6]),
        .S(sig_shift_case_reg[3]));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ),
        .D(\sig_delay_mux_bus[2]_37 [7]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 ),
        .D(\sig_delay_mux_bus[2]_37 [9]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF3AFF3AFFF0FF30)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4_n_0 ),
        .I4(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[3]_39 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[3]_39 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[3]_39 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[3]_39 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[3]_39 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[3]_39 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4_n_0 ),
        .O(\sig_delay_mux_bus[3]_39 [7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_5 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5_n_0 ),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_3 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[3]_39 [9]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ),
        .D(\sig_delay_mux_bus[3]_39 [0]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [0]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ),
        .D(\sig_delay_mux_bus[3]_39 [1]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [1]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][1]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[3]_39 [1]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ),
        .D(\sig_delay_mux_bus[3]_39 [2]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [2]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ),
        .D(\sig_delay_mux_bus[3]_39 [3]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [3]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ),
        .D(\sig_delay_mux_bus[3]_39 [4]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [4]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ),
        .D(\sig_delay_mux_bus[3]_39 [5]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [5]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ),
        .D(\sig_delay_mux_bus[3]_39 [6]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [6]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ),
        .D(\sig_delay_mux_bus[3]_39 [7]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [7]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [8]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 ),
        .D(\sig_delay_mux_bus[3]_39 [9]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [9]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[4]_36 [0]));
  LUT6 #(
    .INIT(64'hF0CC0000AA000000)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[4]_36 [1]));
  LUT6 #(
    .INIT(64'hF0CC0000AA000000)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[4]_36 [2]));
  LUT6 #(
    .INIT(64'hF0CC0000AA000000)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[4]_36 [3]));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[4]_36 [4]));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[4]_36 [5]));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[4]_36 [6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[4]_36 [7]));
  LUT6 #(
    .INIT(64'hF0CC0000AA000000)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ));
  LUT6 #(
    .INIT(64'hF0CC0000AA000000)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_3 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4_n_0 ),
        .O(\sig_delay_mux_bus[4]_36 [9]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ),
        .D(\sig_delay_mux_bus[4]_36 [0]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [0]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ),
        .D(\sig_delay_mux_bus[4]_36 [1]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [1]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ),
        .D(\sig_delay_mux_bus[4]_36 [2]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [2]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ),
        .D(\sig_delay_mux_bus[4]_36 [3]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [3]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ),
        .D(\sig_delay_mux_bus[4]_36 [4]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [4]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ),
        .D(\sig_delay_mux_bus[4]_36 [5]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [5]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ),
        .D(\sig_delay_mux_bus[4]_36 [6]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [6]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ),
        .D(\sig_delay_mux_bus[4]_36 [7]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [7]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [8]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 ),
        .D(\sig_delay_mux_bus[4]_36 [9]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [9]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[5]_41 [0]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_3 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_3 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[5]_41 [3]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_3 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[5]_41 [5]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002F2C2320)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_3 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF0CC0000AA000000)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 ),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[5]_41 [9]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ),
        .D(\sig_delay_mux_bus[5]_41 [0]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [0]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ),
        .D(\sig_delay_mux_bus[5]_41 [1]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [1]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][1]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[5]_41 [1]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ),
        .D(\sig_delay_mux_bus[5]_41 [2]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [2]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][2]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[5]_41 [2]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ),
        .D(\sig_delay_mux_bus[5]_41 [3]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [3]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ),
        .D(\sig_delay_mux_bus[5]_41 [4]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [4]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][4]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[5]_41 [4]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ),
        .D(\sig_delay_mux_bus[5]_41 [5]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [5]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ),
        .D(\sig_delay_mux_bus[5]_41 [6]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [6]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][6]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[5]_41 [6]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ),
        .D(\sig_delay_mux_bus[5]_41 [7]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [7]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][7]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[5]_41 [7]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 ),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [8]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 ),
        .D(\sig_delay_mux_bus[5]_41 [9]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [9]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_6_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_6_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_6_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000B0008)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3_n_0 ),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I5(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4_n_0 ),
        .O(\sig_delay_mux_bus[6]_31 [6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I2(sig_shift_case_reg[0]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_5_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_5 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ),
        .D(\sig_delay_mux_bus[6]_31 [0]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [0]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_31 [0]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ),
        .D(\sig_delay_mux_bus[6]_31 [1]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [1]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][1]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_31 [1]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ),
        .D(\sig_delay_mux_bus[6]_31 [2]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [2]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][2]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_31 [2]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ),
        .D(\sig_delay_mux_bus[6]_31 [3]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [3]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][3]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_31 [3]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ),
        .D(\sig_delay_mux_bus[6]_31 [4]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [4]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][4]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_31 [4]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ),
        .D(\sig_delay_mux_bus[6]_31 [5]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [5]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][5]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_31 [5]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ),
        .D(\sig_delay_mux_bus[6]_31 [6]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [6]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ),
        .D(\sig_delay_mux_bus[6]_31 [7]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [7]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][7]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_31 [7]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [8]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 ),
        .D(\sig_delay_mux_bus[6]_31 [9]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [9]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_i_3 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[6]_31 [9]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  LUT6 #(
    .INIT(64'hCECECECECCCCFCCC)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[7]_32 [0]));
  LUT6 #(
    .INIT(64'hF0CC0000AA000000)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF0F8F8)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_3_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[7]_32 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_3 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFCCCCCCECECECEC)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[7]_32 [2]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[7]_32 [3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[7]_32 [4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF0F8F8)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[7]_32 [5]));
  LUT6 #(
    .INIT(64'hF0CC0000AA000000)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[7]_32 [6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[7]_32 [7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_3_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 ),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCECCFECCCECCCEC)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_3 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[7]_32 [9]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ),
        .D(\sig_delay_mux_bus[7]_32 [0]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [0]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ),
        .D(\sig_delay_mux_bus[7]_32 [1]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [1]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ),
        .D(\sig_delay_mux_bus[7]_32 [2]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [2]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ),
        .D(\sig_delay_mux_bus[7]_32 [3]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [3]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ),
        .D(\sig_delay_mux_bus[7]_32 [4]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [4]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ),
        .D(\sig_delay_mux_bus[7]_32 [5]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [5]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ),
        .D(\sig_delay_mux_bus[7]_32 [6]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [6]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ),
        .D(\sig_delay_mux_bus[7]_32 [7]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [7]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 ),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [8]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 ),
        .D(\sig_delay_mux_bus[7]_32 [9]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [9]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[8]_43 [0]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[8]_43 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[8]_43 [2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[8]_43 [3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[8]_43 [4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[8]_43 [5]));
  LUT6 #(
    .INIT(64'hC808C0C0C8080000)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[8]_43 [6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[8]_43 [7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .O(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][8]_0 ),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_3 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[8]_43 [9]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ),
        .D(\sig_delay_mux_bus[8]_43 [0]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [0]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ),
        .D(\sig_delay_mux_bus[8]_43 [1]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [1]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ),
        .D(\sig_delay_mux_bus[8]_43 [2]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [2]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ),
        .D(\sig_delay_mux_bus[8]_43 [3]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [3]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ),
        .D(\sig_delay_mux_bus[8]_43 [4]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [4]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ),
        .D(\sig_delay_mux_bus[8]_43 [5]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [5]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ),
        .D(\sig_delay_mux_bus[8]_43 [6]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [6]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ),
        .D(\sig_delay_mux_bus[8]_43 [7]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [7]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ),
        .D(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][8]_0 ),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [8]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 ),
        .D(\sig_delay_mux_bus[8]_43 [9]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [9]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5444444454545454)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0F0C000A000C00)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF53F)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555004055555540)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h002200C0)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_4 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5444444454545454)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0F0C000A000C00)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5540555555405540)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ),
        .I5(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3E0E320200000000)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5540555555405540)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ),
        .I5(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3E0E320200000000)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555004055555540)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h002200C0)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_4 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5444444454545454)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC0A0A0)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF53F)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555100055555444)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A00000C0CF000)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF53F)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_4 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5454445444544454)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0 ),
        .I4(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ));
  LUT6 #(
    .INIT(64'h0A0F0C000A000C00)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ),
        .I1(sig_advance_pipe_data237_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5540555555405540)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_6_n_0 ),
        .I4(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ),
        .I5(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3E0E320200000000)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_6 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_6_n_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [0]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [1]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [2]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [3]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [4]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [5]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [6]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [7]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [8]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [9]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000000000)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(sig_flush_db2_reg_0),
        .I1(out),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_need_cmd_flush),
        .I4(lsig_cmd_fetch_pause),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_sm_ld_dre_cmd_reg));
  LUT5 #(
    .INIT(32'h55C00000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(sig_sm_pop_cmd_fifo),
        .I1(lsig_set_eop),
        .I2(lsig_cmd_fetch_pause),
        .I3(sig_need_cmd_flush),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_sm_pop_cmd_fifo_reg));
  LUT6 #(
    .INIT(64'hFF7FFF0000000000)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(din[144]),
        .I3(lsig_set_eop),
        .I4(lsig_eop_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_dre_tvalid_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(\GEN_INCLUDE_DRE.lsig_eop_reg_reg ),
        .I3(\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ),
        .O(lsig_set_eop));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [8]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ),
        .D(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 [0]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ),
        .D(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 [1]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ),
        .D(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 [2]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ),
        .D(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 [3]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ),
        .D(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 [4]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ),
        .D(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 [5]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ),
        .D(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 [6]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ),
        .D(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 [7]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 ),
        .D(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 [8]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ),
        .D(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 [0]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ),
        .D(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 [1]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ),
        .D(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 [2]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ),
        .D(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 [3]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ),
        .D(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 [4]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ),
        .D(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 [5]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ),
        .D(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 [6]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ),
        .D(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 [7]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ),
        .D(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 [8]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ),
        .D(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 [0]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ),
        .D(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 [1]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ),
        .D(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 [2]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ),
        .D(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 [3]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ),
        .D(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 [4]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ),
        .D(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 [5]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ),
        .D(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 [6]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ),
        .D(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 [7]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ),
        .D(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 [8]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ),
        .D(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 [0]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ),
        .D(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 [1]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ),
        .D(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 [2]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ),
        .D(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 [3]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ),
        .D(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 [4]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ),
        .D(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 [5]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ),
        .D(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 [6]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ),
        .D(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 [7]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ),
        .D(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 [8]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 [0]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 [1]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 [2]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 [3]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 [4]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 [5]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 [6]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 [7]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 [8]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 [0]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 [1]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 [2]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 [3]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 [4]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 [5]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 [6]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 [7]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 [8]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [0]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [1]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [2]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [3]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [4]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [5]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [6]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [7]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 [0]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 [1]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 [2]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 [3]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 [4]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 [5]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 [6]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 [7]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 ),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 [8]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [0]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [1]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [2]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [3]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [4]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [5]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [6]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [7]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [8]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ),
        .D(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 [0]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ),
        .D(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 [1]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ),
        .D(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 [2]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ),
        .D(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 [3]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ),
        .D(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 [4]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ),
        .D(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 [5]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ),
        .D(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 [6]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ),
        .D(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 [7]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 ),
        .D(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 [8]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ),
        .D(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 [0]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ),
        .D(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 [1]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ),
        .D(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 [2]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ),
        .D(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 [3]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ),
        .D(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 [4]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ),
        .D(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 [5]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ),
        .D(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 [6]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ),
        .D(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 [7]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 ),
        .D(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 [8]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ),
        .D(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 [0]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ),
        .D(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 [1]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ),
        .D(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 [2]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ),
        .D(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 [3]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ),
        .D(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 [4]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ),
        .D(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 [5]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ),
        .D(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 [6]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ),
        .D(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 [7]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ),
        .D(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 [8]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 [0]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 [1]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 [2]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 [3]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 [4]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 [5]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 [6]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 [7]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 [8]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ),
        .D(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 [0]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ),
        .D(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 [1]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ),
        .D(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 [2]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ),
        .D(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 [3]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ),
        .D(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 [4]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ),
        .D(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 [5]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ),
        .D(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 [6]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ),
        .D(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 [7]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 ),
        .D(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 [8]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ),
        .D(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 [0]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ),
        .D(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 [1]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ),
        .D(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 [2]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ),
        .D(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 [3]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ),
        .D(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 [4]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ),
        .D(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 [5]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ),
        .D(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 [6]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ),
        .D(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 [7]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 ),
        .D(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 [8]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_flush_db2),
        .I2(sig_dre_halted_reg_0),
        .I3(sig_dre_halted),
        .O(sig_cntl_accept));
  LUT3 #(
    .INIT(8'h45)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_6 
       (.I0(sig_dre_halted),
        .I1(sig_ibtt2dre_tready),
        .I2(sig_dre2ibtt_tvalid),
        .O(sig_dre_halted_reg_0));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 [0]),
        .Q(sig_shift_case_reg[0]),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_1 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 [1]),
        .Q(sig_shift_case_reg[1]),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_1 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 [2]),
        .Q(sig_shift_case_reg[2]),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_2 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 [3]),
        .Q(sig_shift_case_reg[3]),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_8 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_3 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[3]),
        .I4(sig_shift_case_reg[2]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [0]),
        .O(\sig_final_mux_bus[0]_54 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[3]),
        .I4(sig_shift_case_reg[2]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [1]),
        .O(\sig_final_mux_bus[0]_54 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[3]),
        .I4(sig_shift_case_reg[2]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [2]),
        .O(\sig_final_mux_bus[0]_54 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [3]),
        .O(\sig_final_mux_bus[0]_54 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [4]),
        .O(\sig_final_mux_bus[0]_54 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[3]),
        .I4(sig_shift_case_reg[2]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [5]),
        .O(\sig_final_mux_bus[0]_54 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[3]),
        .I4(sig_shift_case_reg[2]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [6]),
        .O(\sig_final_mux_bus[0]_54 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [7]),
        .O(\sig_final_mux_bus[0]_54 [7]));
  LUT6 #(
    .INIT(64'h08000888FFFFFFFF)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2 
       (.I0(sig_advance_pipe_data237_out),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .O(p_111_out));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .O(p_0_in110_in));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_111_out),
        .D(\sig_final_mux_bus[0]_54 [0]),
        .Q(din[0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_111_out),
        .D(\sig_final_mux_bus[0]_54 [1]),
        .Q(din[1]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_111_out),
        .D(\sig_final_mux_bus[0]_54 [2]),
        .Q(din[2]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_111_out),
        .D(\sig_final_mux_bus[0]_54 [3]),
        .Q(din[3]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_111_out),
        .D(\sig_final_mux_bus[0]_54 [4]),
        .Q(din[4]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_111_out),
        .D(\sig_final_mux_bus[0]_54 [5]),
        .Q(din[5]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_111_out),
        .D(\sig_final_mux_bus[0]_54 [6]),
        .Q(din[6]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_111_out),
        .D(\sig_final_mux_bus[0]_54 [7]),
        .Q(din[7]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_111_out),
        .D(p_0_in110_in),
        .Q(din[128]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [0]),
        .O(\sig_final_mux_bus[10]_42 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4_n_0 ),
        .I4(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_5_n_0 ),
        .O(\sig_final_mux_bus[10]_42 [1]));
  LUT6 #(
    .INIT(64'hCA00000FCA000000)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h02220220)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_5 
       (.I0(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [2]),
        .O(\sig_final_mux_bus[10]_42 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_4_n_0 ),
        .I4(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [3]),
        .O(\sig_final_mux_bus[10]_42 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4_n_0 ),
        .I4(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [4]),
        .O(\sig_final_mux_bus[10]_42 [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4_n_0 ),
        .I4(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_5_n_0 ),
        .O(\sig_final_mux_bus[10]_42 [5]));
  LUT6 #(
    .INIT(64'hCA00000FCA000000)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h02220220)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_5 
       (.I0(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [6]),
        .O(\sig_final_mux_bus[10]_42 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4_n_0 ),
        .I4(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [7]),
        .O(\sig_final_mux_bus[10]_42 [7]));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [8]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7_n_0 ),
        .I4(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFC1)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7_n_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ),
        .D(\sig_final_mux_bus[10]_42 [0]),
        .Q(din[80]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ),
        .D(\sig_final_mux_bus[10]_42 [1]),
        .Q(din[81]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ),
        .D(\sig_final_mux_bus[10]_42 [2]),
        .Q(din[82]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ),
        .D(\sig_final_mux_bus[10]_42 [3]),
        .Q(din[83]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ),
        .D(\sig_final_mux_bus[10]_42 [4]),
        .Q(din[84]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ),
        .D(\sig_final_mux_bus[10]_42 [5]),
        .Q(din[85]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ),
        .D(\sig_final_mux_bus[10]_42 [6]),
        .Q(din[86]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ),
        .D(\sig_final_mux_bus[10]_42 [7]),
        .Q(din[87]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ),
        .Q(din[138]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF80000FFF8FFF8)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2_n_0 ),
        .I3(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [0]),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ),
        .O(\sig_final_mux_bus[11]_51 [0]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0F0A0F0A0F0AFC)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFEAFFEA)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [1]),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ),
        .O(\sig_final_mux_bus[11]_51 [1]));
  LUT6 #(
    .INIT(64'h00000000F838C808)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_5_n_0 ),
        .O(\sig_final_mux_bus[11]_51 [2]));
  LUT6 #(
    .INIT(64'hAAC0000FAAC00000)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_6_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_4 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00002228)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_5 
       (.I0(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_6 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAFAEAEAAAA)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [3]),
        .O(\sig_final_mux_bus[11]_51 [3]));
  LUT6 #(
    .INIT(64'hF888FF88F8888888)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I2(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAFAEAEAAAA)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [4]),
        .O(\sig_final_mux_bus[11]_51 [4]));
  LUT6 #(
    .INIT(64'hFF88F8888888F888)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I2(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFEAFFEA)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [5]),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ),
        .O(\sig_final_mux_bus[11]_51 [5]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hE020)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFF8FFF8)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_1 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2_n_0 ),
        .I3(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [6]),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ),
        .O(\sig_final_mux_bus[11]_51 [6]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hE020)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_3 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFEAFFEA)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [7]),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ),
        .O(\sig_final_mux_bus[11]_51 [7]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0154)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][8]_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAAAEAFAAAAAEAA)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [8]),
        .O(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][8]_0 ));
  LUT5 #(
    .INIT(32'hCAF0CA00)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(sig_shift_case_reg[2]),
        .I4(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ),
        .D(\sig_final_mux_bus[11]_51 [0]),
        .Q(din[88]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ),
        .D(\sig_final_mux_bus[11]_51 [1]),
        .Q(din[89]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ),
        .D(\sig_final_mux_bus[11]_51 [2]),
        .Q(din[90]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ),
        .D(\sig_final_mux_bus[11]_51 [3]),
        .Q(din[91]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ),
        .D(\sig_final_mux_bus[11]_51 [4]),
        .Q(din[92]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ),
        .D(\sig_final_mux_bus[11]_51 [5]),
        .Q(din[93]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ),
        .D(\sig_final_mux_bus[11]_51 [6]),
        .Q(din[94]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ),
        .D(\sig_final_mux_bus[11]_51 [7]),
        .Q(din[95]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 ),
        .D(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][8]_0 ),
        .Q(din[139]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAEAAAAAAAEA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [0]),
        .O(\sig_final_mux_bus[12]_47 [0]));
  LUT5 #(
    .INIT(32'hCAF0CA00)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2_n_0 ),
        .I1(sig_shift_case_reg[3]),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0 ),
        .I3(sig_shift_case_reg[2]),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_3_n_0 ),
        .O(\sig_final_mux_bus[12]_47 [1]));
  LUT5 #(
    .INIT(32'hAA03AA00)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000A8)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_3 
       (.I0(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(sig_shift_case_reg[3]),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFAFAFF00FAFA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .I2(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_3_n_0 ),
        .I3(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [2]),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .O(\sig_final_mux_bus[12]_47 [2]));
  LUT6 #(
    .INIT(64'h00000000DD1DD111)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE020)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_3 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAFAEAAAEAA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [3]),
        .O(\sig_final_mux_bus[12]_47 [3]));
  LUT6 #(
    .INIT(64'hFFFF8C808C808C80)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0 ),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAEAAAAAAAEA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [4]),
        .O(\sig_final_mux_bus[12]_47 [4]));
  LUT5 #(
    .INIT(32'hCAF0CA00)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAEAAAAAAAEA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [5]),
        .O(\sig_final_mux_bus[12]_47 [5]));
  LUT5 #(
    .INIT(32'hCAF0CA00)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAFAEAAAEAA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [6]),
        .O(\sig_final_mux_bus[12]_47 [6]));
  LUT6 #(
    .INIT(64'hFFFF8C808C808C80)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0 ),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0AFA0AFA0)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAFAEAAAEAA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [7]),
        .O(\sig_final_mux_bus[12]_47 [7]));
  LUT6 #(
    .INIT(64'hF888FF88F8888888)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ));
  LUT5 #(
    .INIT(32'hAA03AA00)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000A8)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5 
       (.I0(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ),
        .D(\sig_final_mux_bus[12]_47 [0]),
        .Q(din[96]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ),
        .D(\sig_final_mux_bus[12]_47 [1]),
        .Q(din[97]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ),
        .D(\sig_final_mux_bus[12]_47 [2]),
        .Q(din[98]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ),
        .D(\sig_final_mux_bus[12]_47 [3]),
        .Q(din[99]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ),
        .D(\sig_final_mux_bus[12]_47 [4]),
        .Q(din[100]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ),
        .D(\sig_final_mux_bus[12]_47 [5]),
        .Q(din[101]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ),
        .D(\sig_final_mux_bus[12]_47 [6]),
        .Q(din[102]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ),
        .D(\sig_final_mux_bus[12]_47 [7]),
        .Q(din[103]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ),
        .Q(din[140]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3_n_0 ),
        .O(\sig_final_mux_bus[13]_48 [0]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020200)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3 
       (.I0(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3_n_0 ),
        .O(\sig_final_mux_bus[13]_48 [1]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020200)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3 
       (.I0(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00060000FFFFFFFF)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [2]),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2_n_0 ),
        .O(\sig_final_mux_bus[13]_48 [2]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0 ),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3_n_0 ),
        .O(\sig_final_mux_bus[13]_48 [3]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020200)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3 
       (.I0(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0 ),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3_n_0 ),
        .O(\sig_final_mux_bus[13]_48 [4]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020200)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3 
       (.I0(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3_n_0 ),
        .O(\sig_final_mux_bus[13]_48 [5]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020200)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3 
       (.I0(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00060000FFFFFFFF)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [6]),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2_n_0 ),
        .O(\sig_final_mux_bus[13]_48 [6]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3_n_0 ),
        .I1(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00060000FFFFFFFF)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [7]),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2_n_0 ),
        .O(\sig_final_mux_bus[13]_48 [7]));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0 ),
        .I1(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00020200)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5 
       (.I0(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ),
        .D(\sig_final_mux_bus[13]_48 [0]),
        .Q(din[104]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ),
        .D(\sig_final_mux_bus[13]_48 [1]),
        .Q(din[105]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ),
        .D(\sig_final_mux_bus[13]_48 [2]),
        .Q(din[106]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ),
        .D(\sig_final_mux_bus[13]_48 [3]),
        .Q(din[107]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ),
        .D(\sig_final_mux_bus[13]_48 [4]),
        .Q(din[108]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ),
        .D(\sig_final_mux_bus[13]_48 [5]),
        .Q(din[109]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ),
        .D(\sig_final_mux_bus[13]_48 [6]),
        .Q(din[110]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ),
        .D(\sig_final_mux_bus[13]_48 [7]),
        .Q(din[111]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 ),
        .Q(din[141]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEAAAAAAAEA)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [0]),
        .O(\sig_final_mux_bus[14]_49 [0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hC5F5C505)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_6_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF80FFB3)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0 ),
        .I3(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_4_n_0 ),
        .O(\sig_final_mux_bus[14]_49 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A000A0F0A000A0C)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_3 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [1]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [2]),
        .O(\sig_final_mux_bus[14]_49 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_6_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFABABAB)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I4(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [3]),
        .O(\sig_final_mux_bus[14]_49 [3]));
  LUT6 #(
    .INIT(64'hFF88F8888888F888)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEAAAAAAAEA)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [4]),
        .O(\sig_final_mux_bus[14]_49 [4]));
  LUT5 #(
    .INIT(32'hD1DDD111)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_4_n_0 ),
        .O(\sig_final_mux_bus[14]_49 [5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h55575555)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_4 
       (.I0(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF80FFB3)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2_n_0 ),
        .I3(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_4_n_0 ),
        .O(\sig_final_mux_bus[14]_49 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2023202320232020)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [6]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [7]),
        .O(\sig_final_mux_bus[14]_49 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEAAAAAAAEA)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [8]),
        .O(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ));
  LUT5 #(
    .INIT(32'hF5C505C5)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ),
        .D(\sig_final_mux_bus[14]_49 [0]),
        .Q(din[112]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ),
        .D(\sig_final_mux_bus[14]_49 [1]),
        .Q(din[113]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ),
        .D(\sig_final_mux_bus[14]_49 [2]),
        .Q(din[114]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ),
        .D(\sig_final_mux_bus[14]_49 [3]),
        .Q(din[115]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ),
        .D(\sig_final_mux_bus[14]_49 [4]),
        .Q(din[116]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ),
        .D(\sig_final_mux_bus[14]_49 [5]),
        .Q(din[117]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ),
        .D(\sig_final_mux_bus[14]_49 [6]),
        .Q(din[118]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ),
        .D(\sig_final_mux_bus[14]_49 [7]),
        .Q(din[119]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ),
        .Q(din[142]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0 ),
        .O(\sig_pass_mux_bus[15]_33 [0]));
  LUT6 #(
    .INIT(64'h00FF000200000002)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_1 
       (.I0(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_4_n_0 ),
        .O(\sig_pass_mux_bus[15]_33 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2_n_0 ),
        .O(\sig_pass_mux_bus[15]_33 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_4_n_0 ),
        .O(\sig_pass_mux_bus[15]_33 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_4_n_0 ),
        .O(\sig_pass_mux_bus[15]_33 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3_n_0 ),
        .O(\sig_pass_mux_bus[15]_33 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_3_n_0 ),
        .O(\sig_pass_mux_bus[15]_33 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_4_n_0 ),
        .O(\sig_pass_mux_bus[15]_33 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(p_0_in50_in),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_3 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ),
        .O(p_0_in50_in));
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 ),
        .D(\sig_pass_mux_bus[15]_33 [0]),
        .Q(din[120]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 ),
        .D(\sig_pass_mux_bus[15]_33 [1]),
        .Q(din[121]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 ),
        .D(\sig_pass_mux_bus[15]_33 [2]),
        .Q(din[122]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 ),
        .D(\sig_pass_mux_bus[15]_33 [3]),
        .Q(din[123]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 ),
        .D(\sig_pass_mux_bus[15]_33 [4]),
        .Q(din[124]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 ),
        .D(\sig_pass_mux_bus[15]_33 [5]),
        .Q(din[125]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 ),
        .D(\sig_pass_mux_bus[15]_33 [6]),
        .Q(din[126]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 ),
        .D(\sig_pass_mux_bus[15]_33 [7]),
        .Q(din[127]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 ),
        .D(p_0_in50_in),
        .Q(din[143]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBB8888B8888888B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [0]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .O(\sig_final_mux_bus[1]_46 [0]));
  LUT6 #(
    .INIT(64'hBB8888B8888888B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [1]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .O(\sig_final_mux_bus[1]_46 [1]));
  LUT6 #(
    .INIT(64'hBB8888B8888888B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [2]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .O(\sig_final_mux_bus[1]_46 [2]));
  LUT6 #(
    .INIT(64'hBB8888B8888888B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [3]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .O(\sig_final_mux_bus[1]_46 [3]));
  LUT6 #(
    .INIT(64'hBB8888B8888888B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [4]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .O(\sig_final_mux_bus[1]_46 [4]));
  LUT6 #(
    .INIT(64'hBB8888B8888888B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [5]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .O(\sig_final_mux_bus[1]_46 [5]));
  LUT6 #(
    .INIT(64'hBB8888B8888888B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [6]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .O(\sig_final_mux_bus[1]_46 [6]));
  LUT6 #(
    .INIT(64'hBB8888B8888888B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [7]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .O(\sig_final_mux_bus[1]_46 [7]));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBB8888B8888888B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [8]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ),
        .D(\sig_final_mux_bus[1]_46 [0]),
        .Q(din[8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ),
        .D(\sig_final_mux_bus[1]_46 [1]),
        .Q(din[9]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ),
        .D(\sig_final_mux_bus[1]_46 [2]),
        .Q(din[10]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ),
        .D(\sig_final_mux_bus[1]_46 [3]),
        .Q(din[11]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ),
        .D(\sig_final_mux_bus[1]_46 [4]),
        .Q(din[12]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ),
        .D(\sig_final_mux_bus[1]_46 [5]),
        .Q(din[13]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ),
        .D(\sig_final_mux_bus[1]_46 [6]),
        .Q(din[14]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ),
        .D(\sig_final_mux_bus[1]_46 [7]),
        .Q(din[15]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ),
        .D(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ),
        .Q(din[129]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2F0000002F00)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [0]),
        .O(\sig_final_mux_bus[2]_55 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE7F7FFFFE)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAAAAB0AAAAAA8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(sig_shift_case_reg[2]),
        .I4(sig_shift_case_reg[3]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_55 [1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAAAAB0AAAAAA8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(sig_shift_case_reg[2]),
        .I4(sig_shift_case_reg[3]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_55 [2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAAAAB0AAAAAA8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(sig_shift_case_reg[2]),
        .I4(sig_shift_case_reg[3]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_55 [3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2E220F002E22)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [4]),
        .O(\sig_final_mux_bus[2]_55 [4]));
  LUT6 #(
    .INIT(64'hEAAAAAAB2AAAAAA8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3FFE)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAAAAB0AAAAAA8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(sig_shift_case_reg[2]),
        .I4(sig_shift_case_reg[3]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_55 [5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAAAAB0AAAAAA8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(sig_shift_case_reg[2]),
        .I4(sig_shift_case_reg[3]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_55 [6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAAAAB0AAAAAA8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(sig_shift_case_reg[2]),
        .I4(sig_shift_case_reg[3]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_55 [7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5F5300035F535F53)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [8]),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAB2AAAAAA8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ),
        .D(\sig_final_mux_bus[2]_55 [0]),
        .Q(din[16]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ),
        .D(\sig_final_mux_bus[2]_55 [1]),
        .Q(din[17]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ),
        .D(\sig_final_mux_bus[2]_55 [2]),
        .Q(din[18]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ),
        .D(\sig_final_mux_bus[2]_55 [3]),
        .Q(din[19]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ),
        .D(\sig_final_mux_bus[2]_55 [4]),
        .Q(din[20]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ),
        .D(\sig_final_mux_bus[2]_55 [5]),
        .Q(din[21]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ),
        .D(\sig_final_mux_bus[2]_55 [6]),
        .Q(din[22]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ),
        .D(\sig_final_mux_bus[2]_55 [7]),
        .Q(din[23]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ),
        .D(1'b1),
        .Q(din[130]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFAEEEEEEAAEEE)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .O(\sig_final_mux_bus[3]_50 [0]));
  LUT6 #(
    .INIT(64'hA0A0C0C0A0FFC0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [1]),
        .O(\sig_final_mux_bus[3]_50 [1]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFAEEEEEEAAEEE)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .O(\sig_final_mux_bus[3]_50 [2]));
  LUT6 #(
    .INIT(64'hA0A0C0C0A0FFC0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [3]),
        .O(\sig_final_mux_bus[3]_50 [3]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFAEEEEEEAAEEE)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .O(\sig_final_mux_bus[3]_50 [4]));
  LUT6 #(
    .INIT(64'hA0A0C0C0A0FFC0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [5]),
        .O(\sig_final_mux_bus[3]_50 [5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I5(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [6]),
        .O(\sig_final_mux_bus[3]_50 [6]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [7]),
        .O(\sig_final_mux_bus[3]_50 [7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I5(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hE001)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFAEEEEEEAAEEE)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]_0 ));
  LUT6 #(
    .INIT(64'hA0A0C0C0A0FFC0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_6_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_6 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_6_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .D(\sig_final_mux_bus[3]_50 [0]),
        .Q(din[24]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .D(\sig_final_mux_bus[3]_50 [1]),
        .Q(din[25]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .D(\sig_final_mux_bus[3]_50 [2]),
        .Q(din[26]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .D(\sig_final_mux_bus[3]_50 [3]),
        .Q(din[27]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .D(\sig_final_mux_bus[3]_50 [4]),
        .Q(din[28]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .D(\sig_final_mux_bus[3]_50 [5]),
        .Q(din[29]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .D(\sig_final_mux_bus[3]_50 [6]),
        .Q(din[30]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .D(\sig_final_mux_bus[3]_50 [7]),
        .Q(din[31]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .D(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]_0 ),
        .Q(din[131]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFFFFEAAAAAAAA)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[3]),
        .I4(sig_shift_case_reg[2]),
        .I5(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [0]),
        .O(\sig_final_mux_bus[4]_45 [0]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8000033B8000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFFFFEAAAAAAAA)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[3]),
        .I4(sig_shift_case_reg[2]),
        .I5(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [1]),
        .O(\sig_final_mux_bus[4]_45 [1]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8000033B8000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFFFFEAAAAAAAA)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[3]),
        .I4(sig_shift_case_reg[2]),
        .I5(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [2]),
        .O(\sig_final_mux_bus[4]_45 [2]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8000033B8000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEFEFEEEEEEEE)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [3]),
        .O(\sig_final_mux_bus[4]_45 [3]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I5(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000001110000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFFFFEAAAAAAAA)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [4]),
        .O(\sig_final_mux_bus[4]_45 [4]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8000033B8000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEFEFEEEEEEEE)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [5]),
        .O(\sig_final_mux_bus[4]_45 [5]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I5(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000001110000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEFEFEEEEEEEE)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [6]),
        .O(\sig_final_mux_bus[4]_45 [6]));
  LUT6 #(
    .INIT(64'hFFA0A0A0C0C0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000001110000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFFFFEAAAAAAAA)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [7]),
        .O(\sig_final_mux_bus[4]_45 [7]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8000033B8000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_1 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEFEFEEEEEEEE)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [8]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_1 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I5(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1000001110000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ),
        .D(\sig_final_mux_bus[4]_45 [0]),
        .Q(din[32]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ),
        .D(\sig_final_mux_bus[4]_45 [1]),
        .Q(din[33]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ),
        .D(\sig_final_mux_bus[4]_45 [2]),
        .Q(din[34]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ),
        .D(\sig_final_mux_bus[4]_45 [3]),
        .Q(din[35]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ),
        .D(\sig_final_mux_bus[4]_45 [4]),
        .Q(din[36]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ),
        .D(\sig_final_mux_bus[4]_45 [5]),
        .Q(din[37]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ),
        .D(\sig_final_mux_bus[4]_45 [6]),
        .Q(din[38]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ),
        .D(\sig_final_mux_bus[4]_45 [7]),
        .Q(din[39]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_1 ),
        .Q(din[132]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF4FFF4)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [0]),
        .O(\sig_final_mux_bus[5]_44 [0]));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF8FFF8)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_5_n_0 ),
        .I4(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [1]),
        .O(\sig_final_mux_bus[5]_44 [1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000000320000000)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [2]),
        .O(\sig_final_mux_bus[5]_44 [2]));
  LUT6 #(
    .INIT(64'h000000008888FFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [3]),
        .O(\sig_final_mux_bus[5]_44 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF4FFF4)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [4]),
        .O(\sig_final_mux_bus[5]_44 [4]));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [5]),
        .O(\sig_final_mux_bus[5]_44 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF4FFF4)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [6]),
        .O(\sig_final_mux_bus[5]_44 [6]));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF4FFF4)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [7]),
        .O(\sig_final_mux_bus[5]_44 [7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [8]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'h000000008888FFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_7_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hEA01)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_7 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_7_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ),
        .D(\sig_final_mux_bus[5]_44 [0]),
        .Q(din[40]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ),
        .D(\sig_final_mux_bus[5]_44 [1]),
        .Q(din[41]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ),
        .D(\sig_final_mux_bus[5]_44 [2]),
        .Q(din[42]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ),
        .D(\sig_final_mux_bus[5]_44 [3]),
        .Q(din[43]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ),
        .D(\sig_final_mux_bus[5]_44 [4]),
        .Q(din[44]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ),
        .D(\sig_final_mux_bus[5]_44 [5]),
        .Q(din[45]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ),
        .D(\sig_final_mux_bus[5]_44 [6]),
        .Q(din[46]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ),
        .D(\sig_final_mux_bus[5]_44 [7]),
        .Q(din[47]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 ),
        .Q(din[133]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222F222FFFFF222)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [0]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ),
        .O(\sig_final_mux_bus[6]_35 [0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555303FFFFF)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2222F222FFFFF222)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [1]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ),
        .O(\sig_final_mux_bus[6]_35 [1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555555550F33FFFF)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [2]),
        .I2(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ),
        .O(\sig_final_mux_bus[6]_35 [2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CC0000)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2222F222FFFFF222)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [3]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ),
        .O(\sig_final_mux_bus[6]_35 [3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555555550F33FFFF)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [4]),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[6]_35 [4]));
  LUT6 #(
    .INIT(64'h55555555303FFFFF)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_4_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [5]),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[6]_35 [5]));
  LUT6 #(
    .INIT(64'h555555550F33FFFF)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0 ),
        .O(\sig_final_mux_bus[6]_35 [6]));
  LUT6 #(
    .INIT(64'h555555550F33FFFF)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00AAAAAC)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [6]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(sig_shift_case_reg[1]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [7]),
        .I2(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ),
        .O(\sig_final_mux_bus[6]_35 [7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CC0000)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [8]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFC01)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555555550F33FFFF)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ),
        .D(\sig_final_mux_bus[6]_35 [0]),
        .Q(din[48]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ),
        .D(\sig_final_mux_bus[6]_35 [1]),
        .Q(din[49]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ),
        .D(\sig_final_mux_bus[6]_35 [2]),
        .Q(din[50]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ),
        .D(\sig_final_mux_bus[6]_35 [3]),
        .Q(din[51]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ),
        .D(\sig_final_mux_bus[6]_35 [4]),
        .Q(din[52]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ),
        .D(\sig_final_mux_bus[6]_35 [5]),
        .Q(din[53]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ),
        .D(\sig_final_mux_bus[6]_35 [6]),
        .Q(din[54]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ),
        .D(\sig_final_mux_bus[6]_35 [7]),
        .Q(din[55]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 ),
        .D(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_0 ),
        .Q(din[134]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBEAAAAAAAA)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [0]),
        .O(\sig_final_mux_bus[7]_53 [0]));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCAFAFA0ACA0A0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [1]),
        .O(\sig_final_mux_bus[7]_53 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBEAAAAAAAA)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [2]),
        .O(\sig_final_mux_bus[7]_53 [2]));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBEAAAAAAAA)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [3]),
        .O(\sig_final_mux_bus[7]_53 [3]));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBEAAAAAAAA)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [4]),
        .O(\sig_final_mux_bus[7]_53 [4]));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCAFAFA0ACA0A0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [5]),
        .O(\sig_final_mux_bus[7]_53 [5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCAFAFA0ACA0A0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [6]),
        .O(\sig_final_mux_bus[7]_53 [6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBEAAAAAAAA)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [7]),
        .O(\sig_final_mux_bus[7]_53 [7]));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAC0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCAAFFAA0CAA00)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [8]),
        .O(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ),
        .D(\sig_final_mux_bus[7]_53 [0]),
        .Q(din[56]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ),
        .D(\sig_final_mux_bus[7]_53 [1]),
        .Q(din[57]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ),
        .D(\sig_final_mux_bus[7]_53 [2]),
        .Q(din[58]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ),
        .D(\sig_final_mux_bus[7]_53 [3]),
        .Q(din[59]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ),
        .D(\sig_final_mux_bus[7]_53 [4]),
        .Q(din[60]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ),
        .D(\sig_final_mux_bus[7]_53 [5]),
        .Q(din[61]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ),
        .D(\sig_final_mux_bus[7]_53 [6]),
        .Q(din[62]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ),
        .D(\sig_final_mux_bus[7]_53 [7]),
        .Q(din[63]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 ),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0 ),
        .Q(din[135]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [0]),
        .O(\sig_final_mux_bus[8]_52 [0]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [1]),
        .O(\sig_final_mux_bus[8]_52 [1]));
  LUT6 #(
    .INIT(64'hEAEAC0C0FFC0C0C0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0AFA0AFA0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [2]),
        .O(\sig_final_mux_bus[8]_52 [2]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [3]),
        .O(\sig_final_mux_bus[8]_52 [3]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [4]),
        .O(\sig_final_mux_bus[8]_52 [4]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [5]),
        .O(\sig_final_mux_bus[8]_52 [5]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0AFA0AFA0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [6]),
        .O(\sig_final_mux_bus[8]_52 [6]));
  LUT6 #(
    .INIT(64'hEAEAC0C0FFC0C0C0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [7]),
        .O(\sig_final_mux_bus[8]_52 [7]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_2 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [8]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_2 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ),
        .D(\sig_final_mux_bus[8]_52 [0]),
        .Q(din[64]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ),
        .D(\sig_final_mux_bus[8]_52 [1]),
        .Q(din[65]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ),
        .D(\sig_final_mux_bus[8]_52 [2]),
        .Q(din[66]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ),
        .D(\sig_final_mux_bus[8]_52 [3]),
        .Q(din[67]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ),
        .D(\sig_final_mux_bus[8]_52 [4]),
        .Q(din[68]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ),
        .D(\sig_final_mux_bus[8]_52 [5]),
        .Q(din[69]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ),
        .D(\sig_final_mux_bus[8]_52 [6]),
        .Q(din[70]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ),
        .D(\sig_final_mux_bus[8]_52 [7]),
        .Q(din[71]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_2 ),
        .Q(din[136]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4_n_0 ),
        .O(\sig_final_mux_bus[9]_34 [0]));
  LUT5 #(
    .INIT(32'h80038000)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00002AA8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4 
       (.I0(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4_n_0 ),
        .O(\sig_final_mux_bus[9]_34 [1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hC0000022)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0AFA0AFA0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00002AA8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4 
       (.I0(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [2]),
        .O(\sig_final_mux_bus[9]_34 [2]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3_n_0 ),
        .I1(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_6_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h1554)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_6 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4_n_0 ),
        .O(\sig_final_mux_bus[9]_34 [3]));
  LUT5 #(
    .INIT(32'hA000000C)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00002AA8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4 
       (.I0(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4_n_0 ),
        .O(\sig_final_mux_bus[9]_34 [4]));
  LUT5 #(
    .INIT(32'hC0000022)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00002AA8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4 
       (.I0(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4_n_0 ),
        .O(\sig_final_mux_bus[9]_34 [5]));
  LUT5 #(
    .INIT(32'h80038000)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00002AA8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4 
       (.I0(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4_n_0 ),
        .O(\sig_final_mux_bus[9]_34 [6]));
  LUT5 #(
    .INIT(32'hA000000C)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h00002AA8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4 
       (.I0(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4_n_0 ),
        .O(\sig_final_mux_bus[9]_34 [7]));
  LUT5 #(
    .INIT(32'hC0000022)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00002AA8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4 
       (.I0(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ));
  LUT5 #(
    .INIT(32'hC0000022)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00002AA8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6 
       (.I0(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6_n_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ),
        .D(\sig_final_mux_bus[9]_34 [0]),
        .Q(din[72]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ),
        .D(\sig_final_mux_bus[9]_34 [1]),
        .Q(din[73]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ),
        .D(\sig_final_mux_bus[9]_34 [2]),
        .Q(din[74]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ),
        .D(\sig_final_mux_bus[9]_34 [3]),
        .Q(din[75]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ),
        .D(\sig_final_mux_bus[9]_34 [4]),
        .Q(din[76]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ),
        .D(\sig_final_mux_bus[9]_34 [5]),
        .Q(din[77]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ),
        .D(\sig_final_mux_bus[9]_34 [6]),
        .Q(din[78]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ),
        .D(\sig_final_mux_bus[9]_34 [7]),
        .Q(din[79]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ),
        .Q(din[137]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \sig_byte_cntr[7]_i_1 
       (.I0(sig_good_strm_dbeat1_out),
        .I1(sig_clr_dbc_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'hD2DDDDDDD2D2D2DD)) 
    \sig_byte_cntr[7]_i_12 
       (.I0(Q[3]),
        .I1(sig_ld_byte_cntr),
        .I2(\sig_byte_cntr[7]_i_26_n_0 ),
        .I3(\sig_byte_cntr[7]_i_19_n_0 ),
        .I4(\sig_byte_cntr[7]_i_20_n_0 ),
        .I5(\sig_byte_cntr[7]_i_21_n_0 ),
        .O(\sig_byte_cntr[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \sig_byte_cntr[7]_i_13 
       (.I0(Q[2]),
        .I1(sig_ld_byte_cntr),
        .I2(\sig_byte_cntr[7]_i_21_n_0 ),
        .I3(\sig_byte_cntr[7]_i_19_n_0 ),
        .I4(\sig_byte_cntr[7]_i_20_n_0 ),
        .O(\sig_byte_cntr[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEE1E11E111E1EE1E)) 
    \sig_byte_cntr[7]_i_14 
       (.I0(\sig_byte_cntr[7]_i_22_n_0 ),
        .I1(\sig_byte_cntr[7]_i_23_n_0 ),
        .I2(Q[1]),
        .I3(sig_ld_byte_cntr),
        .I4(\sig_byte_cntr[7]_i_24_n_0 ),
        .I5(\sig_byte_cntr[7]_i_25_n_0 ),
        .O(\sig_byte_cntr[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \sig_byte_cntr[7]_i_15 
       (.I0(\sig_byte_cntr[7]_i_22_n_0 ),
        .I1(\sig_byte_cntr[7]_i_23_n_0 ),
        .I2(Q[0]),
        .I3(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sig_byte_cntr[7]_i_16 
       (.I0(din[135]),
        .I1(din[128]),
        .I2(din[131]),
        .I3(\sig_byte_cntr[7]_i_27_n_0 ),
        .I4(\sig_byte_cntr[7]_i_18_n_0 ),
        .O(p_0_out));
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_byte_cntr[7]_i_17 
       (.I0(\sig_byte_cntr[7]_i_27_n_0 ),
        .I1(din[131]),
        .I2(din[128]),
        .I3(din[135]),
        .O(\sig_byte_cntr[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \sig_byte_cntr[7]_i_18 
       (.I0(din[136]),
        .I1(din[139]),
        .I2(din[138]),
        .I3(din[143]),
        .I4(din[137]),
        .I5(\sig_byte_cntr[7]_i_28_n_0 ),
        .O(\sig_byte_cntr[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFBFBF00BFBF)) 
    \sig_byte_cntr[7]_i_19 
       (.I0(\sig_byte_cntr[7]_i_29_n_0 ),
        .I1(din[141]),
        .I2(din[140]),
        .I3(\sig_byte_cntr[7]_i_30_n_0 ),
        .I4(din[137]),
        .I5(din[143]),
        .O(\sig_byte_cntr[7]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hE0FE)) 
    \sig_byte_cntr[7]_i_20 
       (.I0(\sig_byte_cntr[7]_i_23_n_0 ),
        .I1(\sig_byte_cntr[7]_i_22_n_0 ),
        .I2(\sig_byte_cntr[7]_i_25_n_0 ),
        .I3(\sig_byte_cntr[7]_i_24_n_0 ),
        .O(\sig_byte_cntr[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202000002000)) 
    \sig_byte_cntr[7]_i_21 
       (.I0(\sig_byte_cntr[7]_i_31_n_0 ),
        .I1(din[134]),
        .I2(\sig_byte_cntr[7]_i_32_n_0 ),
        .I3(din[128]),
        .I4(din[133]),
        .I5(din[132]),
        .O(\sig_byte_cntr[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \sig_byte_cntr[7]_i_22 
       (.I0(\sig_byte_cntr[7]_i_33_n_0 ),
        .I1(din[130]),
        .I2(din[128]),
        .I3(din[129]),
        .I4(\sig_byte_cntr[7]_i_34_n_0 ),
        .I5(\sig_byte_cntr[7]_i_35_n_0 ),
        .O(\sig_byte_cntr[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \sig_byte_cntr[7]_i_23 
       (.I0(\sig_byte_cntr[7]_i_36_n_0 ),
        .I1(din[138]),
        .I2(din[136]),
        .I3(din[137]),
        .I4(\sig_byte_cntr[7]_i_37_n_0 ),
        .I5(\sig_byte_cntr[7]_i_38_n_0 ),
        .O(\sig_byte_cntr[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F11111111111F)) 
    \sig_byte_cntr[7]_i_24 
       (.I0(\sig_byte_cntr[7]_i_39_n_0 ),
        .I1(\sig_byte_cntr[7]_i_40_n_0 ),
        .I2(\sig_byte_cntr[7]_i_41_n_0 ),
        .I3(din[134]),
        .I4(din[133]),
        .I5(din[132]),
        .O(\sig_byte_cntr[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00DDDDD0DDDDDDDD)) 
    \sig_byte_cntr[7]_i_25 
       (.I0(\sig_byte_cntr[7]_i_42_n_0 ),
        .I1(\sig_byte_cntr[7]_i_43_n_0 ),
        .I2(din[142]),
        .I3(din[141]),
        .I4(din[140]),
        .I5(\sig_byte_cntr[7]_i_44_n_0 ),
        .O(\sig_byte_cntr[7]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sig_byte_cntr[7]_i_26 
       (.I0(din[135]),
        .I1(din[128]),
        .I2(din[131]),
        .I3(\sig_byte_cntr[7]_i_27_n_0 ),
        .I4(\sig_byte_cntr[7]_i_18_n_0 ),
        .O(\sig_byte_cntr[7]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \sig_byte_cntr[7]_i_27 
       (.I0(din[134]),
        .I1(din[133]),
        .I2(din[132]),
        .I3(din[129]),
        .I4(din[130]),
        .O(\sig_byte_cntr[7]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_byte_cntr[7]_i_28 
       (.I0(din[141]),
        .I1(din[142]),
        .I2(din[140]),
        .O(\sig_byte_cntr[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hDCFFFEFF5C5DFFFF)) 
    \sig_byte_cntr[7]_i_29 
       (.I0(din[138]),
        .I1(din[136]),
        .I2(din[137]),
        .I3(din[142]),
        .I4(din[139]),
        .I5(din[143]),
        .O(\sig_byte_cntr[7]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[7]_i_3 
       (.I0(p_0_out),
        .I1(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDCDDFFFFFFFFFFFF)) 
    \sig_byte_cntr[7]_i_30 
       (.I0(din[140]),
        .I1(din[142]),
        .I2(din[141]),
        .I3(din[136]),
        .I4(din[139]),
        .I5(din[138]),
        .O(\sig_byte_cntr[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h50DD101000001000)) 
    \sig_byte_cntr[7]_i_31 
       (.I0(din[128]),
        .I1(din[129]),
        .I2(din[134]),
        .I3(din[135]),
        .I4(din[130]),
        .I5(din[131]),
        .O(\sig_byte_cntr[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \sig_byte_cntr[7]_i_32 
       (.I0(din[131]),
        .I1(din[130]),
        .I2(din[129]),
        .I3(din[135]),
        .O(\sig_byte_cntr[7]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h6FBEFE69)) 
    \sig_byte_cntr[7]_i_33 
       (.I0(din[131]),
        .I1(din[132]),
        .I2(din[133]),
        .I3(din[135]),
        .I4(din[134]),
        .O(\sig_byte_cntr[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000900)) 
    \sig_byte_cntr[7]_i_34 
       (.I0(din[130]),
        .I1(din[131]),
        .I2(din[128]),
        .I3(din[129]),
        .I4(din[132]),
        .I5(\sig_byte_cntr[7]_i_45_n_0 ),
        .O(\sig_byte_cntr[7]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h0000A052)) 
    \sig_byte_cntr[7]_i_35 
       (.I0(din[128]),
        .I1(din[131]),
        .I2(din[130]),
        .I3(din[129]),
        .I4(\sig_byte_cntr[7]_i_46_n_0 ),
        .O(\sig_byte_cntr[7]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h6FBEFE69)) 
    \sig_byte_cntr[7]_i_36 
       (.I0(din[139]),
        .I1(din[140]),
        .I2(din[141]),
        .I3(din[143]),
        .I4(din[142]),
        .O(\sig_byte_cntr[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A100)) 
    \sig_byte_cntr[7]_i_37 
       (.I0(din[138]),
        .I1(din[140]),
        .I2(din[139]),
        .I3(din[137]),
        .I4(din[136]),
        .I5(\sig_byte_cntr[7]_i_47_n_0 ),
        .O(\sig_byte_cntr[7]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h0000A052)) 
    \sig_byte_cntr[7]_i_38 
       (.I0(din[136]),
        .I1(din[139]),
        .I2(din[138]),
        .I3(din[137]),
        .I4(\sig_byte_cntr[7]_i_48_n_0 ),
        .O(\sig_byte_cntr[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4011)) 
    \sig_byte_cntr[7]_i_39 
       (.I0(din[135]),
        .I1(din[133]),
        .I2(din[130]),
        .I3(din[131]),
        .I4(\sig_byte_cntr[7]_i_49_n_0 ),
        .I5(\sig_byte_cntr[7]_i_50_n_0 ),
        .O(\sig_byte_cntr[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h000000006FFF666F)) 
    \sig_byte_cntr[7]_i_4 
       (.I0(\sig_byte_cntr[7]_i_17_n_0 ),
        .I1(\sig_byte_cntr[7]_i_18_n_0 ),
        .I2(\sig_byte_cntr[7]_i_19_n_0 ),
        .I3(\sig_byte_cntr[7]_i_20_n_0 ),
        .I4(\sig_byte_cntr[7]_i_21_n_0 ),
        .I5(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_byte_cntr[7]_i_40 
       (.I0(din[128]),
        .I1(din[131]),
        .I2(din[130]),
        .O(\sig_byte_cntr[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7AFBFFFFFFFF)) 
    \sig_byte_cntr[7]_i_41 
       (.I0(din[132]),
        .I1(din[128]),
        .I2(din[131]),
        .I3(din[130]),
        .I4(din[135]),
        .I5(din[129]),
        .O(\sig_byte_cntr[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551550)) 
    \sig_byte_cntr[7]_i_42 
       (.I0(\sig_byte_cntr[7]_i_51_n_0 ),
        .I1(din[138]),
        .I2(din[139]),
        .I3(din[141]),
        .I4(din[143]),
        .I5(\sig_byte_cntr[7]_i_52_n_0 ),
        .O(\sig_byte_cntr[7]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_byte_cntr[7]_i_43 
       (.I0(din[136]),
        .I1(din[139]),
        .I2(din[138]),
        .O(\sig_byte_cntr[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000002220)) 
    \sig_byte_cntr[7]_i_44 
       (.I0(din[137]),
        .I1(din[143]),
        .I2(din[136]),
        .I3(din[138]),
        .I4(din[139]),
        .I5(din[140]),
        .O(\sig_byte_cntr[7]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h7FBE)) 
    \sig_byte_cntr[7]_i_45 
       (.I0(din[135]),
        .I1(din[132]),
        .I2(din[133]),
        .I3(din[134]),
        .O(\sig_byte_cntr[7]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hDFFFEFFE)) 
    \sig_byte_cntr[7]_i_46 
       (.I0(din[134]),
        .I1(din[135]),
        .I2(din[131]),
        .I3(din[132]),
        .I4(din[133]),
        .O(\sig_byte_cntr[7]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h7FBE)) 
    \sig_byte_cntr[7]_i_47 
       (.I0(din[143]),
        .I1(din[140]),
        .I2(din[141]),
        .I3(din[142]),
        .O(\sig_byte_cntr[7]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hDEFFFFFE)) 
    \sig_byte_cntr[7]_i_48 
       (.I0(din[142]),
        .I1(din[143]),
        .I2(din[141]),
        .I3(din[139]),
        .I4(din[140]),
        .O(\sig_byte_cntr[7]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD8D)) 
    \sig_byte_cntr[7]_i_49 
       (.I0(din[132]),
        .I1(din[135]),
        .I2(din[134]),
        .I3(din[131]),
        .I4(din[129]),
        .O(\sig_byte_cntr[7]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h0096)) 
    \sig_byte_cntr[7]_i_5 
       (.I0(\sig_byte_cntr[7]_i_21_n_0 ),
        .I1(\sig_byte_cntr[7]_i_19_n_0 ),
        .I2(\sig_byte_cntr[7]_i_20_n_0 ),
        .I3(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE000000000000300)) 
    \sig_byte_cntr[7]_i_50 
       (.I0(din[129]),
        .I1(din[135]),
        .I2(din[134]),
        .I3(din[130]),
        .I4(din[133]),
        .I5(din[132]),
        .O(\sig_byte_cntr[7]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD8D)) 
    \sig_byte_cntr[7]_i_51 
       (.I0(din[140]),
        .I1(din[143]),
        .I2(din[142]),
        .I3(din[139]),
        .I4(din[137]),
        .O(\sig_byte_cntr[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hE000000000000030)) 
    \sig_byte_cntr[7]_i_52 
       (.I0(din[137]),
        .I1(din[143]),
        .I2(din[138]),
        .I3(din[142]),
        .I4(din[141]),
        .I5(din[140]),
        .O(\sig_byte_cntr[7]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h0000E11E)) 
    \sig_byte_cntr[7]_i_6 
       (.I0(\sig_byte_cntr[7]_i_22_n_0 ),
        .I1(\sig_byte_cntr[7]_i_23_n_0 ),
        .I2(\sig_byte_cntr[7]_i_24_n_0 ),
        .I3(\sig_byte_cntr[7]_i_25_n_0 ),
        .I4(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \sig_byte_cntr[7]_i_7 
       (.I0(\sig_byte_cntr[7]_i_22_n_0 ),
        .I1(\sig_byte_cntr[7]_i_23_n_0 ),
        .I2(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[7]_i_7_n_0 ));
  CARRY8 \sig_byte_cntr_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,\sig_byte_cntr_reg[7]_i_2_n_1 ,\sig_byte_cntr_reg[7]_i_2_n_2 ,\sig_byte_cntr_reg[7]_i_2_n_3 ,\sig_byte_cntr_reg[7]_i_2_n_4 ,\sig_byte_cntr_reg[7]_i_2_n_5 ,\sig_byte_cntr_reg[7]_i_2_n_6 ,\sig_byte_cntr_reg[7]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,\sig_byte_cntr[7]_i_3_n_0 ,\sig_byte_cntr[7]_i_4_n_0 ,\sig_byte_cntr[7]_i_5_n_0 ,\sig_byte_cntr[7]_i_6_n_0 ,\sig_byte_cntr[7]_i_7_n_0 }),
        .O(\sig_byte_cntr_reg[7] ),
        .S({S,\sig_byte_cntr[7]_i_12_n_0 ,\sig_byte_cntr[7]_i_13_n_0 ,\sig_byte_cntr[7]_i_14_n_0 ,\sig_byte_cntr[7]_i_15_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    sig_cmd_full_i_2
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(\GEN_INCLUDE_DRE.lsig_eop_reg_reg ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 [8]),
        .O(sig_flush_db2_reg_0));
  LUT5 #(
    .INIT(32'h5555FDDD)) 
    sig_dre_halted_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_dre_halted),
        .I2(sig_dre_halted_reg_0),
        .I3(sig_flush_db2),
        .I4(sig_sm_ld_dre_cmd),
        .O(sig_dre_halted_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre_halted_i_1_n_0),
        .Q(sig_dre_halted),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h08FF)) 
    sig_dre_tvalid_i_i_1
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(sig_advance_pipe_data237_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_dre_tvalid_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h5545454555555555)) 
    sig_dre_tvalid_i_i_11
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(sig_dre_tvalid_i_i_25_n_0),
        .I2(sig_dre_tvalid_i_i_26_n_0),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I4(sig_dre_tvalid_i_i_27_n_0),
        .I5(sig_tlast_out_i_7_n_0),
        .O(sig_dre_tvalid_i_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    sig_dre_tvalid_i_i_12
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3_n_0 ),
        .I1(sig_dre_tvalid_i_i_28_n_0),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_5_n_0 ),
        .I3(sig_dre_tvalid_i_i_29_n_0),
        .I4(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(sig_dre_tvalid_i_i_12_n_0));
  LUT6 #(
    .INIT(64'hF0F0E0E0F000E0E0)) 
    sig_dre_tvalid_i_i_13
       (.I0(sig_dre_tvalid_i_i_30_n_0),
        .I1(sig_dre_tvalid_i_i_31_n_0),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ),
        .O(sig_dre_tvalid_i_i_13_n_0));
  LUT6 #(
    .INIT(64'hAA8AAA8AAA8AA080)) 
    sig_dre_tvalid_i_i_14
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ),
        .I5(sig_dre_tvalid_i_i_15_n_0),
        .O(sig_dre_tvalid_i_i_14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_15
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .O(sig_dre_tvalid_i_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hCFC0A0A0)) 
    sig_dre_tvalid_i_i_16
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFF7E)) 
    sig_dre_tvalid_i_i_17
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    sig_dre_tvalid_i_i_18
       (.I0(sig_dre_tvalid_i_i_32_n_0),
        .I1(sig_dre_tvalid_i_i_33_n_0),
        .I2(sig_dre_tvalid_i_i_34_n_0),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [9]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .O(sig_dre_tvalid_i_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0EFE0)) 
    sig_dre_tvalid_i_i_19
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [9]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I5(sig_dre_tvalid_i_i_35_n_0),
        .O(sig_dre_tvalid_i_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    sig_dre_tvalid_i_i_20
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [9]),
        .I5(sig_dre_tvalid_i_i_36_n_0),
        .O(sig_dre_tvalid_i_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808FF08)) 
    sig_dre_tvalid_i_i_21
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [9]),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ),
        .I5(sig_dre_tvalid_i_i_37_n_0),
        .O(sig_dre_tvalid_i_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8C80)) 
    sig_dre_tvalid_i_i_22
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6_n_0 ),
        .I4(sig_dre_tvalid_i_i_38_n_0),
        .I5(sig_dre_tvalid_i_i_39_n_0),
        .O(sig_dre_tvalid_i_i_22_n_0));
  LUT6 #(
    .INIT(64'h0F0A0F003F3A3F30)) 
    sig_dre_tvalid_i_i_23
       (.I0(sig_tlast_out_i_5_n_0),
        .I1(sig_dre_tvalid_i_i_16_n_0),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I4(sig_dre_tvalid_i_i_40_n_0),
        .I5(sig_dre_tvalid_i_i_30_n_0),
        .O(sig_dre_tvalid_i_i_23_n_0));
  LUT5 #(
    .INIT(32'hFFF444F4)) 
    sig_dre_tvalid_i_i_24
       (.I0(sig_tlast_out_i_7_n_0),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(sig_dre_tvalid_i_i_41_n_0),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(sig_dre_tvalid_i_i_42_n_0),
        .O(sig_dre_tvalid_i_i_24_n_0));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    sig_dre_tvalid_i_i_25
       (.I0(sig_dre_tvalid_i_i_31_n_0),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_25_n_0));
  LUT6 #(
    .INIT(64'h0FFFFFFFFFFFFF11)) 
    sig_dre_tvalid_i_i_26
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_dre_tvalid_i_i_27
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_28
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .O(sig_dre_tvalid_i_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h47)) 
    sig_dre_tvalid_i_i_29
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .O(sig_dre_tvalid_i_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_dre_tvalid_i_i_3
       (.I0(sig_dre_tvalid_i_i_5_n_0),
        .I1(sig_dre_tvalid_i_i_6_n_0),
        .I2(sig_dre_tvalid_i_i_7_n_0),
        .I3(sig_dre_tvalid_i_i_8_n_0),
        .I4(sig_dre_tvalid_i_i_9_n_0),
        .I5(p_0_in50_in),
        .O(sig_dre_tvalid_i0));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    sig_dre_tvalid_i_i_30
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .O(sig_dre_tvalid_i_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    sig_dre_tvalid_i_i_31
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sig_dre_tvalid_i_i_32
       (.I0(sig_dre_tvalid_i_i_43_n_0),
        .I1(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [9]),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [9]),
        .I3(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [9]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_3_n_0 ),
        .O(sig_dre_tvalid_i_i_32_n_0));
  LUT6 #(
    .INIT(64'hEA2A2AAB2A2A2AA8)) 
    sig_dre_tvalid_i_i_33
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .O(sig_dre_tvalid_i_i_33_n_0));
  LUT6 #(
    .INIT(64'hC00000000000000A)) 
    sig_dre_tvalid_i_i_34
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(sig_dre_tvalid_i_i_34_n_0));
  LUT6 #(
    .INIT(64'h0022AABC0022AAA8)) 
    sig_dre_tvalid_i_i_35
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [9]),
        .O(sig_dre_tvalid_i_i_35_n_0));
  LUT6 #(
    .INIT(64'hA2A2AAA2A2808880)) 
    sig_dre_tvalid_i_i_36
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .O(sig_dre_tvalid_i_i_36_n_0));
  LUT6 #(
    .INIT(64'hFF70F0E00070F0E0)) 
    sig_dre_tvalid_i_i_37
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I2(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5_n_0 ),
        .O(sig_dre_tvalid_i_i_37_n_0));
  LUT6 #(
    .INIT(64'h3333333C02222220)) 
    sig_dre_tvalid_i_i_38
       (.I0(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [9]),
        .O(sig_dre_tvalid_i_i_38_n_0));
  LUT6 #(
    .INIT(64'h0000F0000000AFAE)) 
    sig_dre_tvalid_i_i_39
       (.I0(sig_dre_tvalid_i_i_16_n_0),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [9]),
        .I2(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_dre_tvalid_i_i_40
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .O(sig_dre_tvalid_i_i_40_n_0));
  LUT6 #(
    .INIT(64'hC0C0838000008380)) 
    sig_dre_tvalid_i_i_41
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .O(sig_dre_tvalid_i_i_41_n_0));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    sig_dre_tvalid_i_i_42
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(sig_dre_tvalid_i_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    sig_dre_tvalid_i_i_43
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    sig_dre_tvalid_i_i_5
       (.I0(sig_dre_tvalid_i_i_11_n_0),
        .I1(sig_dre_tvalid_i_i_12_n_0),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6_n_0 ),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I4(sig_dre_tvalid_i_i_13_n_0),
        .I5(sig_dre_tvalid_i_i_14_n_0),
        .O(sig_dre_tvalid_i_i_5_n_0));
  LUT6 #(
    .INIT(64'hEAEAC0C0FFC0C0C0)) 
    sig_dre_tvalid_i_i_6
       (.I0(sig_dre_tvalid_i_i_15_n_0),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(sig_dre_tvalid_i_i_16_n_0),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(sig_dre_tvalid_i_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF33E200E2)) 
    sig_dre_tvalid_i_i_7
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I3(sig_dre_tvalid_i_i_17_n_0),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I5(sig_dre_tvalid_i_i_18_n_0),
        .O(sig_dre_tvalid_i_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    sig_dre_tvalid_i_i_8
       (.I0(sig_dre_tvalid_i_i_19_n_0),
        .I1(sig_dre_tvalid_i_i_20_n_0),
        .I2(sig_dre_tvalid_i_i_15_n_0),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I4(sig_dre_tvalid_i_i_21_n_0),
        .I5(sig_dre_tvalid_i_i_22_n_0),
        .O(sig_dre_tvalid_i_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFCDDDDCCFCDDDD)) 
    sig_dre_tvalid_i_i_9
       (.I0(sig_dre_tvalid_i_i_23_n_0),
        .I1(sig_dre_tvalid_i_i_24_n_0),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ),
        .O(sig_dre_tvalid_i_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_advance_pipe_data237_out),
        .D(sig_dre_tvalid_i0),
        .Q(sig_dre2ibtt_tvalid),
        .R(sig_dre_tvalid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'h8F)) 
    sig_flush_db1_i_1
       (.I0(sig_dre_halted_reg_0),
        .I1(sig_flush_db2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_flush_db1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_reg_0),
        .Q(sig_flush_db1),
        .R(sig_flush_db1_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_flush_db2_i_1
       (.I0(sig_flush_db1),
        .I1(sig_dre_halted_reg_0),
        .I2(sig_flush_db2),
        .O(sig_flush_db2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_i_1_n_0),
        .Q(sig_flush_db2),
        .R(sig_flush_db1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_tlast_out_i_1
       (.I0(sig_tlast_out_i_2_n_0),
        .I1(sig_tlast_out_i_3_n_0),
        .I2(sig_dre_tvalid_i_i_8_n_0),
        .I3(sig_dre_tvalid_i_i_7_n_0),
        .I4(sig_dre_tvalid_i_i_6_n_0),
        .I5(sig_dre_tvalid_i_i_5_n_0),
        .O(sig_final_mux_has_tlast));
  LUT6 #(
    .INIT(64'h5151515111111155)) 
    sig_tlast_out_i_2
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(sig_tlast_out_i_4_n_0),
        .I2(sig_dre_tvalid_i_i_16_n_0),
        .I3(sig_tlast_out_i_5_n_0),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(sig_tlast_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFB8FF00FFFFFF00)) 
    sig_tlast_out_i_3
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0 ),
        .I3(sig_tlast_out_reg_i_6_n_0),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(sig_tlast_out_i_7_n_0),
        .O(sig_tlast_out_i_3_n_0));
  LUT5 #(
    .INIT(32'h5555FFCF)) 
    sig_tlast_out_i_4
       (.I0(sig_dre_tvalid_i_i_30_n_0),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(sig_tlast_out_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_tlast_out_i_5
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .O(sig_tlast_out_i_5_n_0));
  LUT6 #(
    .INIT(64'h50535F5F5F535F5F)) 
    sig_tlast_out_i_7
       (.I0(sig_dre_tvalid_i_i_28_n_0),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .O(sig_tlast_out_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_advance_pipe_data237_out),
        .D(sig_final_mux_has_tlast),
        .Q(din[144]),
        .R(sig_dre_tvalid_i_i_1_n_0));
  MUXF7 sig_tlast_out_reg_i_6
       (.I0(sig_dre_tvalid_i_i_41_n_0),
        .I1(sig_dre_tvalid_i_i_42_n_0),
        .O(sig_tlast_out_reg_i_6_n_0),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 
       (.I0(sig_dre2ibtt_tvalid),
        .I1(sig_ibtt2dre_tready),
        .O(sig_good_strm_dbeat1_out));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2__0 
       (.I0(sig_ibtt2dre_tready),
        .I1(sig_dre2ibtt_tvalid),
        .I2(lsig_eop_reg),
        .I3(din[144]),
        .O(din[145]));
  LUT6 #(
    .INIT(64'h0000000000001011)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(\guf.underflow_i_reg ),
        .I1(sig_dre_halted),
        .I2(sig_ibtt2dre_tready),
        .I3(sig_dre2ibtt_tvalid),
        .I4(sig_flush_db1),
        .I5(sig_flush_db2),
        .O(sig_rd_fifo));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_s2mm_full_wrap
   (sig_rst2all_stop_request,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_s2mm_cmd_tready,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2wsc_status_ready,
    sig_psm_halt,
    sig_input_reg_empty,
    wsc2stat_status_valid,
    sts_received_i_reg,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_interr_i,
    sts_received_i_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    s2mm_halt_cmplt,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    s_axis_s2mm_tready,
    m_axi_s2mm_bready,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    out,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    p_4_out,
    p_2_out,
    p_7_out,
    m_axi_s2mm_awready,
    smpl_dma_overflow,
    m_axi_s2mm_wready,
    E,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid);
  output sig_rst2all_stop_request;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_s2mm_cmd_tready;
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2wsc_status_ready;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output wsc2stat_status_valid;
  output sts_received_i_reg;
  output s2mm_slverr_i;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output [25:0]sts_received_i_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output s2mm_halt_cmplt;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output s_axis_s2mm_tready;
  output m_axi_s2mm_bready;
  output m_axi_s2mm_wvalid;
  output [127:0]m_axi_s2mm_wdata;
  output [15:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  input out;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input p_4_out;
  input p_2_out;
  input p_7_out;
  input m_axi_s2mm_awready;
  input smpl_dma_overflow;
  input m_axi_s2mm_wready;
  input [0:0]E;
  input [59:0]D;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  input [127:0]s_axis_s2mm_tdata;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [15:0]s_axis_s2mm_tkeep;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;

  wire [59:0]D;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_5 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_17 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_22 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_23 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_24 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_25 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_26 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_27 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_28 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_29 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_30 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_31 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_150 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_152 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_153 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_154 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_155 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_156 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_157 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_158 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_159 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_160 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_161 ;
  wire I_ADDR_CNTL_n_1;
  wire I_CMD_STATUS_n_36;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire I_RESET_n_3;
  wire I_RESET_n_4;
  wire I_RESET_n_5;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_35;
  wire I_WR_DATA_CNTL_n_36;
  wire I_WR_DATA_CNTL_n_60;
  wire I_WR_STATUS_CNTLR_n_1;
  wire I_WR_STATUS_CNTLR_n_36;
  wire I_WR_STATUS_CNTLR_n_37;
  wire I_WR_STATUS_CNTLR_n_38;
  wire I_WR_STATUS_CNTLR_n_39;
  wire I_WR_STATUS_CNTLR_n_41;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire dre2skid_wready;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [127:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [15:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire out;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire [4:4]p_0_out;
  wire p_11_out;
  wire p_12_out;
  wire p_14_out;
  wire p_1_out;
  wire p_22_out;
  wire p_23_out;
  wire [0:0]p_27_out;
  wire [7:0]p_29_out;
  wire p_2_out;
  wire p_2_out_0;
  wire [31:0]p_30_out;
  wire p_32_out;
  wire p_3_out;
  wire p_4_out;
  wire [25:0]p_5_out;
  wire [3:0]p_6_out;
  wire p_7_out;
  wire p_9_out;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tready;
  wire [127:0]s_axis_s2mm_tdata;
  wire [15:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire [3:0]sig_byte_cntr;
  wire [3:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_tag_reg0;
  wire sig_clr_dbc_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [66:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_ld_xfer;
  wire sig_csm_pop_child_cmd;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire [15:0]sig_data2skid_wstrb;
  wire sig_data2skid_wvalid;
  wire [25:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire sig_dre2ibtt_eop;
  wire [127:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [15:0]sig_dre2ibtt_tstrb;
  wire sig_good_strm_dbeat1_out;
  wire sig_halt_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_ibtt2dre_tready;
  wire sig_ibtt2wdc_eop;
  wire [4:0]sig_ibtt2wdc_stbs_asserted;
  wire [127:0]sig_ibtt2wdc_tdata;
  wire sig_ibtt2wdc_tlast;
  wire [15:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_byte_cntr;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [12:0]sig_sf2pcc_xfer_bytes;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_request;
  wire [15:0]sig_strb_skid_mux_out;
  wire [15:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2rst_stop_cmplt;
  wire [34:4]sig_wsc2stat_status;
  wire [7:0]sig_xfer_len;
  wire [127:0]skid2dre_wdata;
  wire skid2dre_wlast;
  wire [15:0]skid2dre_wstrb;
  wire skid2dre_wvalid;
  wire smpl_dma_overflow;
  wire sts_received_i_reg;
  wire [25:0]sts_received_i_reg_0;
  wire wsc2stat_status_valid;

  CNNA_BD_axi_dma_0_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF 
       (.E(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_150 ),
        .Q(skid2dre_wdata),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in2_in),
        .s2mm_strm_wready(dre2skid_wready),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_m_valid_out_reg_0(skid2dre_wvalid),
        .sig_m_valid_out_reg_1(I_WR_DATA_CNTL_n_36),
        .sig_s_ready_dup_reg_0(I_WR_STATUS_CNTLR_n_39),
        .sig_sready_stop_reg_reg_0(\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_5 ),
        .sig_sready_stop_reg_reg_1(I_WR_DATA_CNTL_n_35),
        .sig_stop_request(sig_stop_request),
        .\sig_strb_reg_out_reg[15]_0 (skid2dre_wstrb),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast));
  CNNA_BD_axi_dma_0_0_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_152 ),
        .D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 }),
        .DI({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 }),
        .E(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en ),
        .Q(sig_byte_cntr),
        .S({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 }),
        .SR(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ),
        .din({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb,sig_dre2ibtt_tdata}),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] (sig_xfer_len),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .rd_en(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_17 ),
        .\sig_byte_cntr_reg[7]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_153 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_154 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_155 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_156 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_157 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_158 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_159 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_160 }),
        .\sig_child_addr_cntr_lsh_reg[7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_24 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_25 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_26 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_27 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_28 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_29 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_30 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_31 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .\sig_data_reg_out_reg[132] ({sig_ibtt2wdc_stbs_asserted,sig_ibtt2wdc_tdata}),
        .sig_good_strm_dbeat1_out(sig_good_strm_dbeat1_out),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_m_valid_out_reg(sig_ibtt2wdc_tvalid),
        .\sig_strb_reg_out_reg[16] ({sig_ibtt2wdc_eop,sig_ibtt2wdc_tstrb}),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .\sig_xfer_len_reg_reg[0] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_22 ),
        .\sig_xfer_len_reg_reg[0]_0 (sig_child_addr_cntr_lsh_reg));
  CNNA_BD_axi_dma_0_0_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.D(sig_xfer_len),
        .DI({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 }),
        .\FSM_onehot_sig_csm_state_reg[1]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ),
        .\FSM_onehot_sig_csm_state_reg[4]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ),
        .\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31]_0 (sig_input_cache_type_reg0),
        .Q({sig_cmd2mstr_command[66:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26:0]}),
        .SR(sig_child_tag_reg0),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_24 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_25 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_26 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_27 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_28 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_29 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_30 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_31 }),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mstr2addr_burst(p_27_out),
        .mstr2data_calc_error(p_23_out),
        .mstr2data_cmd_cmplt(p_12_out),
        .mstr2data_sequential(p_14_out),
        .mstr2dre_calc_error(p_1_out),
        .mstr2dre_cmd_cmplt(p_2_out_0),
        .mstr2dre_eof(p_3_out),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .p_32_out(p_32_out),
        .p_9_out(p_9_out),
        .rd_en(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_17 ),
        .\sig_child_addr_cntr_lsh_reg[0]_0 (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_22 ),
        .\sig_child_addr_cntr_lsh_reg[15]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ),
        .\sig_child_addr_cntr_lsh_reg[3]_0 (sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_1),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_csm_ld_xfer(sig_csm_ld_xfer),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_first_realigner_cmd_reg_0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_23 ),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_input_reg_empty_reg_0(sig_input_reg_empty),
        .sig_input_reg_empty_reg_1(sig_cmd2mstr_cmd_valid),
        .sig_psm_halt_reg_0(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .\sig_realign_btt_reg_reg[25]_0 (p_5_out),
        .sig_realign_calc_err_reg_reg_0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_161 ),
        .\sig_realign_dest_align_reg_reg[3]_0 (p_6_out),
        .\sig_realigner_btt2_reg[16]_0 (I_WR_STATUS_CNTLR_n_41),
        .\sig_xfer_addr_reg_reg[31]_0 (p_30_out),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ),
        .sig_xfer_is_seq_reg_reg_1(I_WR_DATA_CNTL_n_60),
        .\sig_xfer_len_reg_reg[7]_0 (p_29_out));
  CNNA_BD_axi_dma_0_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.CO(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_152 ),
        .D(skid2dre_wdata),
        .E(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_150 ),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_161 ),
        .Q(sig_byte_cntr),
        .S({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 }),
        .SR(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ),
        .din({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb,sig_dre2ibtt_tdata}),
        .in({p_1_out,p_2_out_0,p_3_out,p_5_out,p_6_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in2_in),
        .p_0_out(p_0_out),
        .p_9_out(p_9_out),
        .s2mm_strm_wready(dre2skid_wready),
        .\sig_byte_cntr_reg[7] ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_153 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_154 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_155 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_156 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_157 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_158 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_159 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_160 }),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_good_strm_dbeat1_out(sig_good_strm_dbeat1_out),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_m_valid_out_reg(skid2dre_wvalid),
        .\sig_strb_skid_reg_reg[15] (skid2dre_wstrb),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast));
  CNNA_BD_axi_dma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .in({p_23_out,p_27_out,p_29_out,p_30_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .p_22_out(p_22_out),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_WR_STATUS_CNTLR_n_38),
        .sig_stream_rst(sig_stream_rst));
  CNNA_BD_axi_dma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D(D),
        .E(E),
        .Q({sig_cmd2mstr_command[66:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26:0]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (I_CMD_STATUS_n_36),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_2_out(p_2_out),
        .p_4_out(p_4_out),
        .p_7_out(p_7_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg(I_WR_STATUS_CNTLR_n_36),
        .sig_init_done_reg_0(I_WR_STATUS_CNTLR_n_37),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst),
        .smpl_dma_overflow(smpl_dma_overflow),
        .sts_received_i_reg(sts_received_i_reg),
        .sts_received_i_reg_0(sts_received_i_reg_0),
        .wsc2stat_status(sig_wsc2stat_status),
        .wsc2stat_status_valid(wsc2stat_status_valid));
  CNNA_BD_axi_dma_0_0_axi_datamover_reset I_RESET
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(I_RESET_n_4),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(I_RESET_n_3),
        .sig_s_h_halt_reg_reg_1(I_RESET_n_5),
        .sig_s_h_halt_reg_reg_2(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt));
  CNNA_BD_axi_dma_0_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_ibtt2wdc_tdata),
        .Q(sig_strb_skid_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .\sig_strb_reg_out_reg[15]_0 (sig_strb_skid_mux_out),
        .\sig_strb_skid_reg_reg[15]_0 (sig_data2skid_wstrb),
        .sig_stream_rst(sig_stream_rst));
  CNNA_BD_axi_dma_0_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.E(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en ),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 (sig_ibtt2wdc_tvalid),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 (sig_ibtt2wdc_stbs_asserted),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 ({sig_ibtt2wdc_eop,sig_ibtt2wdc_tstrb}),
        .Q(sig_strb_skid_reg),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_addr2data_addr_posted),
        .p_11_out(p_11_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_ld_xfer(sig_csm_ld_xfer),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_dqual_reg_empty_reg_0(sig_skid2data_wready),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg_0(I_WR_DATA_CNTL_n_36),
        .sig_halt_reg_reg_0(I_RESET_n_3),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_reg(I_WR_DATA_CNTL_n_60),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_4),
        .sig_last_reg_out_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .sig_last_reg_out_reg_0(p_0_in3_in),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_next_calc_error_reg_reg_0({p_23_out,p_12_out,p_14_out,p_29_out,p_30_out[3:0]}),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_1),
        .sig_single_dbeat_reg_0(sig_data2skid_wstrb),
        .sig_sready_stop_reg_reg(I_WR_DATA_CNTL_n_35),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stop_request(sig_stop_request),
        .\sig_strb_skid_reg_reg[15] (sig_strb_skid_mux_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .wsc2stat_status_valid(wsc2stat_status_valid));
  CNNA_BD_axi_dma_0_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.FIFO_Full_reg(I_WR_STATUS_CNTLR_n_1),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (I_CMD_STATUS_n_36),
        .SR(sig_child_tag_reg0),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .s2mm_strm_wready(dre2skid_wready),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg_0(I_RESET_n_5),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_init_reg_reg(I_WR_STATUS_CNTLR_n_36),
        .sig_init_reg_reg_0(I_WR_STATUS_CNTLR_n_37),
        .sig_init_reg_reg_1(I_WR_STATUS_CNTLR_n_38),
        .sig_init_reg_reg_2(I_WR_STATUS_CNTLR_n_39),
        .sig_init_reg_reg_3(sig_input_cache_type_reg0),
        .sig_init_reg_reg_4(I_WR_STATUS_CNTLR_n_41),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .\sig_realigner_btt2_reg[16] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_23 ),
        .sig_s_ready_dup_reg(\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_5 ),
        .sig_s_ready_dup_reg_0(I_WR_DATA_CNTL_n_36),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt),
        .wsc2stat_status(sig_wsc2stat_status),
        .wsc2stat_status_valid(wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_s2mm_realign
   (sig_init_reg2,
    SR,
    sig_good_strm_dbeat1_out,
    p_0_out,
    din,
    E,
    s2mm_strm_wready,
    CO,
    \sig_byte_cntr_reg[7] ,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    sig_init_reg,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ibtt2dre_tready,
    sig_clr_dbc_reg,
    sig_ld_byte_cntr,
    out,
    Q,
    S,
    in,
    D,
    \sig_strb_skid_reg_reg[15] ,
    skid2dre_wlast,
    p_9_out,
    sig_m_valid_out_reg);
  output sig_init_reg2;
  output [0:0]SR;
  output sig_good_strm_dbeat1_out;
  output [0:0]p_0_out;
  output [145:0]din;
  output [0:0]E;
  output s2mm_strm_wready;
  output [0:0]CO;
  output [7:0]\sig_byte_cntr_reg[7] ;
  output FIFO_Full_reg;
  output sig_inhibit_rdy_n;
  input sig_stream_rst;
  input sig_init_reg;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ibtt2dre_tready;
  input sig_clr_dbc_reg;
  input sig_ld_byte_cntr;
  input out;
  input [3:0]Q;
  input [3:0]S;
  input [32:0]in;
  input [127:0]D;
  input [15:0]\sig_strb_skid_reg_reg[15] ;
  input skid2dre_wlast;
  input p_9_out;
  input sig_m_valid_out_reg;

  wire [0:0]CO;
  wire [127:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_158 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_159 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_160 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_162 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_167 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_181 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_191 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_192 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_193 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_196 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_10 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_106 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_11 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_115 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_12 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_124 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_128 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_137 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_146 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_155 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_164 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_173 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_18 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_182 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_191 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_2 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_200 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_209 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_218 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_219 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_220 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_221 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_222 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_223 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_224 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_225 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_226 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_227 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_228 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_229 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_230 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_231 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_3 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_4 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_60 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_64 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_67 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_7 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_70 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_88 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_9 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_97 ;
  wire I_DRE_CNTL_FIFO_n_43;
  wire I_DRE_CNTL_FIFO_n_45;
  wire I_DRE_CNTL_FIFO_n_46;
  wire I_DRE_CNTL_FIFO_n_47;
  wire I_DRE_CNTL_FIFO_n_48;
  wire \I_TSTRB_FIFO/sig_rd_fifo ;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [145:0]din;
  wire [32:0]in;
  wire lsig_cmd_fetch_pause;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [3:0]p_0_in;
  wire p_0_in106_in;
  wire p_0_in138_in;
  wire p_0_in142_in;
  wire p_0_in146_in;
  wire p_0_in150_in;
  wire p_0_in154_in;
  wire p_0_in158_in;
  wire p_0_in162_in;
  wire p_0_in166_in;
  wire p_0_in170_in;
  wire p_0_in50_in;
  wire p_0_in54_in;
  wire p_0_in58_in;
  wire p_0_in62_in;
  wire p_0_in66_in;
  wire p_0_in70_in;
  wire p_0_in74_in;
  wire p_0_in78_in;
  wire p_0_in82_in;
  wire p_0_in86_in;
  wire p_0_in90_in;
  wire p_0_in94_in;
  wire p_0_in98_in;
  wire [0:0]p_0_out;
  wire p_101_out;
  wire p_103_out;
  wire p_104_out;
  wire p_107_out;
  wire p_110_out;
  wire p_113_out;
  wire p_117_out;
  wire p_123_out;
  wire p_127_out;
  wire p_135_out;
  wire p_139_out;
  wire p_143_out;
  wire p_147_out;
  wire p_151_out;
  wire p_155_out;
  wire p_159_out;
  wire p_163_out;
  wire p_167_out;
  wire p_171_out;
  wire p_179_out;
  wire p_183_out;
  wire p_187_out;
  wire p_191_out;
  wire p_207_out;
  wire p_211_out;
  wire p_223_out;
  wire p_234_out;
  wire p_51_out;
  wire p_55_out;
  wire p_59_out;
  wire p_63_out;
  wire p_67_out;
  wire p_71_out;
  wire p_74_out;
  wire p_75_out;
  wire p_77_out;
  wire p_79_out;
  wire p_80_out;
  wire p_83_out;
  wire p_86_out;
  wire p_87_out;
  wire p_89_out;
  wire [3:0]p_8_out;
  wire p_91_out;
  wire p_92_out;
  wire p_95_out;
  wire p_98_out;
  wire p_99_out;
  wire p_9_out;
  wire p_9_out_0;
  wire s2mm_strm_wready;
  wire [3:0]s_case_i_128;
  wire sig_advance_pipe_data237_out;
  wire [7:0]\sig_byte_cntr_reg[7] ;
  wire sig_clr_dbc_reg;
  wire [40:8]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire sig_cntl_accept;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_good_strm_dbeat1_out;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_ld_byte_cntr;
  wire sig_m_valid_out_reg;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire [127:0]sig_scatter2dre_tdata;
  wire sig_scatter2dre_tlast;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [15:0]\sig_strb_skid_reg_reg[15] ;
  wire sig_stream_rst;
  wire skid2dre_wlast;

  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[1]),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_192 ),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_191 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  CNNA_BD_axi_dma_0_0_axi_datamover_s2mm_dre \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK 
       (.CO(CO),
        .D(p_0_in166_in),
        .E(p_234_out),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (sig_rd_empty),
        .\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 (p_171_out),
        .\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]_0 (p_127_out),
        .\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]_0 (p_123_out),
        .\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 (p_0_in106_in),
        .\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_0 (p_167_out),
        .\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]_0 (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_167 ),
        .\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]_0 (p_163_out),
        .\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]_0 (p_0_in98_in),
        .\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_0 (p_159_out),
        .\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]_0 (p_155_out),
        .\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_0 (p_151_out),
        .\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_0 (p_0_in86_in),
        .\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_0 (p_147_out),
        .\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]_0 (p_143_out),
        .\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]_0 (p_139_out),
        .\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]_0 (p_135_out),
        .\GEN_INCLUDE_DRE.lsig_eop_reg_reg (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_3 ),
        .\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_11 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 (p_117_out),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_115 ,sig_scatter2dre_tdata[7:0]}),
        .\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_4 ),
        .\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 (p_86_out),
        .\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_97 ,sig_scatter2dre_tdata[87:80]}),
        .\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][8]_0 (p_0_in66_in),
        .\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 (p_83_out),
        .\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 (p_191_out),
        .\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_2 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_191 ,sig_scatter2dre_tdata[95:88]}),
        .\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 (p_80_out),
        .\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 (p_187_out),
        .\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_2 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_200 ,sig_scatter2dre_tdata[103:96]}),
        .\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][8]_0 (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_160 ),
        .\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 (p_77_out),
        .\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 (p_183_out),
        .\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_2 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_18 ,sig_scatter2dre_tdata[111:104]}),
        .\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 (p_0_in54_in),
        .\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 (p_74_out),
        .\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 (p_179_out),
        .\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_2 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_209 ,sig_scatter2dre_tdata[119:112]}),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_2 ),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ({sig_scatter2dre_tlast,sig_scatter2dre_tdata[127:120]}),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 (p_71_out),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_10 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (p_113_out),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_128 ,sig_scatter2dre_tdata[15:8]}),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_9 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 (p_110_out),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_106 ,sig_scatter2dre_tdata[23:16]}),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (p_107_out),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 (p_223_out),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_137 ,sig_scatter2dre_tdata[31:24]}),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 (p_104_out),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_146 ,sig_scatter2dre_tdata[39:32]}),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_7 ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 (p_101_out),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_155 ,sig_scatter2dre_tdata[47:40]}),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 (p_98_out),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 (p_211_out),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_2 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_164 ,sig_scatter2dre_tdata[55:48]}),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0 (p_0_in82_in),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 (p_95_out),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 (p_207_out),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_2 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_173 ,sig_scatter2dre_tdata[63:56]}),
        .\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ),
        .\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 (p_92_out),
        .\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_88 ,sig_scatter2dre_tdata[71:64]}),
        .\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5 ),
        .\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][8]_0 (p_0_in138_in),
        .\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 (p_89_out),
        .\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_182 ,sig_scatter2dre_tdata[79:72]}),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_223 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_224 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 (p_0_in90_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_1 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_225 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_226 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_227 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 (p_0_in142_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_1 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_218 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_219 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_220 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_221 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__3_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_222 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 (I_DRE_CNTL_FIFO_n_45),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_0 (I_DRE_CNTL_FIFO_n_46),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 (p_0_in162_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 (p_0_in154_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_2 (I_DRE_CNTL_FIFO_n_47),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 (I_DRE_CNTL_FIFO_n_48),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_12 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 (s_case_i_128),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 (p_0_in158_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 (p_0_in146_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_158 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_159 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 (p_0_in74_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 (p_0_in70_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 (p_0_in62_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 (p_0_in58_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_8 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_228 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 (p_0_in170_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_229 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 (p_0_in150_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_1 (p_0_in94_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_2 (p_0_in78_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_3 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_230 ),
        .\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_70 ),
        .\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]_0 (p_67_out),
        .\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]_0 (p_63_out),
        .\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]_0 (p_59_out),
        .\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]_0 (p_55_out),
        .\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]_0 (p_51_out),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_60 ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 (p_103_out),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 (p_99_out),
        .\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_64 ),
        .\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 (p_91_out),
        .\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0 (p_87_out),
        .\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_67 ),
        .\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 (p_79_out),
        .\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]_0 (p_75_out),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_196 ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .din(din),
        .\guf.underflow_i_reg (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_124 ),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out[40]),
        .p_0_in50_in(p_0_in50_in),
        .p_0_out(p_0_out),
        .p_9_out_0(p_9_out_0),
        .sig_advance_pipe_data237_out(sig_advance_pipe_data237_out),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl_accept(sig_cntl_accept),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(sig_dre_halted),
        .sig_dre_halted_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_162 ),
        .sig_dre_tvalid_i_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_181 ),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_231 ),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_193 ),
        .sig_good_strm_dbeat1_out(sig_good_strm_dbeat1_out),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_rd_fifo(\I_TSTRB_FIFO/sig_rd_fifo ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_reg(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_192 ),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_191 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_181 ),
        .Q(lsig_eop_reg),
        .R(1'b0));
  CNNA_BD_axi_dma_0_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(p_0_in166_in),
        .E(E),
        .\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] (p_0_in170_in),
        .\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_159 ),
        .\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_160 ),
        .\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] (p_0_in162_in),
        .\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] (p_0_in158_in),
        .\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] (p_0_in154_in),
        .\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] (p_0_in150_in),
        .\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] (p_0_in146_in),
        .\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] (p_0_in142_in),
        .\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] (p_0_in138_in),
        .\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_158 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_162 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3] (I_DRE_CNTL_FIFO_n_43),
        .\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] (p_0_in70_in),
        .\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] (p_0_in66_in),
        .\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] (p_0_in62_in),
        .\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] (p_0_in58_in),
        .\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] (p_0_in54_in),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] (p_0_in106_in),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_167 ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (p_0_in98_in),
        .\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] (p_0_in94_in),
        .\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] (p_0_in90_in),
        .\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] (p_0_in86_in),
        .\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] (p_0_in82_in),
        .\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] (p_0_in78_in),
        .\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] (p_0_in74_in),
        .Q(p_8_out),
        .\gen_fwft.empty_fwft_i_reg ({sig_scatter2dre_tlast,sig_scatter2dre_tdata[127:120]}),
        .\gen_fwft.empty_fwft_i_reg_0 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_128 ,sig_scatter2dre_tdata[15:8]}),
        .\gen_fwft.empty_fwft_i_reg_1 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_146 ,sig_scatter2dre_tdata[39:32]}),
        .\gen_fwft.empty_fwft_i_reg_2 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_164 ,sig_scatter2dre_tdata[55:48]}),
        .\gen_fwft.empty_fwft_i_reg_3 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_182 ,sig_scatter2dre_tdata[79:72]}),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_191 ,sig_scatter2dre_tdata[95:88]}),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_200 ,sig_scatter2dre_tdata[103:96]}),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_137 ,sig_scatter2dre_tdata[31:24]}),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_155 ,sig_scatter2dre_tdata[47:40]}),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_173 ,sig_scatter2dre_tdata[63:56]}),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_88 ,sig_scatter2dre_tdata[71:64]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[39],sig_cmd_fifo_data_out[37:8]}),
        .p_0_in50_in(p_0_in50_in),
        .p_9_out_0(p_9_out_0),
        .s2mm_strm_wready(s2mm_strm_wready),
        .sig_advance_pipe_data237_out(sig_advance_pipe_data237_out),
        .sig_cmd_empty_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_193 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl_accept(sig_cntl_accept),
        .\sig_data_skid_reg_reg[127] (D),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(sig_dre_halted),
        .sig_dre_tvalid_i_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_3 ),
        .sig_eop_halt_xfer_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_60 ),
        .sig_eop_halt_xfer_reg_1(p_103_out),
        .sig_eop_halt_xfer_reg_10(p_67_out),
        .sig_eop_halt_xfer_reg_11(p_63_out),
        .sig_eop_halt_xfer_reg_12(p_59_out),
        .sig_eop_halt_xfer_reg_13(p_55_out),
        .sig_eop_halt_xfer_reg_14(p_51_out),
        .sig_eop_halt_xfer_reg_15(p_167_out),
        .sig_eop_halt_xfer_reg_16(p_163_out),
        .sig_eop_halt_xfer_reg_17(p_159_out),
        .sig_eop_halt_xfer_reg_18(p_155_out),
        .sig_eop_halt_xfer_reg_19(p_151_out),
        .sig_eop_halt_xfer_reg_2(p_99_out),
        .sig_eop_halt_xfer_reg_20(p_147_out),
        .sig_eop_halt_xfer_reg_21(p_143_out),
        .sig_eop_halt_xfer_reg_22(p_139_out),
        .sig_eop_halt_xfer_reg_23(p_135_out),
        .sig_eop_halt_xfer_reg_24(p_127_out),
        .sig_eop_halt_xfer_reg_25(p_123_out),
        .sig_eop_halt_xfer_reg_26(p_171_out),
        .sig_eop_halt_xfer_reg_27(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_124 ),
        .sig_eop_halt_xfer_reg_3(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_64 ),
        .sig_eop_halt_xfer_reg_4(p_91_out),
        .sig_eop_halt_xfer_reg_5(p_87_out),
        .sig_eop_halt_xfer_reg_6(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_67 ),
        .sig_eop_halt_xfer_reg_7(p_79_out),
        .sig_eop_halt_xfer_reg_8(p_75_out),
        .sig_eop_halt_xfer_reg_9(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_70 ),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg(p_71_out),
        .sig_flush_db1_reg_0(p_74_out),
        .sig_flush_db1_reg_1(p_77_out),
        .sig_flush_db1_reg_10(p_104_out),
        .sig_flush_db1_reg_11(p_107_out),
        .sig_flush_db1_reg_12(p_110_out),
        .sig_flush_db1_reg_13(p_113_out),
        .sig_flush_db1_reg_14(p_117_out),
        .sig_flush_db1_reg_15(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_231 ),
        .sig_flush_db1_reg_2(p_80_out),
        .sig_flush_db1_reg_3(p_83_out),
        .sig_flush_db1_reg_4(p_86_out),
        .sig_flush_db1_reg_5(p_89_out),
        .sig_flush_db1_reg_6(p_92_out),
        .sig_flush_db1_reg_7(p_95_out),
        .sig_flush_db1_reg_8(p_98_out),
        .sig_flush_db1_reg_9(p_101_out),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_2 ),
        .sig_flush_db2_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_4 ),
        .sig_flush_db2_reg_1(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5 ),
        .sig_flush_db2_reg_10(p_207_out),
        .sig_flush_db2_reg_11(p_191_out),
        .sig_flush_db2_reg_12(p_187_out),
        .sig_flush_db2_reg_13(p_183_out),
        .sig_flush_db2_reg_14(p_179_out),
        .sig_flush_db2_reg_2(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ),
        .sig_flush_db2_reg_3(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_7 ),
        .sig_flush_db2_reg_4(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ),
        .sig_flush_db2_reg_5(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_9 ),
        .sig_flush_db2_reg_6(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_10 ),
        .sig_flush_db2_reg_7(p_234_out),
        .sig_flush_db2_reg_8(p_223_out),
        .sig_flush_db2_reg_9(p_211_out),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_init_reg(sig_init_reg),
        .sig_last_reg_out_reg(out),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[3] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_11 ),
        .\sig_next_strt_offset_reg[0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_12 ),
        .\sig_next_strt_offset_reg[0]_1 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_218 ),
        .\sig_next_strt_offset_reg[0]_10 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_227 ),
        .\sig_next_strt_offset_reg[0]_2 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_219 ),
        .\sig_next_strt_offset_reg[0]_3 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_220 ),
        .\sig_next_strt_offset_reg[0]_4 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_221 ),
        .\sig_next_strt_offset_reg[0]_5 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_222 ),
        .\sig_next_strt_offset_reg[0]_6 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_223 ),
        .\sig_next_strt_offset_reg[0]_7 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_224 ),
        .\sig_next_strt_offset_reg[0]_8 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_225 ),
        .\sig_next_strt_offset_reg[0]_9 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_226 ),
        .\sig_next_strt_offset_reg[3]_0 ({s_case_i_128[3],s_case_i_128[1:0]}),
        .\sig_next_strt_offset_reg[3]_1 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_228 ),
        .\sig_next_strt_offset_reg[3]_2 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_229 ),
        .\sig_next_strt_offset_reg[3]_3 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_230 ),
        .\sig_next_strt_offset_reg[3]_4 ({p_0_in[3],p_0_in[0]}),
        .sig_rd_fifo(\I_TSTRB_FIFO/sig_rd_fifo ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[11] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_97 ,sig_scatter2dre_tdata[87:80]}),
        .\sig_strb_reg_out_reg[14] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_18 ,sig_scatter2dre_tdata[111:104]}),
        .\sig_strb_reg_out_reg[15] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_209 ,sig_scatter2dre_tdata[119:112]}),
        .\sig_strb_reg_out_reg[1] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_115 ,sig_scatter2dre_tdata[7:0]}),
        .\sig_strb_reg_out_reg[3] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_106 ,sig_scatter2dre_tdata[23:16]}),
        .\sig_strb_skid_reg_reg[15] (\sig_strb_skid_reg_reg[15] ),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast));
  CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized3 I_DRE_CNTL_FIFO
       (.D(sig_cmdcntl_sm_state_ns),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (sig_cmdcntl_sm_state),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_196 ),
        .Q(sig_rd_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[40:39],sig_cmd_fifo_data_out[37:8]}),
        .p_9_out(p_9_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .\sig_next_strt_offset_reg[2] ({p_0_in[3],p_0_in[0]}),
        .\sig_next_strt_offset_reg[2]_0 (s_case_i_128[2]),
        .\sig_next_strt_offset_reg[2]_1 (I_DRE_CNTL_FIFO_n_45),
        .\sig_next_strt_offset_reg[2]_2 (I_DRE_CNTL_FIFO_n_46),
        .\sig_next_strt_offset_reg[2]_3 (I_DRE_CNTL_FIFO_n_47),
        .\sig_next_strt_offset_reg[2]_4 (I_DRE_CNTL_FIFO_n_48),
        .\sig_next_strt_offset_reg[3] (I_DRE_CNTL_FIFO_n_43),
        .\sig_next_strt_offset_reg[3]_0 (p_8_out),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_s2mm_scatter
   (s2mm_strm_wready,
    p_9_out_0,
    sig_flush_db2_reg,
    sig_dre_tvalid_i_reg,
    sig_flush_db2_reg_0,
    sig_flush_db2_reg_1,
    sig_flush_db2_reg_2,
    sig_flush_db2_reg_3,
    sig_flush_db2_reg_4,
    sig_flush_db2_reg_5,
    sig_flush_db2_reg_6,
    \sig_mssa_index_reg_out_reg[3] ,
    \sig_next_strt_offset_reg[0]_0 ,
    Q,
    E,
    \sig_strb_reg_out_reg[14] ,
    \gen_fwft.empty_fwft_i_reg ,
    sig_flush_db1_reg,
    sig_flush_db1_reg_0,
    sig_flush_db1_reg_1,
    sig_flush_db1_reg_2,
    sig_flush_db1_reg_3,
    sig_flush_db1_reg_4,
    sig_flush_db1_reg_5,
    sig_flush_db1_reg_6,
    sig_flush_db1_reg_7,
    sig_flush_db1_reg_8,
    sig_flush_db1_reg_9,
    sig_flush_db1_reg_10,
    sig_flush_db1_reg_11,
    sig_flush_db1_reg_12,
    sig_flush_db1_reg_13,
    sig_flush_db1_reg_14,
    sig_flush_db2_reg_7,
    sig_flush_db2_reg_8,
    sig_flush_db2_reg_9,
    sig_flush_db2_reg_10,
    sig_flush_db2_reg_11,
    sig_flush_db2_reg_12,
    sig_flush_db2_reg_13,
    sig_flush_db2_reg_14,
    sig_eop_halt_xfer_reg_0,
    sig_advance_pipe_data237_out,
    sig_eop_halt_xfer_reg_1,
    sig_eop_halt_xfer_reg_2,
    sig_eop_halt_xfer_reg_3,
    sig_eop_halt_xfer_reg_4,
    sig_eop_halt_xfer_reg_5,
    sig_eop_halt_xfer_reg_6,
    sig_eop_halt_xfer_reg_7,
    sig_eop_halt_xfer_reg_8,
    sig_eop_halt_xfer_reg_9,
    sig_eop_halt_xfer_reg_10,
    sig_eop_halt_xfer_reg_11,
    sig_eop_halt_xfer_reg_12,
    sig_eop_halt_xfer_reg_13,
    sig_eop_halt_xfer_reg_14,
    sig_eop_halt_xfer_reg_15,
    sig_eop_halt_xfer_reg_16,
    sig_eop_halt_xfer_reg_17,
    sig_eop_halt_xfer_reg_18,
    sig_eop_halt_xfer_reg_19,
    sig_eop_halt_xfer_reg_20,
    sig_eop_halt_xfer_reg_21,
    sig_eop_halt_xfer_reg_22,
    sig_eop_halt_xfer_reg_23,
    sig_eop_halt_xfer_reg_24,
    sig_eop_halt_xfer_reg_25,
    sig_eop_halt_xfer_reg_26,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ,
    \sig_strb_reg_out_reg[11] ,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[1] ,
    sig_eop_halt_xfer_reg_27,
    \sig_next_strt_offset_reg[3]_0 ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ,
    \gen_fwft.empty_fwft_i_reg_1 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_fwft.empty_fwft_i_reg_2 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_fwft.empty_fwft_i_reg_3 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ,
    \sig_strb_reg_out_reg[15] ,
    \sig_next_strt_offset_reg[0]_1 ,
    \sig_next_strt_offset_reg[0]_2 ,
    \sig_next_strt_offset_reg[0]_3 ,
    \sig_next_strt_offset_reg[0]_4 ,
    \sig_next_strt_offset_reg[0]_5 ,
    \sig_next_strt_offset_reg[0]_6 ,
    \sig_next_strt_offset_reg[0]_7 ,
    \sig_next_strt_offset_reg[0]_8 ,
    \sig_next_strt_offset_reg[0]_9 ,
    \sig_next_strt_offset_reg[0]_10 ,
    \sig_next_strt_offset_reg[3]_1 ,
    \sig_next_strt_offset_reg[3]_2 ,
    \sig_next_strt_offset_reg[3]_3 ,
    sig_flush_db1_reg_15,
    m_axi_s2mm_aclk,
    sig_rd_fifo,
    sig_stream_rst,
    skid2dre_wlast,
    out,
    sig_flush_db2,
    sig_flush_db1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3] ,
    sig_cntl_accept,
    sig_sm_ld_dre_cmd,
    sig_last_reg_out_reg,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    sig_m_valid_out_reg,
    sig_init_reg,
    sig_cmd_empty_reg_0,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ,
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ,
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ,
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ,
    \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] ,
    \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] ,
    \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] ,
    \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] ,
    \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] ,
    \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] ,
    \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] ,
    p_0_in50_in,
    D,
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] ,
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] ,
    \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] ,
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] ,
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] ,
    \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] ,
    \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] ,
    \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] ,
    \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] ,
    \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] ,
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ,
    sig_dre2ibtt_tvalid,
    sig_ibtt2dre_tready,
    sig_dre_halted,
    \sig_next_strt_offset_reg[3]_4 ,
    \sig_data_skid_reg_reg[127] ,
    \sig_strb_skid_reg_reg[15] );
  output s2mm_strm_wready;
  output p_9_out_0;
  output [0:0]sig_flush_db2_reg;
  output sig_dre_tvalid_i_reg;
  output [0:0]sig_flush_db2_reg_0;
  output [0:0]sig_flush_db2_reg_1;
  output [0:0]sig_flush_db2_reg_2;
  output [0:0]sig_flush_db2_reg_3;
  output [0:0]sig_flush_db2_reg_4;
  output [0:0]sig_flush_db2_reg_5;
  output [0:0]sig_flush_db2_reg_6;
  output \sig_mssa_index_reg_out_reg[3] ;
  output \sig_next_strt_offset_reg[0]_0 ;
  output [3:0]Q;
  output [0:0]E;
  output [8:0]\sig_strb_reg_out_reg[14] ;
  output [8:0]\gen_fwft.empty_fwft_i_reg ;
  output [0:0]sig_flush_db1_reg;
  output [0:0]sig_flush_db1_reg_0;
  output [0:0]sig_flush_db1_reg_1;
  output [0:0]sig_flush_db1_reg_2;
  output [0:0]sig_flush_db1_reg_3;
  output [0:0]sig_flush_db1_reg_4;
  output [0:0]sig_flush_db1_reg_5;
  output [0:0]sig_flush_db1_reg_6;
  output [0:0]sig_flush_db1_reg_7;
  output [0:0]sig_flush_db1_reg_8;
  output [0:0]sig_flush_db1_reg_9;
  output [0:0]sig_flush_db1_reg_10;
  output [0:0]sig_flush_db1_reg_11;
  output [0:0]sig_flush_db1_reg_12;
  output [0:0]sig_flush_db1_reg_13;
  output [0:0]sig_flush_db1_reg_14;
  output [0:0]sig_flush_db2_reg_7;
  output [0:0]sig_flush_db2_reg_8;
  output [0:0]sig_flush_db2_reg_9;
  output [0:0]sig_flush_db2_reg_10;
  output [0:0]sig_flush_db2_reg_11;
  output [0:0]sig_flush_db2_reg_12;
  output [0:0]sig_flush_db2_reg_13;
  output [0:0]sig_flush_db2_reg_14;
  output [0:0]sig_eop_halt_xfer_reg_0;
  output sig_advance_pipe_data237_out;
  output [0:0]sig_eop_halt_xfer_reg_1;
  output [0:0]sig_eop_halt_xfer_reg_2;
  output [0:0]sig_eop_halt_xfer_reg_3;
  output [0:0]sig_eop_halt_xfer_reg_4;
  output [0:0]sig_eop_halt_xfer_reg_5;
  output [0:0]sig_eop_halt_xfer_reg_6;
  output [0:0]sig_eop_halt_xfer_reg_7;
  output [0:0]sig_eop_halt_xfer_reg_8;
  output [0:0]sig_eop_halt_xfer_reg_9;
  output [0:0]sig_eop_halt_xfer_reg_10;
  output [0:0]sig_eop_halt_xfer_reg_11;
  output [0:0]sig_eop_halt_xfer_reg_12;
  output [0:0]sig_eop_halt_xfer_reg_13;
  output [0:0]sig_eop_halt_xfer_reg_14;
  output [0:0]sig_eop_halt_xfer_reg_15;
  output [0:0]sig_eop_halt_xfer_reg_16;
  output [0:0]sig_eop_halt_xfer_reg_17;
  output [0:0]sig_eop_halt_xfer_reg_18;
  output [0:0]sig_eop_halt_xfer_reg_19;
  output [0:0]sig_eop_halt_xfer_reg_20;
  output [0:0]sig_eop_halt_xfer_reg_21;
  output [0:0]sig_eop_halt_xfer_reg_22;
  output [0:0]sig_eop_halt_xfer_reg_23;
  output [0:0]sig_eop_halt_xfer_reg_24;
  output [0:0]sig_eop_halt_xfer_reg_25;
  output [0:0]sig_eop_halt_xfer_reg_26;
  output [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  output [8:0]\sig_strb_reg_out_reg[11] ;
  output [8:0]\sig_strb_reg_out_reg[3] ;
  output [8:0]\sig_strb_reg_out_reg[1] ;
  output sig_eop_halt_xfer_reg_27;
  output [2:0]\sig_next_strt_offset_reg[3]_0 ;
  output [8:0]\gen_fwft.empty_fwft_i_reg_0 ;
  output [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  output [8:0]\gen_fwft.empty_fwft_i_reg_1 ;
  output [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [8:0]\gen_fwft.empty_fwft_i_reg_2 ;
  output [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  output [8:0]\gen_fwft.empty_fwft_i_reg_3 ;
  output [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  output [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  output [8:0]\sig_strb_reg_out_reg[15] ;
  output \sig_next_strt_offset_reg[0]_1 ;
  output \sig_next_strt_offset_reg[0]_2 ;
  output \sig_next_strt_offset_reg[0]_3 ;
  output \sig_next_strt_offset_reg[0]_4 ;
  output \sig_next_strt_offset_reg[0]_5 ;
  output \sig_next_strt_offset_reg[0]_6 ;
  output \sig_next_strt_offset_reg[0]_7 ;
  output \sig_next_strt_offset_reg[0]_8 ;
  output \sig_next_strt_offset_reg[0]_9 ;
  output \sig_next_strt_offset_reg[0]_10 ;
  output \sig_next_strt_offset_reg[3]_1 ;
  output \sig_next_strt_offset_reg[3]_2 ;
  output \sig_next_strt_offset_reg[3]_3 ;
  output sig_flush_db1_reg_15;
  input m_axi_s2mm_aclk;
  input sig_rd_fifo;
  input sig_stream_rst;
  input skid2dre_wlast;
  input [30:0]out;
  input sig_flush_db2;
  input sig_flush_db1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[3] ;
  input sig_cntl_accept;
  input sig_sm_ld_dre_cmd;
  input sig_last_reg_out_reg;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  input sig_m_valid_out_reg;
  input sig_init_reg;
  input sig_cmd_empty_reg_0;
  input [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  input \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  input [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ;
  input [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ;
  input [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ;
  input [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ;
  input [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] ;
  input [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] ;
  input [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] ;
  input [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] ;
  input [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] ;
  input [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] ;
  input [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] ;
  input p_0_in50_in;
  input [0:0]D;
  input [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] ;
  input [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] ;
  input [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] ;
  input [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] ;
  input [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] ;
  input [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] ;
  input [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] ;
  input [0:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] ;
  input [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] ;
  input [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] ;
  input [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ;
  input sig_dre2ibtt_tvalid;
  input sig_ibtt2dre_tready;
  input sig_dre_halted;
  input [1:0]\sig_next_strt_offset_reg[3]_4 ;
  input [127:0]\sig_data_skid_reg_reg[127] ;
  input [15:0]\sig_strb_skid_reg_reg[15] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ;
  wire [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] ;
  wire [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] ;
  wire [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] ;
  wire [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] ;
  wire [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] ;
  wire [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] ;
  wire [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] ;
  wire [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] ;
  wire [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] ;
  wire [0:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_7_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3] ;
  wire [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] ;
  wire [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] ;
  wire [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] ;
  wire [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] ;
  wire [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] ;
  wire [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  wire [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ;
  wire [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ;
  wire [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ;
  wire [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ;
  wire [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] ;
  wire [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] ;
  wire I_MSSAI_SKID_BUF_n_2;
  wire I_MSSAI_SKID_BUF_n_6;
  wire I_MSSAI_SKID_BUF_n_61;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_12;
  wire I_TSTRB_FIFO_n_53;
  wire [3:0]Q;
  wire SLICE_INSERTION_n_1;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_11;
  wire SLICE_INSERTION_n_12;
  wire SLICE_INSERTION_n_13;
  wire SLICE_INSERTION_n_14;
  wire SLICE_INSERTION_n_15;
  wire SLICE_INSERTION_n_18;
  wire SLICE_INSERTION_n_19;
  wire SLICE_INSERTION_n_20;
  wire SLICE_INSERTION_n_21;
  wire SLICE_INSERTION_n_22;
  wire SLICE_INSERTION_n_23;
  wire SLICE_INSERTION_n_3;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_5;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire [8:0]\gen_fwft.empty_fwft_i_reg ;
  wire [8:0]\gen_fwft.empty_fwft_i_reg_0 ;
  wire [8:0]\gen_fwft.empty_fwft_i_reg_1 ;
  wire [8:0]\gen_fwft.empty_fwft_i_reg_2 ;
  wire [8:0]\gen_fwft.empty_fwft_i_reg_3 ;
  wire [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  wire [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  wire [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  wire [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire [8:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg10;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg30;
  wire lsig_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [30:0]out;
  wire [2:1]p_0_in;
  wire p_0_in50_in;
  wire p_9_out_0;
  wire s2mm_strm_wready;
  wire sig_advance_pipe_data237_out;
  wire sig_btt_cntr03_out;
  wire \sig_btt_cntr[0]_i_1_n_0 ;
  wire \sig_btt_cntr[10]_i_1_n_0 ;
  wire \sig_btt_cntr[11]_i_1_n_0 ;
  wire \sig_btt_cntr[12]_i_1_n_0 ;
  wire \sig_btt_cntr[13]_i_1_n_0 ;
  wire \sig_btt_cntr[14]_i_1_n_0 ;
  wire \sig_btt_cntr[15]_i_1_n_0 ;
  wire \sig_btt_cntr[16]_i_1_n_0 ;
  wire \sig_btt_cntr[17]_i_1_n_0 ;
  wire \sig_btt_cntr[18]_i_1_n_0 ;
  wire \sig_btt_cntr[19]_i_1_n_0 ;
  wire \sig_btt_cntr[1]_i_1_n_0 ;
  wire \sig_btt_cntr[20]_i_1_n_0 ;
  wire \sig_btt_cntr[21]_i_1_n_0 ;
  wire \sig_btt_cntr[22]_i_1_n_0 ;
  wire \sig_btt_cntr[23]_i_1_n_0 ;
  wire \sig_btt_cntr[24]_i_1_n_0 ;
  wire \sig_btt_cntr[25]_i_3__0_n_0 ;
  wire \sig_btt_cntr[2]_i_1_n_0 ;
  wire \sig_btt_cntr[3]_i_1_n_0 ;
  wire \sig_btt_cntr[4]_i_1_n_0 ;
  wire \sig_btt_cntr[5]_i_1_n_0 ;
  wire \sig_btt_cntr[6]_i_1_n_0 ;
  wire \sig_btt_cntr[7]_i_1_n_0 ;
  wire \sig_btt_cntr[8]_i_1_n_0 ;
  wire \sig_btt_cntr[9]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [25:0]sig_btt_cntr_dup;
  wire [25:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_5_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_6_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_7_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_8_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__0_n_4;
  wire sig_btt_cntr_prv0_carry__0_n_5;
  wire sig_btt_cntr_prv0_carry__0_n_6;
  wire sig_btt_cntr_prv0_carry__0_n_7;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_5_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_6_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_7_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_8_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__1_n_4;
  wire sig_btt_cntr_prv0_carry__1_n_5;
  wire sig_btt_cntr_prv0_carry__1_n_6;
  wire sig_btt_cntr_prv0_carry__1_n_7;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_7;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_i_5_n_0;
  wire sig_btt_cntr_prv0_carry_i_6_n_0;
  wire sig_btt_cntr_prv0_carry_i_7_n_0;
  wire sig_btt_cntr_prv0_carry_i_8_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire sig_btt_cntr_prv0_carry_n_4;
  wire sig_btt_cntr_prv0_carry_n_5;
  wire sig_btt_cntr_prv0_carry_n_6;
  wire sig_btt_cntr_prv0_carry_n_7;
  wire \sig_btt_cntr_reg_n_0_[0] ;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[14] ;
  wire \sig_btt_cntr_reg_n_0_[15] ;
  wire \sig_btt_cntr_reg_n_0_[16] ;
  wire \sig_btt_cntr_reg_n_0_[17] ;
  wire \sig_btt_cntr_reg_n_0_[18] ;
  wire \sig_btt_cntr_reg_n_0_[19] ;
  wire \sig_btt_cntr_reg_n_0_[1] ;
  wire \sig_btt_cntr_reg_n_0_[20] ;
  wire \sig_btt_cntr_reg_n_0_[21] ;
  wire \sig_btt_cntr_reg_n_0_[22] ;
  wire \sig_btt_cntr_reg_n_0_[23] ;
  wire \sig_btt_cntr_reg_n_0_[24] ;
  wire \sig_btt_cntr_reg_n_0_[25] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_10_n_0;
  wire sig_btt_eq_0_i_11_n_0;
  wire sig_btt_eq_0_i_12_n_0;
  wire sig_btt_eq_0_i_13_n_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_eq_0_i_7_n_0;
  wire sig_btt_eq_0_i_8_n_0;
  wire sig_btt_eq_0_i_9_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_4;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_5;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_6;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_7;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_n_4;
  wire sig_btt_lteq_max_first_incr0_carry_n_5;
  wire sig_btt_lteq_max_first_incr0_carry_n_6;
  wire sig_btt_lteq_max_first_incr0_carry_n_7;
  wire sig_cmd_empty_reg_0;
  wire sig_cmd_full;
  wire sig_cmd_full0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl_accept;
  wire sig_curr_eof_reg;
  wire [3:0]sig_curr_strt_offset;
  wire [127:0]\sig_data_skid_reg_reg[127] ;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_tvalid_i_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_halt_xfer_i_1_n_0;
  wire [0:0]sig_eop_halt_xfer_reg_0;
  wire [0:0]sig_eop_halt_xfer_reg_1;
  wire [0:0]sig_eop_halt_xfer_reg_10;
  wire [0:0]sig_eop_halt_xfer_reg_11;
  wire [0:0]sig_eop_halt_xfer_reg_12;
  wire [0:0]sig_eop_halt_xfer_reg_13;
  wire [0:0]sig_eop_halt_xfer_reg_14;
  wire [0:0]sig_eop_halt_xfer_reg_15;
  wire [0:0]sig_eop_halt_xfer_reg_16;
  wire [0:0]sig_eop_halt_xfer_reg_17;
  wire [0:0]sig_eop_halt_xfer_reg_18;
  wire [0:0]sig_eop_halt_xfer_reg_19;
  wire [0:0]sig_eop_halt_xfer_reg_2;
  wire [0:0]sig_eop_halt_xfer_reg_20;
  wire [0:0]sig_eop_halt_xfer_reg_21;
  wire [0:0]sig_eop_halt_xfer_reg_22;
  wire [0:0]sig_eop_halt_xfer_reg_23;
  wire [0:0]sig_eop_halt_xfer_reg_24;
  wire [0:0]sig_eop_halt_xfer_reg_25;
  wire [0:0]sig_eop_halt_xfer_reg_26;
  wire sig_eop_halt_xfer_reg_27;
  wire [0:0]sig_eop_halt_xfer_reg_3;
  wire [0:0]sig_eop_halt_xfer_reg_4;
  wire [0:0]sig_eop_halt_xfer_reg_5;
  wire [0:0]sig_eop_halt_xfer_reg_6;
  wire [0:0]sig_eop_halt_xfer_reg_7;
  wire [0:0]sig_eop_halt_xfer_reg_8;
  wire [0:0]sig_eop_halt_xfer_reg_9;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire [3:0]sig_fifo_mssai;
  wire sig_fifo_mssai0;
  wire [3:1]sig_fifo_mssai00_in;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire sig_flush_db1;
  wire [0:0]sig_flush_db1_reg;
  wire [0:0]sig_flush_db1_reg_0;
  wire [0:0]sig_flush_db1_reg_1;
  wire [0:0]sig_flush_db1_reg_10;
  wire [0:0]sig_flush_db1_reg_11;
  wire [0:0]sig_flush_db1_reg_12;
  wire [0:0]sig_flush_db1_reg_13;
  wire [0:0]sig_flush_db1_reg_14;
  wire sig_flush_db1_reg_15;
  wire [0:0]sig_flush_db1_reg_2;
  wire [0:0]sig_flush_db1_reg_3;
  wire [0:0]sig_flush_db1_reg_4;
  wire [0:0]sig_flush_db1_reg_5;
  wire [0:0]sig_flush_db1_reg_6;
  wire [0:0]sig_flush_db1_reg_7;
  wire [0:0]sig_flush_db1_reg_8;
  wire [0:0]sig_flush_db1_reg_9;
  wire sig_flush_db2;
  wire [0:0]sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire [0:0]sig_flush_db2_reg_10;
  wire [0:0]sig_flush_db2_reg_11;
  wire [0:0]sig_flush_db2_reg_12;
  wire [0:0]sig_flush_db2_reg_13;
  wire [0:0]sig_flush_db2_reg_14;
  wire [0:0]sig_flush_db2_reg_2;
  wire [0:0]sig_flush_db2_reg_3;
  wire [0:0]sig_flush_db2_reg_4;
  wire [0:0]sig_flush_db2_reg_5;
  wire [0:0]sig_flush_db2_reg_6;
  wire [0:0]sig_flush_db2_reg_7;
  wire [0:0]sig_flush_db2_reg_8;
  wire [0:0]sig_flush_db2_reg_9;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_last_reg_out_reg;
  wire sig_ld_cmd;
  wire sig_m_valid_out_reg;
  wire [1:1]sig_max_first_increment0;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment[3]_i_3_n_0 ;
  wire \sig_max_first_increment[4]_i_1_n_0 ;
  wire \sig_max_first_increment[4]_i_2_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire \sig_max_first_increment_reg_n_0_[3] ;
  wire \sig_max_first_increment_reg_n_0_[4] ;
  wire [2:0]sig_mssa_index;
  wire \sig_mssa_index_reg_out_reg[3] ;
  wire \sig_next_strt_offset_reg[0]_0 ;
  wire \sig_next_strt_offset_reg[0]_1 ;
  wire \sig_next_strt_offset_reg[0]_10 ;
  wire \sig_next_strt_offset_reg[0]_2 ;
  wire \sig_next_strt_offset_reg[0]_3 ;
  wire \sig_next_strt_offset_reg[0]_4 ;
  wire \sig_next_strt_offset_reg[0]_5 ;
  wire \sig_next_strt_offset_reg[0]_6 ;
  wire \sig_next_strt_offset_reg[0]_7 ;
  wire \sig_next_strt_offset_reg[0]_8 ;
  wire \sig_next_strt_offset_reg[0]_9 ;
  wire [2:0]\sig_next_strt_offset_reg[3]_0 ;
  wire \sig_next_strt_offset_reg[3]_1 ;
  wire \sig_next_strt_offset_reg[3]_2 ;
  wire \sig_next_strt_offset_reg[3]_3 ;
  wire [1:0]\sig_next_strt_offset_reg[3]_4 ;
  wire sig_rd_fifo;
  wire [12:2]sig_scatter2dre_tstrb;
  wire sig_sm_ld_dre_cmd;
  wire [8:0]\sig_strb_reg_out_reg[11] ;
  wire [8:0]\sig_strb_reg_out_reg[14] ;
  wire [8:0]\sig_strb_reg_out_reg[15] ;
  wire [8:0]\sig_strb_reg_out_reg[1] ;
  wire [8:0]\sig_strb_reg_out_reg[3] ;
  wire [15:0]\sig_strb_skid_reg_reg[15] ;
  wire sig_stream_rst;
  wire [15:0]sig_strm_tstrb;
  wire sig_strm_tvalid;
  wire [21:2]sig_tstrb_fifo_data_out;
  wire sig_tstrb_fifo_rdy;
  wire sig_valid_fifo_ld12_out;
  wire skid2dre_wlast;
  wire [22:0]slice_insert_data;
  wire slice_insert_valid;
  wire [7:1]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [7:2]NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [7:5]NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_61),
        .Q(lsig_absorb2tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .O(\sig_next_strt_offset_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__0_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .O(\sig_next_strt_offset_reg[0]_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__1_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .O(\sig_next_strt_offset_reg[0]_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__2_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .O(\sig_next_strt_offset_reg[0]_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__3_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .O(\sig_next_strt_offset_reg[0]_10 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_rep_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .O(\sig_next_strt_offset_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[1]_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[1]),
        .O(\sig_next_strt_offset_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__0_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[1]),
        .O(\sig_next_strt_offset_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__1_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[1]),
        .O(\sig_next_strt_offset_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__2_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[1]),
        .O(\sig_next_strt_offset_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__3_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[1]),
        .O(\sig_next_strt_offset_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep_i_1 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[1]),
        .O(\sig_next_strt_offset_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00410000FFFFFFFF)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(out[0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3] ),
        .I4(sig_cntl_accept),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_strt_offset_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_3 
       (.I0(out[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(out[2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_7_n_0 ),
        .O(\sig_next_strt_offset_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4 
       (.I0(Q[1]),
        .I1(out[1]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hBB2B)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_7 
       (.I0(Q[1]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(Q[0]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__0_i_1 
       (.I0(out[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(out[2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_7_n_0 ),
        .O(\sig_next_strt_offset_reg[3]_2 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__1_i_1 
       (.I0(out[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(out[2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_7_n_0 ),
        .O(\sig_next_strt_offset_reg[3]_3 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep_i_1 
       (.I0(out[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(out[2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_7_n_0 ),
        .O(\sig_next_strt_offset_reg[3]_1 ));
  CNNA_BD_axi_dma_0_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.CO(sig_btt_lteq_max_first_incr),
        .D(D),
        .E(E),
        .\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] (\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ),
        .\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] (\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] ),
        .\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] (\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] ),
        .\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] (\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] ),
        .\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] (\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] ),
        .\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] (\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] ),
        .\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] (\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] ),
        .\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] (\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] ),
        .\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] (\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] ),
        .\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] (\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] ),
        .\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] (\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (I_MSSAI_SKID_BUF_n_2),
        .\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] (\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] ),
        .\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] (\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] ),
        .\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] (\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] ),
        .\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] (\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] ),
        .\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] (\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] ),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] (\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] (\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] (\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ),
        .\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] (\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ),
        .\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] (\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ),
        .\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] (\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ),
        .\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] (\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] ),
        .\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] (\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] ),
        .Q(sig_strm_tstrb),
        .dout({sig_tstrb_fifo_data_out[21:18],sig_tstrb_fifo_data_out[12],sig_tstrb_fifo_data_out[10],sig_tstrb_fifo_data_out[8],sig_tstrb_fifo_data_out[6:4],sig_tstrb_fifo_data_out[2]}),
        .empty(I_TSTRB_FIFO_n_12),
        .ld_btt_cntr_reg10(ld_btt_cntr_reg10),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_strm_tvalid),
        .p_0_in50_in(p_0_in50_in),
        .s2mm_strm_wready(s2mm_strm_wready),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(I_MSSAI_SKID_BUF_n_6),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_i_2_n_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_i_3_n_0),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_i_4_n_0),
        .sig_btt_eq_0_reg_3(SLICE_INSERTION_n_3),
        .sig_cmd_empty_reg(sig_cmd_empty_reg_0),
        .sig_cmd_full0(sig_cmd_full0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(I_MSSAI_SKID_BUF_n_61),
        .\sig_data_reg_out_reg[127]_0 ({\gen_fwft.empty_fwft_i_reg [7:0],\sig_strb_reg_out_reg[15] [7:0],\sig_strb_reg_out_reg[14] [7:0],\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] [7:0],\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] [7:0],\sig_strb_reg_out_reg[11] [7:0],\gen_fwft.empty_fwft_i_reg_3 [7:0],\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] [7:0],\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] [7:0],\gen_fwft.empty_fwft_i_reg_2 [7:0],\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [7:0],\gen_fwft.empty_fwft_i_reg_1 [7:0],\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] [7:0],\sig_strb_reg_out_reg[3] [7:0],\gen_fwft.empty_fwft_i_reg_0 [7:0],\sig_strb_reg_out_reg[1] [7:0]}),
        .\sig_data_skid_reg_reg[127]_0 (\sig_data_skid_reg_reg[127] ),
        .sig_dre_tvalid_i_reg(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg_0),
        .sig_eop_halt_xfer_reg_0(sig_advance_pipe_data237_out),
        .sig_eop_halt_xfer_reg_1(sig_eop_halt_xfer_reg_1),
        .sig_eop_halt_xfer_reg_10(sig_eop_halt_xfer_reg_10),
        .sig_eop_halt_xfer_reg_11(sig_eop_halt_xfer_reg_11),
        .sig_eop_halt_xfer_reg_12(sig_eop_halt_xfer_reg_12),
        .sig_eop_halt_xfer_reg_13(sig_eop_halt_xfer_reg_13),
        .sig_eop_halt_xfer_reg_14(sig_eop_halt_xfer_reg_14),
        .sig_eop_halt_xfer_reg_15(sig_eop_halt_xfer_reg_15),
        .sig_eop_halt_xfer_reg_16(sig_eop_halt_xfer_reg_16),
        .sig_eop_halt_xfer_reg_17(sig_eop_halt_xfer_reg_17),
        .sig_eop_halt_xfer_reg_18(sig_eop_halt_xfer_reg_18),
        .sig_eop_halt_xfer_reg_19(sig_eop_halt_xfer_reg_19),
        .sig_eop_halt_xfer_reg_2(sig_eop_halt_xfer_reg_2),
        .sig_eop_halt_xfer_reg_20(sig_eop_halt_xfer_reg_20),
        .sig_eop_halt_xfer_reg_21(sig_eop_halt_xfer_reg_21),
        .sig_eop_halt_xfer_reg_22(sig_eop_halt_xfer_reg_22),
        .sig_eop_halt_xfer_reg_23(sig_eop_halt_xfer_reg_23),
        .sig_eop_halt_xfer_reg_24(sig_eop_halt_xfer_reg_24),
        .sig_eop_halt_xfer_reg_25(sig_eop_halt_xfer_reg_25),
        .sig_eop_halt_xfer_reg_26(sig_eop_halt_xfer_reg_26),
        .sig_eop_halt_xfer_reg_27(sig_eop_halt_xfer_reg_27),
        .sig_eop_halt_xfer_reg_3(sig_eop_halt_xfer_reg_3),
        .sig_eop_halt_xfer_reg_4(sig_eop_halt_xfer_reg_4),
        .sig_eop_halt_xfer_reg_5(sig_eop_halt_xfer_reg_5),
        .sig_eop_halt_xfer_reg_6(sig_eop_halt_xfer_reg_6),
        .sig_eop_halt_xfer_reg_7(sig_eop_halt_xfer_reg_7),
        .sig_eop_halt_xfer_reg_8(sig_eop_halt_xfer_reg_8),
        .sig_eop_halt_xfer_reg_9(sig_eop_halt_xfer_reg_9),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg_reg(sig_dre_tvalid_i_reg),
        .sig_eop_sent_reg_reg_0(I_TSTRB_FIFO_n_53),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_init_reg(sig_init_reg),
        .sig_last_reg_out_reg_0(sig_last_reg_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[2]_0 (sig_mssa_index),
        .\sig_mssa_index_reg_out_reg[3]_0 (\sig_mssa_index_reg_out_reg[3] ),
        .sig_rd_fifo(sig_rd_fifo),
        .sig_scatter2dre_tstrb({sig_scatter2dre_tstrb[12],sig_scatter2dre_tstrb[10],sig_scatter2dre_tstrb[8],sig_scatter2dre_tstrb[6:4],sig_scatter2dre_tstrb[2]}),
        .\sig_strb_skid_reg_reg[15]_0 (\sig_strb_skid_reg_reg[15] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .skid2dre_wlast(skid2dre_wlast));
  CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized4 I_TSTRB_FIFO
       (.\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 (sig_mssa_index),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] (\sig_mssa_index_reg_out_reg[3] ),
        .Q(sig_strm_tstrb),
        .SR(sig_eop_sent_reg0),
        .din(slice_insert_data),
        .dout({sig_tstrb_fifo_data_out[21:18],sig_tstrb_fifo_data_out[12],sig_tstrb_fifo_data_out[10],sig_tstrb_fifo_data_out[8],sig_tstrb_fifo_data_out[6:4],sig_tstrb_fifo_data_out[2]}),
        .empty(I_TSTRB_FIFO_n_12),
        .full(I_TSTRB_FIFO_n_0),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg [8]),
        .\gen_fwft.empty_fwft_i_reg_0 (\gen_fwft.empty_fwft_i_reg_0 [8]),
        .\gen_fwft.empty_fwft_i_reg_1 (\gen_fwft.empty_fwft_i_reg_1 [8]),
        .\gen_fwft.empty_fwft_i_reg_2 (\gen_fwft.empty_fwft_i_reg_2 [8]),
        .\gen_fwft.empty_fwft_i_reg_3 (\gen_fwft.empty_fwft_i_reg_3 [8]),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] [8]),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] [8]),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] (I_TSTRB_FIFO_n_53),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] [8]),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [8]),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] [8]),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] [8]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_strm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(sig_dre_halted),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg(sig_flush_db1_reg),
        .sig_flush_db1_reg_0(sig_flush_db1_reg_0),
        .sig_flush_db1_reg_1(sig_flush_db1_reg_1),
        .sig_flush_db1_reg_10(sig_flush_db1_reg_10),
        .sig_flush_db1_reg_11(sig_flush_db1_reg_11),
        .sig_flush_db1_reg_12(sig_flush_db1_reg_12),
        .sig_flush_db1_reg_13(sig_flush_db1_reg_13),
        .sig_flush_db1_reg_14(sig_flush_db1_reg_14),
        .sig_flush_db1_reg_15(sig_flush_db1_reg_15),
        .sig_flush_db1_reg_2(sig_flush_db1_reg_2),
        .sig_flush_db1_reg_3(sig_flush_db1_reg_3),
        .sig_flush_db1_reg_4(sig_flush_db1_reg_4),
        .sig_flush_db1_reg_5(sig_flush_db1_reg_5),
        .sig_flush_db1_reg_6(sig_flush_db1_reg_6),
        .sig_flush_db1_reg_7(sig_flush_db1_reg_7),
        .sig_flush_db1_reg_8(sig_flush_db1_reg_8),
        .sig_flush_db1_reg_9(sig_flush_db1_reg_9),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(sig_flush_db2_reg),
        .sig_flush_db2_reg_0(sig_flush_db2_reg_0),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_1),
        .sig_flush_db2_reg_10(sig_flush_db2_reg_10),
        .sig_flush_db2_reg_11(sig_flush_db2_reg_11),
        .sig_flush_db2_reg_12(sig_flush_db2_reg_12),
        .sig_flush_db2_reg_13(sig_flush_db2_reg_13),
        .sig_flush_db2_reg_14(sig_flush_db2_reg_14),
        .sig_flush_db2_reg_2(sig_flush_db2_reg_2),
        .sig_flush_db2_reg_3(sig_flush_db2_reg_3),
        .sig_flush_db2_reg_4(sig_flush_db2_reg_4),
        .sig_flush_db2_reg_5(sig_flush_db2_reg_5),
        .sig_flush_db2_reg_6(sig_flush_db2_reg_6),
        .sig_flush_db2_reg_7(sig_flush_db2_reg_7),
        .sig_flush_db2_reg_8(sig_flush_db2_reg_8),
        .sig_flush_db2_reg_9(sig_flush_db2_reg_9),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_fifo(sig_rd_fifo),
        .sig_scatter2dre_tstrb({sig_scatter2dre_tstrb[12],sig_scatter2dre_tstrb[10],sig_scatter2dre_tstrb[8],sig_scatter2dre_tstrb[6:4],sig_scatter2dre_tstrb[2]}),
        .\sig_strb_reg_out_reg[11] (\sig_strb_reg_out_reg[11] [8]),
        .\sig_strb_reg_out_reg[14] (\sig_strb_reg_out_reg[14] [8]),
        .\sig_strb_reg_out_reg[15] (\sig_strb_reg_out_reg[15] [8]),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] [8]),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] [8]),
        .slice_insert_valid(slice_insert_valid));
  CNNA_BD_axi_dma_0_0_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .DI({SLICE_INSERTION_n_5,SLICE_INSERTION_n_6,SLICE_INSERTION_n_7}),
        .E(sig_btt_cntr03_out),
        .Q(sig_curr_strt_offset),
        .S({SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10,SLICE_INSERTION_n_11,SLICE_INSERTION_n_12,SLICE_INSERTION_n_13,SLICE_INSERTION_n_14,SLICE_INSERTION_n_15}),
        .SR(SLICE_INSERTION_n_1),
        .din(slice_insert_data),
        .full(I_TSTRB_FIFO_n_0),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(SLICE_INSERTION_n_23),
        .ld_btt_cntr_reg1_reg_0(I_MSSAI_SKID_BUF_n_2),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_btt_cntr_dup),
        .\sig_btt_cntr_dup_reg[25] ({SLICE_INSERTION_n_18,SLICE_INSERTION_n_19,SLICE_INSERTION_n_20,SLICE_INSERTION_n_21,SLICE_INSERTION_n_22}),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_lteq_max_first_incr0_carry(\sig_max_first_increment_reg_n_0_[4] ),
        .sig_btt_lteq_max_first_incr0_carry_0({\sig_max_first_increment_reg_n_0_[3] ,\sig_max_first_increment_reg_n_0_[2] ,\sig_max_first_increment_reg_n_0_[1] ,\sig_max_first_increment_reg_n_0_[0] }),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(SLICE_INSERTION_n_3),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_reg(SLICE_INSERTION_n_4),
        .sig_stream_rst(sig_stream_rst),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data[15]_i_3_0 ({\sig_btt_cntr_reg_n_0_[25] ,\sig_btt_cntr_reg_n_0_[24] ,\sig_btt_cntr_reg_n_0_[23] ,\sig_btt_cntr_reg_n_0_[22] ,\sig_btt_cntr_reg_n_0_[21] ,\sig_btt_cntr_reg_n_0_[20] ,\sig_btt_cntr_reg_n_0_[19] ,\sig_btt_cntr_reg_n_0_[18] ,\sig_btt_cntr_reg_n_0_[17] ,\sig_btt_cntr_reg_n_0_[16] ,\sig_btt_cntr_reg_n_0_[15] ,\sig_btt_cntr_reg_n_0_[14] ,\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,\sig_btt_cntr_reg_n_0_[1] ,\sig_btt_cntr_reg_n_0_[0] }),
        .\storage_data_reg[19]_0 (sig_fifo_mssai));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_23),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_tstrb_fifo_rdy),
        .D(ld_btt_cntr_reg1),
        .Q(ld_btt_cntr_reg2),
        .R(ld_btt_cntr_reg10));
  LUT2 #(
    .INIT(4'hE)) 
    ld_btt_cntr_reg3_i_1
       (.I0(ld_btt_cntr_reg3),
        .I1(ld_btt_cntr_reg2),
        .O(ld_btt_cntr_reg30));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_tstrb_fifo_rdy),
        .D(ld_btt_cntr_reg30),
        .Q(ld_btt_cntr_reg3),
        .R(ld_btt_cntr_reg10));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(out[4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(\sig_btt_cntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(out[14]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(\sig_btt_cntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(out[15]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(\sig_btt_cntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(out[16]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(\sig_btt_cntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(out[17]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(\sig_btt_cntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[14]_i_1 
       (.I0(out[18]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[14]),
        .O(\sig_btt_cntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[15]_i_1 
       (.I0(out[19]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[15]),
        .O(\sig_btt_cntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[16]_i_1 
       (.I0(out[20]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[16]),
        .O(\sig_btt_cntr[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[17]_i_1 
       (.I0(out[21]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[17]),
        .O(\sig_btt_cntr[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[18]_i_1 
       (.I0(out[22]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[18]),
        .O(\sig_btt_cntr[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[19]_i_1 
       (.I0(out[23]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[19]),
        .O(\sig_btt_cntr[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(out[5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(\sig_btt_cntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[20]_i_1 
       (.I0(out[24]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[20]),
        .O(\sig_btt_cntr[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[21]_i_1 
       (.I0(out[25]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[21]),
        .O(\sig_btt_cntr[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[22]_i_1 
       (.I0(out[26]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[22]),
        .O(\sig_btt_cntr[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[23]_i_1 
       (.I0(out[27]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[23]),
        .O(\sig_btt_cntr[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[24]_i_1 
       (.I0(out[28]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[24]),
        .O(\sig_btt_cntr[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[25]_i_3__0 
       (.I0(out[29]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[25]),
        .O(\sig_btt_cntr[25]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(out[6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(\sig_btt_cntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(out[7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(\sig_btt_cntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(out[8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(\sig_btt_cntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(out[9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(\sig_btt_cntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(out[10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(\sig_btt_cntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(out[11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(\sig_btt_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(out[12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(\sig_btt_cntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(out[13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(\sig_btt_cntr[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[0]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[0]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[10]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[10]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[11]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[11]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[12]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[12]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[13]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[13]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[14]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[14]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[15]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[15]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[16]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[16]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[17]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[17]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[18]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[18]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[19]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[19]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[1]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[1]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[20]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[20]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[21]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[21]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[22]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[22]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[23]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[23]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[24]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[24]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[25]_i_3__0_n_0 ),
        .Q(sig_btt_cntr_dup[25]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[2]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[2]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[3]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[3]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[4]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[4]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[5]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[5]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[6]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[6]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[7]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[7]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[8]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[8]),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[9]_i_1_n_0 ),
        .Q(sig_btt_cntr_dup[9]),
        .R(I_MSSAI_SKID_BUF_n_2));
  CARRY8 sig_btt_cntr_prv0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3,sig_btt_cntr_prv0_carry_n_4,sig_btt_cntr_prv0_carry_n_5,sig_btt_cntr_prv0_carry_n_6,sig_btt_cntr_prv0_carry_n_7}),
        .DI(sig_btt_cntr_dup[7:0]),
        .O(sig_btt_cntr_prv0[7:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0,sig_btt_cntr_prv0_carry_i_5_n_0,sig_btt_cntr_prv0_carry_i_6_n_0,sig_btt_cntr_prv0_carry_i_7_n_0,sig_btt_cntr_prv0_carry_i_8_n_0}));
  CARRY8 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3,sig_btt_cntr_prv0_carry__0_n_4,sig_btt_cntr_prv0_carry__0_n_5,sig_btt_cntr_prv0_carry__0_n_6,sig_btt_cntr_prv0_carry__0_n_7}),
        .DI(sig_btt_cntr_dup[15:8]),
        .O(sig_btt_cntr_prv0[15:8]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0,sig_btt_cntr_prv0_carry__0_i_5_n_0,sig_btt_cntr_prv0_carry__0_i_6_n_0,sig_btt_cntr_prv0_carry__0_i_7_n_0,sig_btt_cntr_prv0_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[15]),
        .I1(\sig_btt_cntr_reg_n_0_[15] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[14]),
        .I1(\sig_btt_cntr_reg_n_0_[14] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[13]),
        .I1(\sig_btt_cntr_reg_n_0_[13] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[12]),
        .I1(\sig_btt_cntr_reg_n_0_[12] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_5
       (.I0(sig_btt_cntr_dup[11]),
        .I1(\sig_btt_cntr_reg_n_0_[11] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_6
       (.I0(sig_btt_cntr_dup[10]),
        .I1(\sig_btt_cntr_reg_n_0_[10] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_7
       (.I0(sig_btt_cntr_dup[9]),
        .I1(\sig_btt_cntr_reg_n_0_[9] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_8
       (.I0(sig_btt_cntr_dup[8]),
        .I1(\sig_btt_cntr_reg_n_0_[8] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_8_n_0));
  CARRY8 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3,sig_btt_cntr_prv0_carry__1_n_4,sig_btt_cntr_prv0_carry__1_n_5,sig_btt_cntr_prv0_carry__1_n_6,sig_btt_cntr_prv0_carry__1_n_7}),
        .DI(sig_btt_cntr_dup[23:16]),
        .O(sig_btt_cntr_prv0[23:16]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0,sig_btt_cntr_prv0_carry__1_i_5_n_0,sig_btt_cntr_prv0_carry__1_i_6_n_0,sig_btt_cntr_prv0_carry__1_i_7_n_0,sig_btt_cntr_prv0_carry__1_i_8_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[23]),
        .I1(\sig_btt_cntr_reg_n_0_[23] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[22]),
        .I1(\sig_btt_cntr_reg_n_0_[22] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[21]),
        .I1(\sig_btt_cntr_reg_n_0_[21] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[20]),
        .I1(\sig_btt_cntr_reg_n_0_[20] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_5
       (.I0(sig_btt_cntr_dup[19]),
        .I1(\sig_btt_cntr_reg_n_0_[19] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_6
       (.I0(sig_btt_cntr_dup[18]),
        .I1(\sig_btt_cntr_reg_n_0_[18] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_7
       (.I0(sig_btt_cntr_dup[17]),
        .I1(\sig_btt_cntr_reg_n_0_[17] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_8
       (.I0(sig_btt_cntr_dup[16]),
        .I1(\sig_btt_cntr_reg_n_0_[16] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_8_n_0));
  CARRY8 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[7:1],sig_btt_cntr_prv0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_btt_cntr_dup[24]}),
        .O({NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED[7:2],sig_btt_cntr_prv0[25:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[25]),
        .I1(\sig_btt_cntr_reg_n_0_[25] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[24]),
        .I1(\sig_btt_cntr_reg_n_0_[24] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(\sig_btt_cntr_reg_n_0_[7] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(\sig_btt_cntr_reg_n_0_[6] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(\sig_btt_cntr_reg_n_0_[5] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(\sig_max_first_increment_reg_n_0_[4] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[4] ),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_5
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_max_first_increment_reg_n_0_[3] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[3] ),
        .O(sig_btt_cntr_prv0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_6
       (.I0(sig_btt_cntr_dup[2]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_7
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\sig_max_first_increment_reg_n_0_[1] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[1] ),
        .O(sig_btt_cntr_prv0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_8
       (.I0(sig_btt_cntr_dup[0]),
        .I1(\sig_max_first_increment_reg_n_0_[0] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[0] ),
        .O(sig_btt_cntr_prv0_carry_i_8_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[0]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[0] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[10]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[11]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[12]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[13]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[14]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[14] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[15]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[15] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[16]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[16] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[17]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[17] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[18]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[18] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[19]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[19] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[1]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[1] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[20]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[20] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[21]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[21] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[22]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[22] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[23]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[23] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[24]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[24] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[25]_i_3__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[25] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[2]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[3]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[4]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[5]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[6]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[7]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[8]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[9]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(I_MSSAI_SKID_BUF_n_2));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_10
       (.I0(sig_btt_cntr_prv0[0]),
        .I1(out[4]),
        .I2(sig_btt_cntr_prv0[3]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(out[7]),
        .O(sig_btt_eq_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_11
       (.I0(sig_btt_cntr_prv0[9]),
        .I1(out[13]),
        .I2(sig_btt_cntr_prv0[23]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(out[27]),
        .O(sig_btt_eq_0_i_11_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_12
       (.I0(sig_btt_cntr_prv0[8]),
        .I1(out[12]),
        .I2(sig_btt_cntr_prv0[16]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(out[20]),
        .O(sig_btt_eq_0_i_12_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_13
       (.I0(sig_btt_cntr_prv0[6]),
        .I1(out[10]),
        .I2(sig_btt_cntr_prv0[15]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(out[19]),
        .O(sig_btt_eq_0_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    sig_btt_eq_0_i_2
       (.I0(sig_btt_eq_0_i_6_n_0),
        .I1(sig_btt_eq_0_i_7_n_0),
        .I2(sig_btt_eq_0_i_8_n_0),
        .I3(sig_btt_eq_0_i_9_n_0),
        .I4(sig_btt_eq_0_i_10_n_0),
        .I5(sig_btt_eq_0_i_11_n_0),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_3
       (.I0(\sig_btt_cntr[12]_i_1_n_0 ),
        .I1(\sig_btt_cntr[25]_i_3__0_n_0 ),
        .I2(\sig_btt_cntr[24]_i_1_n_0 ),
        .I3(\sig_btt_cntr[22]_i_1_n_0 ),
        .I4(\sig_btt_cntr[14]_i_1_n_0 ),
        .I5(\sig_btt_cntr[21]_i_1_n_0 ),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_4
       (.I0(\sig_btt_cntr[13]_i_1_n_0 ),
        .I1(\sig_btt_cntr[1]_i_1_n_0 ),
        .I2(\sig_btt_cntr[5]_i_1_n_0 ),
        .I3(\sig_btt_cntr[10]_i_1_n_0 ),
        .I4(sig_btt_eq_0_i_12_n_0),
        .I5(sig_btt_eq_0_i_13_n_0),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_6
       (.I0(sig_btt_cntr_prv0[11]),
        .I1(out[15]),
        .I2(sig_btt_cntr_prv0[18]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(out[22]),
        .O(sig_btt_eq_0_i_6_n_0));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    sig_btt_eq_0_i_7
       (.I0(sig_btt_cntr_prv0[4]),
        .I1(out[8]),
        .I2(sig_btt_cntr_prv0[19]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(out[23]),
        .O(sig_btt_eq_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_8
       (.I0(sig_btt_cntr_prv0[2]),
        .I1(out[6]),
        .I2(sig_btt_cntr_prv0[20]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(out[24]),
        .O(sig_btt_eq_0_i_8_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_9
       (.I0(sig_btt_cntr_prv0[7]),
        .I1(out[11]),
        .I2(sig_btt_cntr_prv0[17]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(out[21]),
        .O(sig_btt_eq_0_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_6),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  CARRY8 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3,sig_btt_lteq_max_first_incr0_carry_n_4,sig_btt_lteq_max_first_incr0_carry_n_5,sig_btt_lteq_max_first_incr0_carry_n_6,sig_btt_lteq_max_first_incr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,SLICE_INSERTION_n_5,SLICE_INSERTION_n_6,SLICE_INSERTION_n_7}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[7:0]),
        .S({SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10,SLICE_INSERTION_n_11,SLICE_INSERTION_n_12,SLICE_INSERTION_n_13,SLICE_INSERTION_n_14,SLICE_INSERTION_n_15}));
  CARRY8 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED[7:5],sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry__0_n_4,sig_btt_lteq_max_first_incr0_carry__0_n_5,sig_btt_lteq_max_first_incr0_carry__0_n_6,sig_btt_lteq_max_first_incr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,SLICE_INSERTION_n_18,SLICE_INSERTION_n_19,SLICE_INSERTION_n_20,SLICE_INSERTION_n_21,SLICE_INSERTION_n_22}));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(1'b0),
        .Q(p_9_out_0),
        .S(sig_cmd_full0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(1'b1),
        .Q(sig_cmd_full),
        .R(sig_cmd_full0));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(out[30]),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(Q[0]),
        .Q(sig_curr_strt_offset[0]),
        .R(SLICE_INSERTION_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(Q[1]),
        .Q(sig_curr_strt_offset[1]),
        .R(SLICE_INSERTION_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(Q[2]),
        .Q(sig_curr_strt_offset[2]),
        .R(SLICE_INSERTION_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(Q[3]),
        .Q(sig_curr_strt_offset[3]),
        .R(SLICE_INSERTION_n_1));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer),
        .I2(I_MSSAI_SKID_BUF_n_2),
        .O(sig_eop_halt_xfer_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_halt_xfer_i_1_n_0),
        .Q(sig_eop_halt_xfer),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(Q[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(sig_fifo_mssai00_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sig_fifo_mssai[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(sig_fifo_mssai00_in[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_fifo_mssai[3]_i_1 
       (.I0(ld_btt_cntr_reg1),
        .I1(ld_btt_cntr_reg2),
        .O(sig_fifo_mssai0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sig_fifo_mssai[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(sig_fifo_mssai00_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_fifo_mssai0),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_fifo_mssai0),
        .D(sig_fifo_mssai00_in[1]),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_fifo_mssai0),
        .D(sig_fifo_mssai00_in[2]),
        .Q(sig_fifo_mssai[2]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_fifo_mssai0),
        .D(sig_fifo_mssai00_in[3]),
        .Q(sig_fifo_mssai[3]),
        .R(sig_eop_sent_reg0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(sig_max_first_increment0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_max_first_increment[3]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sig_max_first_increment[3]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\sig_max_first_increment[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF4FFF4FFF4F0040)) 
    \sig_max_first_increment[4]_i_1 
       (.I0(Q[3]),
        .I1(\sig_max_first_increment[4]_i_2_n_0 ),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\sig_max_first_increment_reg_n_0_[4] ),
        .O(\sig_max_first_increment[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_max_first_increment[4]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\sig_max_first_increment[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(Q[0]),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(SLICE_INSERTION_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_max_first_increment0),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(SLICE_INSERTION_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(SLICE_INSERTION_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(\sig_max_first_increment[3]_i_3_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[3] ),
        .R(SLICE_INSERTION_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[4]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[4] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(Q[0]),
        .I1(out[4]),
        .I2(Q[1]),
        .I3(out[5]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \sig_next_strt_offset[2]_i_1 
       (.I0(Q[1]),
        .I1(out[5]),
        .I2(Q[0]),
        .I3(out[4]),
        .I4(Q[2]),
        .I5(out[6]),
        .O(p_0_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(\sig_next_strt_offset_reg[3]_4 [0]),
        .Q(Q[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(\sig_next_strt_offset_reg[3]_4 [1]),
        .Q(Q[3]),
        .R(sig_eop_sent_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_sfifo_autord
   (full,
    dout,
    empty,
    rst,
    sig_flush_db2_reg,
    sig_dre_tvalid_i_reg,
    sig_flush_db2_reg_0,
    sig_flush_db2_reg_1,
    sig_flush_db2_reg_2,
    sig_flush_db2_reg_3,
    sig_flush_db2_reg_4,
    sig_flush_db2_reg_5,
    sig_flush_db2_reg_6,
    \sig_strb_reg_out_reg[14] ,
    \gen_fwft.empty_fwft_i_reg ,
    sig_flush_db1_reg,
    sig_flush_db1_reg_0,
    sig_flush_db1_reg_1,
    sig_flush_db1_reg_2,
    sig_flush_db1_reg_3,
    sig_flush_db1_reg_4,
    sig_flush_db1_reg_5,
    sig_flush_db1_reg_6,
    sig_flush_db1_reg_7,
    sig_flush_db1_reg_8,
    sig_flush_db1_reg_9,
    sig_flush_db1_reg_10,
    sig_flush_db1_reg_11,
    sig_flush_db1_reg_12,
    sig_flush_db1_reg_13,
    sig_flush_db1_reg_14,
    sig_flush_db2_reg_7,
    sig_flush_db2_reg_8,
    sig_flush_db2_reg_9,
    sig_flush_db2_reg_10,
    sig_flush_db2_reg_11,
    sig_flush_db2_reg_12,
    sig_flush_db2_reg_13,
    sig_flush_db2_reg_14,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ,
    \sig_strb_reg_out_reg[11] ,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[1] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ,
    \gen_fwft.empty_fwft_i_reg_1 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_fwft.empty_fwft_i_reg_2 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_fwft.empty_fwft_i_reg_3 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ,
    \sig_strb_reg_out_reg[15] ,
    sig_flush_db1_reg_15,
    m_axi_s2mm_aclk,
    din,
    sig_rd_fifo,
    sig_flush_db2,
    sig_flush_db1,
    Q,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_dre2ibtt_tvalid,
    sig_ibtt2dre_tready,
    sig_dre_halted,
    out,
    sig_eop_halt_xfer,
    sig_scatter2dre_tstrb,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ,
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 ,
    slice_insert_valid,
    sig_inhibit_rdy_n,
    sig_eop_sent_reg);
  output full;
  output [10:0]dout;
  output empty;
  output rst;
  output [0:0]sig_flush_db2_reg;
  output sig_dre_tvalid_i_reg;
  output [0:0]sig_flush_db2_reg_0;
  output [0:0]sig_flush_db2_reg_1;
  output [0:0]sig_flush_db2_reg_2;
  output [0:0]sig_flush_db2_reg_3;
  output [0:0]sig_flush_db2_reg_4;
  output [0:0]sig_flush_db2_reg_5;
  output [0:0]sig_flush_db2_reg_6;
  output [0:0]\sig_strb_reg_out_reg[14] ;
  output \gen_fwft.empty_fwft_i_reg ;
  output [0:0]sig_flush_db1_reg;
  output [0:0]sig_flush_db1_reg_0;
  output [0:0]sig_flush_db1_reg_1;
  output [0:0]sig_flush_db1_reg_2;
  output [0:0]sig_flush_db1_reg_3;
  output [0:0]sig_flush_db1_reg_4;
  output [0:0]sig_flush_db1_reg_5;
  output [0:0]sig_flush_db1_reg_6;
  output [0:0]sig_flush_db1_reg_7;
  output [0:0]sig_flush_db1_reg_8;
  output [0:0]sig_flush_db1_reg_9;
  output [0:0]sig_flush_db1_reg_10;
  output [0:0]sig_flush_db1_reg_11;
  output [0:0]sig_flush_db1_reg_12;
  output [0:0]sig_flush_db1_reg_13;
  output [0:0]sig_flush_db1_reg_14;
  output [0:0]sig_flush_db2_reg_7;
  output [0:0]sig_flush_db2_reg_8;
  output [0:0]sig_flush_db2_reg_9;
  output [0:0]sig_flush_db2_reg_10;
  output [0:0]sig_flush_db2_reg_11;
  output [0:0]sig_flush_db2_reg_12;
  output [0:0]sig_flush_db2_reg_13;
  output [0:0]sig_flush_db2_reg_14;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  output [0:0]\sig_strb_reg_out_reg[11] ;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_2 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_3 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  output [0:0]\sig_strb_reg_out_reg[15] ;
  output sig_flush_db1_reg_15;
  input m_axi_s2mm_aclk;
  input [22:0]din;
  input sig_rd_fifo;
  input sig_flush_db2;
  input sig_flush_db1;
  input [15:0]Q;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_dre2ibtt_tvalid;
  input sig_ibtt2dre_tready;
  input sig_dre_halted;
  input out;
  input sig_eop_halt_xfer;
  input [6:0]sig_scatter2dre_tstrb;
  input \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  input [2:0]\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 ;
  input slice_insert_valid;
  input sig_inhibit_rdy_n;
  input sig_eop_sent_reg;

  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [2:0]\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 ;
  wire \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  wire [15:0]Q;
  wire [22:0]din;
  wire [10:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_2 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_3 ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rst;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_tvalid_i_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_flush_db1;
  wire [0:0]sig_flush_db1_reg;
  wire [0:0]sig_flush_db1_reg_0;
  wire [0:0]sig_flush_db1_reg_1;
  wire [0:0]sig_flush_db1_reg_10;
  wire [0:0]sig_flush_db1_reg_11;
  wire [0:0]sig_flush_db1_reg_12;
  wire [0:0]sig_flush_db1_reg_13;
  wire [0:0]sig_flush_db1_reg_14;
  wire sig_flush_db1_reg_15;
  wire [0:0]sig_flush_db1_reg_2;
  wire [0:0]sig_flush_db1_reg_3;
  wire [0:0]sig_flush_db1_reg_4;
  wire [0:0]sig_flush_db1_reg_5;
  wire [0:0]sig_flush_db1_reg_6;
  wire [0:0]sig_flush_db1_reg_7;
  wire [0:0]sig_flush_db1_reg_8;
  wire [0:0]sig_flush_db1_reg_9;
  wire sig_flush_db2;
  wire [0:0]sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire [0:0]sig_flush_db2_reg_10;
  wire [0:0]sig_flush_db2_reg_11;
  wire [0:0]sig_flush_db2_reg_12;
  wire [0:0]sig_flush_db2_reg_13;
  wire [0:0]sig_flush_db2_reg_14;
  wire [0:0]sig_flush_db2_reg_2;
  wire [0:0]sig_flush_db2_reg_3;
  wire [0:0]sig_flush_db2_reg_4;
  wire [0:0]sig_flush_db2_reg_5;
  wire [0:0]sig_flush_db2_reg_6;
  wire [0:0]sig_flush_db2_reg_7;
  wire [0:0]sig_flush_db2_reg_8;
  wire [0:0]sig_flush_db2_reg_9;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n;
  wire sig_rd_fifo;
  wire [6:0]sig_scatter2dre_tstrb;
  wire [0:0]\sig_strb_reg_out_reg[11] ;
  wire [0:0]\sig_strb_reg_out_reg[14] ;
  wire [0:0]\sig_strb_reg_out_reg[15] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire slice_insert_valid;

  CNNA_BD_axi_dma_0_0_sync_fifo_fg \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 (\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 ),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] (\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .Q(Q),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_fwft.empty_fwft_i_reg_0 (\gen_fwft.empty_fwft_i_reg_0 ),
        .\gen_fwft.empty_fwft_i_reg_1 (\gen_fwft.empty_fwft_i_reg_1 ),
        .\gen_fwft.empty_fwft_i_reg_2 (\gen_fwft.empty_fwft_i_reg_2 ),
        .\gen_fwft.empty_fwft_i_reg_3 (\gen_fwft.empty_fwft_i_reg_3 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rst(rst),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(sig_dre_halted),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg(sig_flush_db1_reg),
        .sig_flush_db1_reg_0(sig_flush_db1_reg_0),
        .sig_flush_db1_reg_1(sig_flush_db1_reg_1),
        .sig_flush_db1_reg_10(sig_flush_db1_reg_10),
        .sig_flush_db1_reg_11(sig_flush_db1_reg_11),
        .sig_flush_db1_reg_12(sig_flush_db1_reg_12),
        .sig_flush_db1_reg_13(sig_flush_db1_reg_13),
        .sig_flush_db1_reg_14(sig_flush_db1_reg_14),
        .sig_flush_db1_reg_15(sig_flush_db1_reg_15),
        .sig_flush_db1_reg_2(sig_flush_db1_reg_2),
        .sig_flush_db1_reg_3(sig_flush_db1_reg_3),
        .sig_flush_db1_reg_4(sig_flush_db1_reg_4),
        .sig_flush_db1_reg_5(sig_flush_db1_reg_5),
        .sig_flush_db1_reg_6(sig_flush_db1_reg_6),
        .sig_flush_db1_reg_7(sig_flush_db1_reg_7),
        .sig_flush_db1_reg_8(sig_flush_db1_reg_8),
        .sig_flush_db1_reg_9(sig_flush_db1_reg_9),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(sig_flush_db2_reg),
        .sig_flush_db2_reg_0(sig_flush_db2_reg_0),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_1),
        .sig_flush_db2_reg_10(sig_flush_db2_reg_10),
        .sig_flush_db2_reg_11(sig_flush_db2_reg_11),
        .sig_flush_db2_reg_12(sig_flush_db2_reg_12),
        .sig_flush_db2_reg_13(sig_flush_db2_reg_13),
        .sig_flush_db2_reg_14(sig_flush_db2_reg_14),
        .sig_flush_db2_reg_2(sig_flush_db2_reg_2),
        .sig_flush_db2_reg_3(sig_flush_db2_reg_3),
        .sig_flush_db2_reg_4(sig_flush_db2_reg_4),
        .sig_flush_db2_reg_5(sig_flush_db2_reg_5),
        .sig_flush_db2_reg_6(sig_flush_db2_reg_6),
        .sig_flush_db2_reg_7(sig_flush_db2_reg_7),
        .sig_flush_db2_reg_8(sig_flush_db2_reg_8),
        .sig_flush_db2_reg_9(sig_flush_db2_reg_9),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_fifo(sig_rd_fifo),
        .sig_scatter2dre_tstrb(sig_scatter2dre_tstrb),
        .\sig_strb_reg_out_reg[11] (\sig_strb_reg_out_reg[11] ),
        .\sig_strb_reg_out_reg[14] (\sig_strb_reg_out_reg[14] ),
        .\sig_strb_reg_out_reg[15] (\sig_strb_reg_out_reg[15] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0
   (dout,
    empty,
    sig_ibtt2dre_tready,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    D,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ,
    DI,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    full,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \sig_xfer_len_reg_reg[0] ,
    \sig_xfer_len_reg_reg[0]_0 ,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    p_32_out);
  output [14:0]dout;
  output empty;
  output sig_ibtt2dre_tready;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [7:0]D;
  output [7:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ;
  output [4:0]DI;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [14:0]din;
  input rd_en;
  input full;
  input [7:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input \sig_xfer_len_reg_reg[0] ;
  input [3:0]\sig_xfer_len_reg_reg[0]_0 ;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input p_32_out;

  wire [7:0]D;
  wire [4:0]DI;
  wire [14:0]din;
  wire [14:0]dout;
  wire empty;
  wire full;
  wire [7:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire m_axi_s2mm_aclk;
  wire p_32_out;
  wire rd_en;
  wire [7:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_ibtt2dre_tready;
  wire sig_stream_rst;
  wire \sig_xfer_len_reg_reg[0] ;
  wire [3:0]\sig_xfer_len_reg_reg[0]_0 ;
  wire wr_en;

  CNNA_BD_axi_dma_0_0_sync_fifo_fg__parameterized0 \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .DI(DI),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_32_out(p_32_out),
        .rd_en(rd_en),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_stream_rst(sig_stream_rst),
        .\sig_xfer_len_reg_reg[0] (\sig_xfer_len_reg_reg[0] ),
        .\sig_xfer_len_reg_reg[0]_0 (\sig_xfer_len_reg_reg[0]_0 ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1
   (full,
    dout,
    empty,
    D,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_good_strm_dbeat1_out,
    din,
    rd_en,
    out,
    Q);
  output full;
  output [145:0]dout;
  output empty;
  output [4:0]D;
  output [4:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_good_strm_dbeat1_out;
  input [145:0]din;
  input rd_en;
  input out;
  input [4:0]Q;

  wire [4:0]D;
  wire [4:0]Q;
  wire [145:0]din;
  wire [145:0]dout;
  wire empty;
  wire full;
  wire [4:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire sig_good_strm_dbeat1_out;
  wire sig_stream_rst;

  CNNA_BD_axi_dma_0_0_sync_fifo_fg__parameterized1 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .Q(Q),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_good_strm_dbeat1_out(sig_good_strm_dbeat1_out),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_s2mm_wvalid,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    m_axi_s2mm_wready,
    sig_data2skid_wvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg,
    D,
    \sig_strb_skid_reg_reg[15]_0 ,
    \sig_strb_reg_out_reg[15]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_s2mm_wvalid;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output [127:0]m_axi_s2mm_wdata;
  output [15:0]Q;
  output [15:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input m_axi_s2mm_wready;
  input sig_data2skid_wvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg;
  input [127:0]D;
  input [15:0]\sig_strb_skid_reg_reg[15]_0 ;
  input [15:0]\sig_strb_reg_out_reg[15]_0 ;

  wire [127:0]D;
  wire [15:0]Q;
  wire m_axi_s2mm_aclk;
  wire [127:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [15:0]m_axi_s2mm_wstrb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire \sig_data_reg_out[127]_i_1__1_n_0 ;
  wire [127:0]sig_data_skid_mux_out;
  wire [127:0]sig_data_skid_reg;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [15:0]\sig_strb_reg_out_reg[15]_0 ;
  wire [15:0]\sig_strb_skid_reg_reg[15]_0 ;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(D[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[100]_i_1 
       (.I0(sig_data_skid_reg[100]),
        .I1(D[100]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[100]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[101]_i_1 
       (.I0(sig_data_skid_reg[101]),
        .I1(D[101]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[101]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[102]_i_1 
       (.I0(sig_data_skid_reg[102]),
        .I1(D[102]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[102]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[103]_i_1 
       (.I0(sig_data_skid_reg[103]),
        .I1(D[103]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[103]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[104]_i_1 
       (.I0(sig_data_skid_reg[104]),
        .I1(D[104]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[104]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[105]_i_1 
       (.I0(sig_data_skid_reg[105]),
        .I1(D[105]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[105]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[106]_i_1 
       (.I0(sig_data_skid_reg[106]),
        .I1(D[106]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[106]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[107]_i_1 
       (.I0(sig_data_skid_reg[107]),
        .I1(D[107]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[107]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[108]_i_1 
       (.I0(sig_data_skid_reg[108]),
        .I1(D[108]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[108]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[109]_i_1 
       (.I0(sig_data_skid_reg[109]),
        .I1(D[109]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[109]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(D[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[110]_i_1 
       (.I0(sig_data_skid_reg[110]),
        .I1(D[110]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[110]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[111]_i_1 
       (.I0(sig_data_skid_reg[111]),
        .I1(D[111]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[111]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[112]_i_1 
       (.I0(sig_data_skid_reg[112]),
        .I1(D[112]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[112]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[113]_i_1 
       (.I0(sig_data_skid_reg[113]),
        .I1(D[113]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[113]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[114]_i_1 
       (.I0(sig_data_skid_reg[114]),
        .I1(D[114]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[114]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[115]_i_1 
       (.I0(sig_data_skid_reg[115]),
        .I1(D[115]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[115]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[116]_i_1 
       (.I0(sig_data_skid_reg[116]),
        .I1(D[116]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[116]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[117]_i_1 
       (.I0(sig_data_skid_reg[117]),
        .I1(D[117]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[117]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[118]_i_1 
       (.I0(sig_data_skid_reg[118]),
        .I1(D[118]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[118]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[119]_i_1 
       (.I0(sig_data_skid_reg[119]),
        .I1(D[119]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[119]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(D[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[120]_i_1 
       (.I0(sig_data_skid_reg[120]),
        .I1(D[120]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[120]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[121]_i_1 
       (.I0(sig_data_skid_reg[121]),
        .I1(D[121]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[121]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[122]_i_1 
       (.I0(sig_data_skid_reg[122]),
        .I1(D[122]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[122]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[123]_i_1 
       (.I0(sig_data_skid_reg[123]),
        .I1(D[123]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[123]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[124]_i_1 
       (.I0(sig_data_skid_reg[124]),
        .I1(D[124]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[124]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[125]_i_1 
       (.I0(sig_data_skid_reg[125]),
        .I1(D[125]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[125]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[126]_i_1 
       (.I0(sig_data_skid_reg[126]),
        .I1(D[126]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[126]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[127]_i_1__1 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(\sig_data_reg_out[127]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[127]_i_2 
       (.I0(sig_data_skid_reg[127]),
        .I1(D[127]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[127]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(D[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(D[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(D[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(D[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(D[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(D[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(D[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(D[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(D[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(D[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(D[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(D[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(D[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(D[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(D[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(D[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(D[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(D[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(D[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(D[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(D[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_data_skid_reg[31]),
        .I1(D[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(sig_data_skid_reg[32]),
        .I1(D[32]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(sig_data_skid_reg[33]),
        .I1(D[33]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(sig_data_skid_reg[34]),
        .I1(D[34]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(sig_data_skid_reg[35]),
        .I1(D[35]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(sig_data_skid_reg[36]),
        .I1(D[36]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(sig_data_skid_reg[37]),
        .I1(D[37]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(sig_data_skid_reg[38]),
        .I1(D[38]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(sig_data_skid_reg[39]),
        .I1(D[39]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(D[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(sig_data_skid_reg[40]),
        .I1(D[40]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(sig_data_skid_reg[41]),
        .I1(D[41]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(sig_data_skid_reg[42]),
        .I1(D[42]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(sig_data_skid_reg[43]),
        .I1(D[43]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(sig_data_skid_reg[44]),
        .I1(D[44]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(sig_data_skid_reg[45]),
        .I1(D[45]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(sig_data_skid_reg[46]),
        .I1(D[46]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(sig_data_skid_reg[47]),
        .I1(D[47]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(sig_data_skid_reg[48]),
        .I1(D[48]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(sig_data_skid_reg[49]),
        .I1(D[49]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(D[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(sig_data_skid_reg[50]),
        .I1(D[50]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(sig_data_skid_reg[51]),
        .I1(D[51]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(sig_data_skid_reg[52]),
        .I1(D[52]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(sig_data_skid_reg[53]),
        .I1(D[53]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(sig_data_skid_reg[54]),
        .I1(D[54]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(sig_data_skid_reg[55]),
        .I1(D[55]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(sig_data_skid_reg[56]),
        .I1(D[56]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(sig_data_skid_reg[57]),
        .I1(D[57]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(sig_data_skid_reg[58]),
        .I1(D[58]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(sig_data_skid_reg[59]),
        .I1(D[59]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(D[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(sig_data_skid_reg[60]),
        .I1(D[60]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(sig_data_skid_reg[61]),
        .I1(D[61]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(sig_data_skid_reg[62]),
        .I1(D[62]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(sig_data_skid_reg[63]),
        .I1(D[63]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[64]_i_1 
       (.I0(sig_data_skid_reg[64]),
        .I1(D[64]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[65]_i_1 
       (.I0(sig_data_skid_reg[65]),
        .I1(D[65]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[66]_i_1 
       (.I0(sig_data_skid_reg[66]),
        .I1(D[66]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[67]_i_1 
       (.I0(sig_data_skid_reg[67]),
        .I1(D[67]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[68]_i_1 
       (.I0(sig_data_skid_reg[68]),
        .I1(D[68]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[68]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[69]_i_1 
       (.I0(sig_data_skid_reg[69]),
        .I1(D[69]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[69]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(D[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[70]_i_1 
       (.I0(sig_data_skid_reg[70]),
        .I1(D[70]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[70]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[71]_i_1 
       (.I0(sig_data_skid_reg[71]),
        .I1(D[71]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[71]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[72]_i_1 
       (.I0(sig_data_skid_reg[72]),
        .I1(D[72]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[72]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[73]_i_1 
       (.I0(sig_data_skid_reg[73]),
        .I1(D[73]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[73]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[74]_i_1 
       (.I0(sig_data_skid_reg[74]),
        .I1(D[74]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[74]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[75]_i_1 
       (.I0(sig_data_skid_reg[75]),
        .I1(D[75]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[75]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[76]_i_1 
       (.I0(sig_data_skid_reg[76]),
        .I1(D[76]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[76]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[77]_i_1 
       (.I0(sig_data_skid_reg[77]),
        .I1(D[77]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[77]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[78]_i_1 
       (.I0(sig_data_skid_reg[78]),
        .I1(D[78]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[78]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[79]_i_1 
       (.I0(sig_data_skid_reg[79]),
        .I1(D[79]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[79]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(D[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[80]_i_1 
       (.I0(sig_data_skid_reg[80]),
        .I1(D[80]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[80]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[81]_i_1 
       (.I0(sig_data_skid_reg[81]),
        .I1(D[81]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[81]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[82]_i_1 
       (.I0(sig_data_skid_reg[82]),
        .I1(D[82]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[82]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[83]_i_1 
       (.I0(sig_data_skid_reg[83]),
        .I1(D[83]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[83]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[84]_i_1 
       (.I0(sig_data_skid_reg[84]),
        .I1(D[84]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[84]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[85]_i_1 
       (.I0(sig_data_skid_reg[85]),
        .I1(D[85]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[85]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[86]_i_1 
       (.I0(sig_data_skid_reg[86]),
        .I1(D[86]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[86]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[87]_i_1 
       (.I0(sig_data_skid_reg[87]),
        .I1(D[87]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[87]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[88]_i_1 
       (.I0(sig_data_skid_reg[88]),
        .I1(D[88]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[88]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[89]_i_1 
       (.I0(sig_data_skid_reg[89]),
        .I1(D[89]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[89]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(D[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[90]_i_1 
       (.I0(sig_data_skid_reg[90]),
        .I1(D[90]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[90]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[91]_i_1 
       (.I0(sig_data_skid_reg[91]),
        .I1(D[91]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[91]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[92]_i_1 
       (.I0(sig_data_skid_reg[92]),
        .I1(D[92]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[92]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[93]_i_1 
       (.I0(sig_data_skid_reg[93]),
        .I1(D[93]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[93]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[94]_i_1 
       (.I0(sig_data_skid_reg[94]),
        .I1(D[94]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[94]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[95]_i_1 
       (.I0(sig_data_skid_reg[95]),
        .I1(D[95]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[95]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[96]_i_1 
       (.I0(sig_data_skid_reg[96]),
        .I1(D[96]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[96]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[97]_i_1 
       (.I0(sig_data_skid_reg[97]),
        .I1(D[97]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[97]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[98]_i_1 
       (.I0(sig_data_skid_reg[98]),
        .I1(D[98]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[98]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[99]_i_1 
       (.I0(sig_data_skid_reg[99]),
        .I1(D[99]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[99]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(D[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[100]),
        .Q(m_axi_s2mm_wdata[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[101]),
        .Q(m_axi_s2mm_wdata[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[102]),
        .Q(m_axi_s2mm_wdata[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[103]),
        .Q(m_axi_s2mm_wdata[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[104]),
        .Q(m_axi_s2mm_wdata[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[105]),
        .Q(m_axi_s2mm_wdata[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[106]),
        .Q(m_axi_s2mm_wdata[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[107]),
        .Q(m_axi_s2mm_wdata[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[108]),
        .Q(m_axi_s2mm_wdata[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[109]),
        .Q(m_axi_s2mm_wdata[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[110]),
        .Q(m_axi_s2mm_wdata[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[111]),
        .Q(m_axi_s2mm_wdata[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[112]),
        .Q(m_axi_s2mm_wdata[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[113]),
        .Q(m_axi_s2mm_wdata[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[114]),
        .Q(m_axi_s2mm_wdata[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[115]),
        .Q(m_axi_s2mm_wdata[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[116]),
        .Q(m_axi_s2mm_wdata[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[117]),
        .Q(m_axi_s2mm_wdata[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[118]),
        .Q(m_axi_s2mm_wdata[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[119]),
        .Q(m_axi_s2mm_wdata[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[120]),
        .Q(m_axi_s2mm_wdata[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[121]),
        .Q(m_axi_s2mm_wdata[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[122]),
        .Q(m_axi_s2mm_wdata[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[123]),
        .Q(m_axi_s2mm_wdata[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[124]),
        .Q(m_axi_s2mm_wdata[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[125]),
        .Q(m_axi_s2mm_wdata[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[126]),
        .Q(m_axi_s2mm_wdata[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[127]),
        .Q(m_axi_s2mm_wdata[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axi_s2mm_wdata[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axi_s2mm_wdata[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axi_s2mm_wdata[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axi_s2mm_wdata[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axi_s2mm_wdata[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axi_s2mm_wdata[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axi_s2mm_wdata[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axi_s2mm_wdata[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axi_s2mm_wdata[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axi_s2mm_wdata[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axi_s2mm_wdata[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axi_s2mm_wdata[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axi_s2mm_wdata[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axi_s2mm_wdata[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axi_s2mm_wdata[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axi_s2mm_wdata[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axi_s2mm_wdata[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axi_s2mm_wdata[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axi_s2mm_wdata[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axi_s2mm_wdata[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axi_s2mm_wdata[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axi_s2mm_wdata[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axi_s2mm_wdata[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axi_s2mm_wdata[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axi_s2mm_wdata[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axi_s2mm_wdata[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axi_s2mm_wdata[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axi_s2mm_wdata[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axi_s2mm_wdata[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axi_s2mm_wdata[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axi_s2mm_wdata[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axi_s2mm_wdata[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[64]),
        .Q(m_axi_s2mm_wdata[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[65]),
        .Q(m_axi_s2mm_wdata[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[66]),
        .Q(m_axi_s2mm_wdata[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[67]),
        .Q(m_axi_s2mm_wdata[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[68]),
        .Q(m_axi_s2mm_wdata[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[69]),
        .Q(m_axi_s2mm_wdata[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[70]),
        .Q(m_axi_s2mm_wdata[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[71]),
        .Q(m_axi_s2mm_wdata[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[72]),
        .Q(m_axi_s2mm_wdata[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[73]),
        .Q(m_axi_s2mm_wdata[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[74]),
        .Q(m_axi_s2mm_wdata[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[75]),
        .Q(m_axi_s2mm_wdata[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[76]),
        .Q(m_axi_s2mm_wdata[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[77]),
        .Q(m_axi_s2mm_wdata[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[78]),
        .Q(m_axi_s2mm_wdata[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[79]),
        .Q(m_axi_s2mm_wdata[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[80]),
        .Q(m_axi_s2mm_wdata[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[81]),
        .Q(m_axi_s2mm_wdata[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[82]),
        .Q(m_axi_s2mm_wdata[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[83]),
        .Q(m_axi_s2mm_wdata[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[84]),
        .Q(m_axi_s2mm_wdata[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[85]),
        .Q(m_axi_s2mm_wdata[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[86]),
        .Q(m_axi_s2mm_wdata[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[87]),
        .Q(m_axi_s2mm_wdata[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[88]),
        .Q(m_axi_s2mm_wdata[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[89]),
        .Q(m_axi_s2mm_wdata[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[90]),
        .Q(m_axi_s2mm_wdata[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[91]),
        .Q(m_axi_s2mm_wdata[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[92]),
        .Q(m_axi_s2mm_wdata[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[93]),
        .Q(m_axi_s2mm_wdata[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[94]),
        .Q(m_axi_s2mm_wdata[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[95]),
        .Q(m_axi_s2mm_wdata[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[96]),
        .Q(m_axi_s2mm_wdata[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[97]),
        .Q(m_axi_s2mm_wdata[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[98]),
        .Q(m_axi_s2mm_wdata[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[99]),
        .Q(m_axi_s2mm_wdata[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[100]),
        .Q(sig_data_skid_reg[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[101]),
        .Q(sig_data_skid_reg[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[102]),
        .Q(sig_data_skid_reg[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[103]),
        .Q(sig_data_skid_reg[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[104]),
        .Q(sig_data_skid_reg[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[105]),
        .Q(sig_data_skid_reg[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[106]),
        .Q(sig_data_skid_reg[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[107]),
        .Q(sig_data_skid_reg[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[108]),
        .Q(sig_data_skid_reg[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[109]),
        .Q(sig_data_skid_reg[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[110]),
        .Q(sig_data_skid_reg[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[111]),
        .Q(sig_data_skid_reg[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[112]),
        .Q(sig_data_skid_reg[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[113]),
        .Q(sig_data_skid_reg[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[114]),
        .Q(sig_data_skid_reg[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[115]),
        .Q(sig_data_skid_reg[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[116]),
        .Q(sig_data_skid_reg[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[117]),
        .Q(sig_data_skid_reg[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[118]),
        .Q(sig_data_skid_reg[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[119]),
        .Q(sig_data_skid_reg[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[120]),
        .Q(sig_data_skid_reg[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[121]),
        .Q(sig_data_skid_reg[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[122]),
        .Q(sig_data_skid_reg[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[123]),
        .Q(sig_data_skid_reg[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[124]),
        .Q(sig_data_skid_reg[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[125]),
        .Q(sig_data_skid_reg[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[126]),
        .Q(sig_data_skid_reg[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[127]),
        .Q(sig_data_skid_reg[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[64]),
        .Q(sig_data_skid_reg[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[65]),
        .Q(sig_data_skid_reg[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[66]),
        .Q(sig_data_skid_reg[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[67]),
        .Q(sig_data_skid_reg[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[68]),
        .Q(sig_data_skid_reg[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[69]),
        .Q(sig_data_skid_reg[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[70]),
        .Q(sig_data_skid_reg[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[71]),
        .Q(sig_data_skid_reg[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[72]),
        .Q(sig_data_skid_reg[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[73]),
        .Q(sig_data_skid_reg[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[74]),
        .Q(sig_data_skid_reg[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[75]),
        .Q(sig_data_skid_reg[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[76]),
        .Q(sig_data_skid_reg[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[77]),
        .Q(sig_data_skid_reg[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[78]),
        .Q(sig_data_skid_reg[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[79]),
        .Q(sig_data_skid_reg[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[80]),
        .Q(sig_data_skid_reg[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[81]),
        .Q(sig_data_skid_reg[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[82]),
        .Q(sig_data_skid_reg[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[83]),
        .Q(sig_data_skid_reg[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[84]),
        .Q(sig_data_skid_reg[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[85]),
        .Q(sig_data_skid_reg[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[86]),
        .Q(sig_data_skid_reg[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[87]),
        .Q(sig_data_skid_reg[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[88]),
        .Q(sig_data_skid_reg[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[89]),
        .Q(sig_data_skid_reg[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[90]),
        .Q(sig_data_skid_reg[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[91]),
        .Q(sig_data_skid_reg[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[92]),
        .Q(sig_data_skid_reg[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[93]),
        .Q(sig_data_skid_reg[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[94]),
        .Q(sig_data_skid_reg[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[95]),
        .Q(sig_data_skid_reg[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[96]),
        .Q(sig_data_skid_reg[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[97]),
        .Q(sig_data_skid_reg[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[98]),
        .Q(sig_data_skid_reg[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[99]),
        .Q(sig_data_skid_reg[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h00000000FF2A0000)) 
    sig_m_valid_dup_i_1
       (.I0(sig_m_valid_dup),
        .I1(m_axi_s2mm_wready),
        .I2(sig_s_ready_dup),
        .I3(sig_data2skid_wvalid),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_init_reg),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1
       (.I0(sig_init_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_data2skid_wvalid),
        .I3(sig_m_valid_dup),
        .I4(m_axi_s2mm_wready),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [10]),
        .Q(m_axi_s2mm_wstrb[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [11]),
        .Q(m_axi_s2mm_wstrb[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [12]),
        .Q(m_axi_s2mm_wstrb[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [13]),
        .Q(m_axi_s2mm_wstrb[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [14]),
        .Q(m_axi_s2mm_wstrb[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [15]),
        .Q(m_axi_s2mm_wstrb[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [4]),
        .Q(m_axi_s2mm_wstrb[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [5]),
        .Q(m_axi_s2mm_wstrb[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [6]),
        .Q(m_axi_s2mm_wstrb[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [7]),
        .Q(m_axi_s2mm_wstrb[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [8]),
        .Q(m_axi_s2mm_wstrb[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[127]_i_1__1_n_0 ),
        .D(\sig_strb_reg_out_reg[15]_0 [9]),
        .Q(m_axi_s2mm_wstrb[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[15]_0 [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_skid_buf
   (out,
    s_axis_s2mm_tready,
    sig_m_valid_out_reg_0,
    skid2dre_wlast,
    sig_stop_request,
    sig_sready_stop_reg_reg_0,
    Q,
    \sig_strb_reg_out_reg[15]_0 ,
    sig_s_ready_dup_reg_0,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    E,
    sig_sready_stop_reg_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg,
    sig_m_valid_out_reg_1,
    s2mm_strm_wready,
    s_axis_s2mm_tvalid,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tdata);
  output out;
  output s_axis_s2mm_tready;
  output sig_m_valid_out_reg_0;
  output skid2dre_wlast;
  output sig_stop_request;
  output sig_sready_stop_reg_reg_0;
  output [127:0]Q;
  output [15:0]\sig_strb_reg_out_reg[15]_0 ;
  input sig_s_ready_dup_reg_0;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [0:0]E;
  input sig_sready_stop_reg_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg;
  input sig_m_valid_out_reg_1;
  input s2mm_strm_wready;
  input s_axis_s2mm_tvalid;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input s_axis_s2mm_tlast;
  input [15:0]s_axis_s2mm_tkeep;
  input [127:0]s_axis_s2mm_tdata;

  wire [0:0]E;
  wire [127:0]Q;
  wire m_axi_s2mm_aclk;
  wire s2mm_strm_wready;
  wire [127:0]s_axis_s2mm_tdata;
  wire [15:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_data_reg_out[127]_i_1__2_n_0 ;
  wire [127:0]sig_data_skid_mux_out;
  wire [127:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  wire sig_m_valid_dup_i_2__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire sig_sready_stop_reg_reg_0;
  wire sig_sready_stop_reg_reg_1;
  wire [15:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire [15:0]\sig_strb_reg_out_reg[15]_0 ;
  wire [15:0]sig_strb_skid_mux_out;
  wire [15:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire skid2dre_wlast;

  assign out = sig_m_valid_dup;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[100]_i_1__0 
       (.I0(s_axis_s2mm_tdata[100]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[100]),
        .O(sig_data_skid_mux_out[100]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[101]_i_1__0 
       (.I0(s_axis_s2mm_tdata[101]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[101]),
        .O(sig_data_skid_mux_out[101]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[102]_i_1__0 
       (.I0(s_axis_s2mm_tdata[102]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[102]),
        .O(sig_data_skid_mux_out[102]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[103]_i_1__0 
       (.I0(s_axis_s2mm_tdata[103]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[103]),
        .O(sig_data_skid_mux_out[103]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[104]_i_1__0 
       (.I0(s_axis_s2mm_tdata[104]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[104]),
        .O(sig_data_skid_mux_out[104]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[105]_i_1__0 
       (.I0(s_axis_s2mm_tdata[105]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[105]),
        .O(sig_data_skid_mux_out[105]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[106]_i_1__0 
       (.I0(s_axis_s2mm_tdata[106]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[106]),
        .O(sig_data_skid_mux_out[106]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[107]_i_1__0 
       (.I0(s_axis_s2mm_tdata[107]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[107]),
        .O(sig_data_skid_mux_out[107]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[108]_i_1__0 
       (.I0(s_axis_s2mm_tdata[108]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[108]),
        .O(sig_data_skid_mux_out[108]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[109]_i_1__0 
       (.I0(s_axis_s2mm_tdata[109]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[109]),
        .O(sig_data_skid_mux_out[109]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(s_axis_s2mm_tdata[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[110]_i_1__0 
       (.I0(s_axis_s2mm_tdata[110]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[110]),
        .O(sig_data_skid_mux_out[110]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[111]_i_1__0 
       (.I0(s_axis_s2mm_tdata[111]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[111]),
        .O(sig_data_skid_mux_out[111]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[112]_i_1__0 
       (.I0(s_axis_s2mm_tdata[112]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[112]),
        .O(sig_data_skid_mux_out[112]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[113]_i_1__0 
       (.I0(s_axis_s2mm_tdata[113]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[113]),
        .O(sig_data_skid_mux_out[113]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[114]_i_1__0 
       (.I0(s_axis_s2mm_tdata[114]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[114]),
        .O(sig_data_skid_mux_out[114]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[115]_i_1__0 
       (.I0(s_axis_s2mm_tdata[115]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[115]),
        .O(sig_data_skid_mux_out[115]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[116]_i_1__0 
       (.I0(s_axis_s2mm_tdata[116]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[116]),
        .O(sig_data_skid_mux_out[116]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[117]_i_1__0 
       (.I0(s_axis_s2mm_tdata[117]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[117]),
        .O(sig_data_skid_mux_out[117]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[118]_i_1__0 
       (.I0(s_axis_s2mm_tdata[118]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[118]),
        .O(sig_data_skid_mux_out[118]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[119]_i_1__0 
       (.I0(s_axis_s2mm_tdata[119]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[119]),
        .O(sig_data_skid_mux_out[119]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(s_axis_s2mm_tdata[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[120]_i_1__0 
       (.I0(s_axis_s2mm_tdata[120]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[120]),
        .O(sig_data_skid_mux_out[120]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[121]_i_1__0 
       (.I0(s_axis_s2mm_tdata[121]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[121]),
        .O(sig_data_skid_mux_out[121]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[122]_i_1__0 
       (.I0(s_axis_s2mm_tdata[122]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[122]),
        .O(sig_data_skid_mux_out[122]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[123]_i_1__0 
       (.I0(s_axis_s2mm_tdata[123]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[123]),
        .O(sig_data_skid_mux_out[123]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[124]_i_1__0 
       (.I0(s_axis_s2mm_tdata[124]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[124]),
        .O(sig_data_skid_mux_out[124]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[125]_i_1__0 
       (.I0(s_axis_s2mm_tdata[125]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[125]),
        .O(sig_data_skid_mux_out[125]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[126]_i_1__0 
       (.I0(s_axis_s2mm_tdata[126]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[126]),
        .O(sig_data_skid_mux_out[126]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[127]_i_1__2 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_data_reg_out[127]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[127]_i_3 
       (.I0(s_axis_s2mm_tdata[127]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[127]),
        .O(sig_data_skid_mux_out[127]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(s_axis_s2mm_tdata[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(s_axis_s2mm_tdata[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(s_axis_s2mm_tdata[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(s_axis_s2mm_tdata[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(s_axis_s2mm_tdata[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(s_axis_s2mm_tdata[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(s_axis_s2mm_tdata[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(s_axis_s2mm_tdata[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(s_axis_s2mm_tdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(s_axis_s2mm_tdata[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(s_axis_s2mm_tdata[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(s_axis_s2mm_tdata[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(s_axis_s2mm_tdata[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(s_axis_s2mm_tdata[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(s_axis_s2mm_tdata[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(s_axis_s2mm_tdata[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(s_axis_s2mm_tdata[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(s_axis_s2mm_tdata[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(s_axis_s2mm_tdata[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(s_axis_s2mm_tdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(s_axis_s2mm_tdata[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(s_axis_s2mm_tdata[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1__0 
       (.I0(s_axis_s2mm_tdata[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1__0 
       (.I0(s_axis_s2mm_tdata[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1__0 
       (.I0(s_axis_s2mm_tdata[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1__0 
       (.I0(s_axis_s2mm_tdata[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1__0 
       (.I0(s_axis_s2mm_tdata[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1__0 
       (.I0(s_axis_s2mm_tdata[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1__0 
       (.I0(s_axis_s2mm_tdata[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1__0 
       (.I0(s_axis_s2mm_tdata[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(s_axis_s2mm_tdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1__0 
       (.I0(s_axis_s2mm_tdata[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1__0 
       (.I0(s_axis_s2mm_tdata[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1__0 
       (.I0(s_axis_s2mm_tdata[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1__0 
       (.I0(s_axis_s2mm_tdata[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1__0 
       (.I0(s_axis_s2mm_tdata[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1__0 
       (.I0(s_axis_s2mm_tdata[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1__0 
       (.I0(s_axis_s2mm_tdata[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1__0 
       (.I0(s_axis_s2mm_tdata[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1__0 
       (.I0(s_axis_s2mm_tdata[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1__0 
       (.I0(s_axis_s2mm_tdata[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(s_axis_s2mm_tdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1__0 
       (.I0(s_axis_s2mm_tdata[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1__0 
       (.I0(s_axis_s2mm_tdata[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1__0 
       (.I0(s_axis_s2mm_tdata[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1__0 
       (.I0(s_axis_s2mm_tdata[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1__0 
       (.I0(s_axis_s2mm_tdata[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1__0 
       (.I0(s_axis_s2mm_tdata[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1__0 
       (.I0(s_axis_s2mm_tdata[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1__0 
       (.I0(s_axis_s2mm_tdata[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1__0 
       (.I0(s_axis_s2mm_tdata[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1__0 
       (.I0(s_axis_s2mm_tdata[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(s_axis_s2mm_tdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1__0 
       (.I0(s_axis_s2mm_tdata[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1__0 
       (.I0(s_axis_s2mm_tdata[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1__0 
       (.I0(s_axis_s2mm_tdata[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1__0 
       (.I0(s_axis_s2mm_tdata[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[64]_i_1__0 
       (.I0(s_axis_s2mm_tdata[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[64]),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[65]_i_1__0 
       (.I0(s_axis_s2mm_tdata[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[66]_i_1__0 
       (.I0(s_axis_s2mm_tdata[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[67]_i_1__0 
       (.I0(s_axis_s2mm_tdata[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[68]_i_1__0 
       (.I0(s_axis_s2mm_tdata[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[68]),
        .O(sig_data_skid_mux_out[68]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[69]_i_1__0 
       (.I0(s_axis_s2mm_tdata[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[69]),
        .O(sig_data_skid_mux_out[69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(s_axis_s2mm_tdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[70]_i_1__0 
       (.I0(s_axis_s2mm_tdata[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[70]),
        .O(sig_data_skid_mux_out[70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[71]_i_1__0 
       (.I0(s_axis_s2mm_tdata[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[71]),
        .O(sig_data_skid_mux_out[71]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[72]_i_1__0 
       (.I0(s_axis_s2mm_tdata[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[72]),
        .O(sig_data_skid_mux_out[72]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[73]_i_1__0 
       (.I0(s_axis_s2mm_tdata[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[73]),
        .O(sig_data_skid_mux_out[73]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[74]_i_1__0 
       (.I0(s_axis_s2mm_tdata[74]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[74]),
        .O(sig_data_skid_mux_out[74]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[75]_i_1__0 
       (.I0(s_axis_s2mm_tdata[75]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[75]),
        .O(sig_data_skid_mux_out[75]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[76]_i_1__0 
       (.I0(s_axis_s2mm_tdata[76]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[76]),
        .O(sig_data_skid_mux_out[76]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[77]_i_1__0 
       (.I0(s_axis_s2mm_tdata[77]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[77]),
        .O(sig_data_skid_mux_out[77]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[78]_i_1__0 
       (.I0(s_axis_s2mm_tdata[78]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[78]),
        .O(sig_data_skid_mux_out[78]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[79]_i_1__0 
       (.I0(s_axis_s2mm_tdata[79]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[79]),
        .O(sig_data_skid_mux_out[79]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(s_axis_s2mm_tdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[80]_i_1__0 
       (.I0(s_axis_s2mm_tdata[80]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[80]),
        .O(sig_data_skid_mux_out[80]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[81]_i_1__0 
       (.I0(s_axis_s2mm_tdata[81]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[81]),
        .O(sig_data_skid_mux_out[81]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[82]_i_1__0 
       (.I0(s_axis_s2mm_tdata[82]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[82]),
        .O(sig_data_skid_mux_out[82]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[83]_i_1__0 
       (.I0(s_axis_s2mm_tdata[83]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[83]),
        .O(sig_data_skid_mux_out[83]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[84]_i_1__0 
       (.I0(s_axis_s2mm_tdata[84]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[84]),
        .O(sig_data_skid_mux_out[84]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[85]_i_1__0 
       (.I0(s_axis_s2mm_tdata[85]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[85]),
        .O(sig_data_skid_mux_out[85]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[86]_i_1__0 
       (.I0(s_axis_s2mm_tdata[86]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[86]),
        .O(sig_data_skid_mux_out[86]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[87]_i_1__0 
       (.I0(s_axis_s2mm_tdata[87]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[87]),
        .O(sig_data_skid_mux_out[87]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[88]_i_1__0 
       (.I0(s_axis_s2mm_tdata[88]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[88]),
        .O(sig_data_skid_mux_out[88]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[89]_i_1__0 
       (.I0(s_axis_s2mm_tdata[89]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[89]),
        .O(sig_data_skid_mux_out[89]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(s_axis_s2mm_tdata[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[90]_i_1__0 
       (.I0(s_axis_s2mm_tdata[90]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[90]),
        .O(sig_data_skid_mux_out[90]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[91]_i_1__0 
       (.I0(s_axis_s2mm_tdata[91]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[91]),
        .O(sig_data_skid_mux_out[91]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[92]_i_1__0 
       (.I0(s_axis_s2mm_tdata[92]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[92]),
        .O(sig_data_skid_mux_out[92]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[93]_i_1__0 
       (.I0(s_axis_s2mm_tdata[93]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[93]),
        .O(sig_data_skid_mux_out[93]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[94]_i_1__0 
       (.I0(s_axis_s2mm_tdata[94]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[94]),
        .O(sig_data_skid_mux_out[94]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[95]_i_1__0 
       (.I0(s_axis_s2mm_tdata[95]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[95]),
        .O(sig_data_skid_mux_out[95]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[96]_i_1__0 
       (.I0(s_axis_s2mm_tdata[96]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[96]),
        .O(sig_data_skid_mux_out[96]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[97]_i_1__0 
       (.I0(s_axis_s2mm_tdata[97]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[97]),
        .O(sig_data_skid_mux_out[97]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[98]_i_1__0 
       (.I0(s_axis_s2mm_tdata[98]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[98]),
        .O(sig_data_skid_mux_out[98]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[99]_i_1__0 
       (.I0(s_axis_s2mm_tdata[99]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[99]),
        .O(sig_data_skid_mux_out[99]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(s_axis_s2mm_tdata[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(Q[0]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[100]),
        .Q(Q[100]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[101]),
        .Q(Q[101]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[102]),
        .Q(Q[102]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[103]),
        .Q(Q[103]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[104]),
        .Q(Q[104]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[105]),
        .Q(Q[105]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[106]),
        .Q(Q[106]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[107]),
        .Q(Q[107]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[108]),
        .Q(Q[108]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[109]),
        .Q(Q[109]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(Q[10]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[110]),
        .Q(Q[110]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[111]),
        .Q(Q[111]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[112]),
        .Q(Q[112]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[113]),
        .Q(Q[113]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[114]),
        .Q(Q[114]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[115]),
        .Q(Q[115]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[116]),
        .Q(Q[116]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[117]),
        .Q(Q[117]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[118]),
        .Q(Q[118]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[119]),
        .Q(Q[119]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(Q[11]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[120]),
        .Q(Q[120]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[121]),
        .Q(Q[121]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[122]),
        .Q(Q[122]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[123]),
        .Q(Q[123]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[124]),
        .Q(Q[124]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[125]),
        .Q(Q[125]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[126]),
        .Q(Q[126]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[127]),
        .Q(Q[127]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(Q[12]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(Q[13]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(Q[14]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(Q[15]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(Q[16]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(Q[17]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(Q[18]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(Q[19]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(Q[1]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(Q[20]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(Q[21]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(Q[22]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(Q[23]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(Q[24]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(Q[25]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(Q[26]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(Q[27]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(Q[28]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(Q[29]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(Q[2]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(Q[30]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(Q[31]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[32]),
        .Q(Q[32]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[33]),
        .Q(Q[33]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[34]),
        .Q(Q[34]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[35]),
        .Q(Q[35]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[36]),
        .Q(Q[36]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[37]),
        .Q(Q[37]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[38]),
        .Q(Q[38]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[39]),
        .Q(Q[39]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(Q[3]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[40]),
        .Q(Q[40]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[41]),
        .Q(Q[41]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[42]),
        .Q(Q[42]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[43]),
        .Q(Q[43]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[44]),
        .Q(Q[44]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[45]),
        .Q(Q[45]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[46]),
        .Q(Q[46]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[47]),
        .Q(Q[47]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[48]),
        .Q(Q[48]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[49]),
        .Q(Q[49]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(Q[4]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[50]),
        .Q(Q[50]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[51]),
        .Q(Q[51]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[52]),
        .Q(Q[52]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[53]),
        .Q(Q[53]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[54]),
        .Q(Q[54]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[55]),
        .Q(Q[55]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[56]),
        .Q(Q[56]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[57]),
        .Q(Q[57]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[58]),
        .Q(Q[58]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[59]),
        .Q(Q[59]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(Q[5]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[60]),
        .Q(Q[60]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[61]),
        .Q(Q[61]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[62]),
        .Q(Q[62]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[63]),
        .Q(Q[63]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[64]),
        .Q(Q[64]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[65]),
        .Q(Q[65]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[66]),
        .Q(Q[66]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[67]),
        .Q(Q[67]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[68]),
        .Q(Q[68]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[69]),
        .Q(Q[69]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(Q[6]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[70]),
        .Q(Q[70]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[71]),
        .Q(Q[71]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[72]),
        .Q(Q[72]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[73]),
        .Q(Q[73]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[74]),
        .Q(Q[74]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[75]),
        .Q(Q[75]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[76]),
        .Q(Q[76]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[77]),
        .Q(Q[77]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[78]),
        .Q(Q[78]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[79]),
        .Q(Q[79]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(Q[7]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[80]),
        .Q(Q[80]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[81]),
        .Q(Q[81]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[82]),
        .Q(Q[82]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[83]),
        .Q(Q[83]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[84]),
        .Q(Q[84]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[85]),
        .Q(Q[85]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[86]),
        .Q(Q[86]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[87]),
        .Q(Q[87]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[88]),
        .Q(Q[88]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[89]),
        .Q(Q[89]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(Q[8]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[90]),
        .Q(Q[90]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[91]),
        .Q(Q[91]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[92]),
        .Q(Q[92]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[93]),
        .Q(Q[93]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[94]),
        .Q(Q[94]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[95]),
        .Q(Q[95]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[96]),
        .Q(Q[96]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[97]),
        .Q(Q[97]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[98]),
        .Q(Q[98]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[99]),
        .Q(Q[99]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(Q[9]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[100]),
        .Q(sig_data_skid_reg[100]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[101]),
        .Q(sig_data_skid_reg[101]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[102]),
        .Q(sig_data_skid_reg[102]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[103]),
        .Q(sig_data_skid_reg[103]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[104]),
        .Q(sig_data_skid_reg[104]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[105]),
        .Q(sig_data_skid_reg[105]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[106]),
        .Q(sig_data_skid_reg[106]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[107]),
        .Q(sig_data_skid_reg[107]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[108]),
        .Q(sig_data_skid_reg[108]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[109]),
        .Q(sig_data_skid_reg[109]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[110]),
        .Q(sig_data_skid_reg[110]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[111]),
        .Q(sig_data_skid_reg[111]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[112]),
        .Q(sig_data_skid_reg[112]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[113]),
        .Q(sig_data_skid_reg[113]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[114]),
        .Q(sig_data_skid_reg[114]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[115]),
        .Q(sig_data_skid_reg[115]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[116]),
        .Q(sig_data_skid_reg[116]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[117]),
        .Q(sig_data_skid_reg[117]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[118]),
        .Q(sig_data_skid_reg[118]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[119]),
        .Q(sig_data_skid_reg[119]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[120]),
        .Q(sig_data_skid_reg[120]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[121]),
        .Q(sig_data_skid_reg[121]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[122]),
        .Q(sig_data_skid_reg[122]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[123]),
        .Q(sig_data_skid_reg[123]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[124]),
        .Q(sig_data_skid_reg[124]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[125]),
        .Q(sig_data_skid_reg[125]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[126]),
        .Q(sig_data_skid_reg[126]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[127]),
        .Q(sig_data_skid_reg[127]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[32]),
        .Q(sig_data_skid_reg[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[33]),
        .Q(sig_data_skid_reg[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[34]),
        .Q(sig_data_skid_reg[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[35]),
        .Q(sig_data_skid_reg[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[36]),
        .Q(sig_data_skid_reg[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[37]),
        .Q(sig_data_skid_reg[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[38]),
        .Q(sig_data_skid_reg[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[39]),
        .Q(sig_data_skid_reg[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[40]),
        .Q(sig_data_skid_reg[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[41]),
        .Q(sig_data_skid_reg[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[42]),
        .Q(sig_data_skid_reg[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[43]),
        .Q(sig_data_skid_reg[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[44]),
        .Q(sig_data_skid_reg[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[45]),
        .Q(sig_data_skid_reg[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[46]),
        .Q(sig_data_skid_reg[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[47]),
        .Q(sig_data_skid_reg[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[48]),
        .Q(sig_data_skid_reg[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[49]),
        .Q(sig_data_skid_reg[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[50]),
        .Q(sig_data_skid_reg[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[51]),
        .Q(sig_data_skid_reg[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[52]),
        .Q(sig_data_skid_reg[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[53]),
        .Q(sig_data_skid_reg[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[54]),
        .Q(sig_data_skid_reg[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[55]),
        .Q(sig_data_skid_reg[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[56]),
        .Q(sig_data_skid_reg[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[57]),
        .Q(sig_data_skid_reg[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[58]),
        .Q(sig_data_skid_reg[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[59]),
        .Q(sig_data_skid_reg[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[60]),
        .Q(sig_data_skid_reg[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[61]),
        .Q(sig_data_skid_reg[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[62]),
        .Q(sig_data_skid_reg[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[63]),
        .Q(sig_data_skid_reg[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[64]),
        .Q(sig_data_skid_reg[64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[65]),
        .Q(sig_data_skid_reg[65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[66]),
        .Q(sig_data_skid_reg[66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[67]),
        .Q(sig_data_skid_reg[67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[68]),
        .Q(sig_data_skid_reg[68]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[69]),
        .Q(sig_data_skid_reg[69]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[70]),
        .Q(sig_data_skid_reg[70]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[71]),
        .Q(sig_data_skid_reg[71]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[72]),
        .Q(sig_data_skid_reg[72]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[73]),
        .Q(sig_data_skid_reg[73]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[74]),
        .Q(sig_data_skid_reg[74]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[75]),
        .Q(sig_data_skid_reg[75]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[76]),
        .Q(sig_data_skid_reg[76]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[77]),
        .Q(sig_data_skid_reg[77]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[78]),
        .Q(sig_data_skid_reg[78]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[79]),
        .Q(sig_data_skid_reg[79]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[80]),
        .Q(sig_data_skid_reg[80]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[81]),
        .Q(sig_data_skid_reg[81]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[82]),
        .Q(sig_data_skid_reg[82]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[83]),
        .Q(sig_data_skid_reg[83]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[84]),
        .Q(sig_data_skid_reg[84]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[85]),
        .Q(sig_data_skid_reg[85]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[86]),
        .Q(sig_data_skid_reg[86]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[87]),
        .Q(sig_data_skid_reg[87]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[88]),
        .Q(sig_data_skid_reg[88]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[89]),
        .Q(sig_data_skid_reg[89]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[90]),
        .Q(sig_data_skid_reg[90]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[91]),
        .Q(sig_data_skid_reg[91]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[92]),
        .Q(sig_data_skid_reg[92]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[93]),
        .Q(sig_data_skid_reg[93]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[94]),
        .Q(sig_data_skid_reg[94]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[95]),
        .Q(sig_data_skid_reg[95]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[96]),
        .Q(sig_data_skid_reg[96]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[97]),
        .Q(sig_data_skid_reg[97]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[98]),
        .Q(sig_data_skid_reg[98]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[99]),
        .Q(sig_data_skid_reg[99]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    sig_last_reg_out_i_1__0
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(skid2dre_wlast),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_skid_reg_i_1__0
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_stop_request),
        .O(sig_slast_with_stop));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_mvalid_stop),
        .I1(sig_m_valid_dup_i_2__0_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_reg),
        .O(sig_m_valid_dup_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hCFCF4F4F00FF0000)) 
    sig_m_valid_dup_i_2__0
       (.I0(sig_s_ready_dup),
        .I1(sig_m_valid_out_reg_1),
        .I2(s2mm_strm_wready),
        .I3(sig_stop_request),
        .I4(s_axis_s2mm_tvalid),
        .I5(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_2__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4E4C4C4)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_m_valid_dup),
        .I1(sig_stop_request),
        .I2(s2mm_strm_wready),
        .I3(sig_halt_reg_dly3),
        .I4(sig_halt_reg_dly2),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0051515100000000)) 
    sig_s_ready_dup_i_2
       (.I0(sig_stop_request),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .I3(s_axis_s2mm_tvalid),
        .I4(sig_m_valid_dup),
        .I5(sig_s_ready_dup),
        .O(sig_sready_stop_reg_reg_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_reg_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_reg_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sready_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sready_stop_reg_reg_1),
        .Q(sig_stop_request),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[10]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[10]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[10]),
        .O(sig_strb_skid_mux_out[10]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[11]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[11]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[11]),
        .O(sig_strb_skid_mux_out[11]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[12]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[12]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[12]),
        .O(sig_strb_skid_mux_out[12]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[13]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[13]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[13]),
        .O(sig_strb_skid_mux_out[13]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[14]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[14]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[14]),
        .O(sig_strb_skid_mux_out[14]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[15]_i_1 
       (.I0(s_axis_s2mm_tkeep[15]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[15]),
        .O(sig_strb_skid_mux_out[15]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[3]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[4]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[4]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[5]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[5]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[6]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[6]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[7]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[7]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[8]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[8]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[9]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[9]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[9]),
        .O(sig_strb_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[15]_0 [0]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[10]),
        .Q(\sig_strb_reg_out_reg[15]_0 [10]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[11]),
        .Q(\sig_strb_reg_out_reg[15]_0 [11]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[12]),
        .Q(\sig_strb_reg_out_reg[15]_0 [12]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[13]),
        .Q(\sig_strb_reg_out_reg[15]_0 [13]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[14]),
        .Q(\sig_strb_reg_out_reg[15]_0 [14]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[15]),
        .Q(\sig_strb_reg_out_reg[15]_0 [15]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[15]_0 [1]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[15]_0 [2]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[15]_0 [3]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[15]_0 [4]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[15]_0 [5]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[15]_0 [6]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[15]_0 [7]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[8]),
        .Q(\sig_strb_reg_out_reg[15]_0 [8]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[9]),
        .Q(\sig_strb_reg_out_reg[15]_0 [9]),
        .R(\sig_data_reg_out[127]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[10]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[10]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[11]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[11]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[11]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[12]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[12]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[12]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[13]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[13]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[14]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[14]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[14]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[15]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[15]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[15]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[3]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[4]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[4]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[5]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[5]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[6]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[6]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[7]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[7]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[8]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[8]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[8]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[9]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[9]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[10]),
        .Q(sig_strb_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[11]),
        .Q(sig_strb_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[12]),
        .Q(sig_strb_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[13]),
        .Q(sig_strb_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[14]),
        .Q(sig_strb_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[15]),
        .Q(sig_strb_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[4]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[5]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[6]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[7]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[8]),
        .Q(sig_strb_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[9]),
        .Q(sig_strb_skid_reg[9]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_skid_buf__parameterized0
   (out,
    sig_m_valid_dup_reg_0,
    sig_m_valid_out_reg_0,
    sig_ibtt2wdc_tlast,
    rd_en,
    Q,
    \sig_data_reg_out_reg[132]_0 ,
    \sig_strb_reg_out_reg[16]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    E,
    sig_wdc2ibtt_tready,
    empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg,
    D,
    \sig_data_skid_reg_reg[132]_0 );
  output out;
  output sig_m_valid_dup_reg_0;
  output sig_m_valid_out_reg_0;
  output sig_ibtt2wdc_tlast;
  output rd_en;
  output [4:0]Q;
  output [132:0]\sig_data_reg_out_reg[132]_0 ;
  output [16:0]\sig_strb_reg_out_reg[16]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [145:0]dout;
  input [0:0]E;
  input sig_wdc2ibtt_tready;
  input empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg;
  input [4:0]D;
  input [4:0]\sig_data_skid_reg_reg[132]_0 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [145:0]dout;
  wire empty;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [132:0]\sig_data_reg_out_reg[132]_0 ;
  wire [127:0]sig_data_skid_mux_out;
  wire [127:0]sig_data_skid_reg;
  wire [4:0]\sig_data_skid_reg_reg[132]_0 ;
  wire sig_ibtt2wdc_tlast;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [16:0]\sig_strb_reg_out_reg[16]_0 ;
  wire [16:0]sig_strb_skid_mux_out;
  wire [16:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;

  assign out = sig_s_ready_dup;
  assign sig_m_valid_dup_reg_0 = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[100]_i_1__1 
       (.I0(dout[100]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[100]),
        .O(sig_data_skid_mux_out[100]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[101]_i_1__1 
       (.I0(dout[101]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[101]),
        .O(sig_data_skid_mux_out[101]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[102]_i_1__1 
       (.I0(dout[102]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[102]),
        .O(sig_data_skid_mux_out[102]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[103]_i_1__1 
       (.I0(dout[103]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[103]),
        .O(sig_data_skid_mux_out[103]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[104]_i_1__1 
       (.I0(dout[104]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[104]),
        .O(sig_data_skid_mux_out[104]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[105]_i_1__1 
       (.I0(dout[105]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[105]),
        .O(sig_data_skid_mux_out[105]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[106]_i_1__1 
       (.I0(dout[106]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[106]),
        .O(sig_data_skid_mux_out[106]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[107]_i_1__1 
       (.I0(dout[107]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[107]),
        .O(sig_data_skid_mux_out[107]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[108]_i_1__1 
       (.I0(dout[108]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[108]),
        .O(sig_data_skid_mux_out[108]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[109]_i_1__1 
       (.I0(dout[109]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[109]),
        .O(sig_data_skid_mux_out[109]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[110]_i_1__1 
       (.I0(dout[110]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[110]),
        .O(sig_data_skid_mux_out[110]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[111]_i_1__1 
       (.I0(dout[111]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[111]),
        .O(sig_data_skid_mux_out[111]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[112]_i_1__1 
       (.I0(dout[112]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[112]),
        .O(sig_data_skid_mux_out[112]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[113]_i_1__1 
       (.I0(dout[113]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[113]),
        .O(sig_data_skid_mux_out[113]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[114]_i_1__1 
       (.I0(dout[114]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[114]),
        .O(sig_data_skid_mux_out[114]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[115]_i_1__1 
       (.I0(dout[115]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[115]),
        .O(sig_data_skid_mux_out[115]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[116]_i_1__1 
       (.I0(dout[116]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[116]),
        .O(sig_data_skid_mux_out[116]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[117]_i_1__1 
       (.I0(dout[117]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[117]),
        .O(sig_data_skid_mux_out[117]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[118]_i_1__1 
       (.I0(dout[118]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[118]),
        .O(sig_data_skid_mux_out[118]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[119]_i_1__1 
       (.I0(dout[119]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[119]),
        .O(sig_data_skid_mux_out[119]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[120]_i_1__1 
       (.I0(dout[120]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[120]),
        .O(sig_data_skid_mux_out[120]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[121]_i_1__1 
       (.I0(dout[121]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[121]),
        .O(sig_data_skid_mux_out[121]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[122]_i_1__1 
       (.I0(dout[122]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[122]),
        .O(sig_data_skid_mux_out[122]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[123]_i_1__1 
       (.I0(dout[123]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[123]),
        .O(sig_data_skid_mux_out[123]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[124]_i_1__1 
       (.I0(dout[124]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[124]),
        .O(sig_data_skid_mux_out[124]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[125]_i_1__1 
       (.I0(dout[125]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[125]),
        .O(sig_data_skid_mux_out[125]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[126]_i_1__1 
       (.I0(dout[126]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[126]),
        .O(sig_data_skid_mux_out[126]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[127]_i_1__0 
       (.I0(dout[127]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[127]),
        .O(sig_data_skid_mux_out[127]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1__1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1__1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1__1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1__1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1__1 
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1__1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1__1 
       (.I0(dout[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1__1 
       (.I0(dout[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1__1 
       (.I0(dout[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1__1 
       (.I0(dout[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1__1 
       (.I0(dout[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1__1 
       (.I0(dout[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1__1 
       (.I0(dout[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1__1 
       (.I0(dout[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1__1 
       (.I0(dout[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1__1 
       (.I0(dout[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1__1 
       (.I0(dout[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1__1 
       (.I0(dout[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1__1 
       (.I0(dout[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1__1 
       (.I0(dout[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1__1 
       (.I0(dout[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1__1 
       (.I0(dout[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1__1 
       (.I0(dout[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1__1 
       (.I0(dout[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1__1 
       (.I0(dout[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1__1 
       (.I0(dout[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1__1 
       (.I0(dout[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1__1 
       (.I0(dout[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1__1 
       (.I0(dout[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1__1 
       (.I0(dout[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1__1 
       (.I0(dout[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1__1 
       (.I0(dout[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[64]_i_1__1 
       (.I0(dout[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[64]),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[65]_i_1__1 
       (.I0(dout[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[66]_i_1__1 
       (.I0(dout[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[67]_i_1__1 
       (.I0(dout[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[68]_i_1__1 
       (.I0(dout[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[68]),
        .O(sig_data_skid_mux_out[68]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[69]_i_1__1 
       (.I0(dout[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[69]),
        .O(sig_data_skid_mux_out[69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[70]_i_1__1 
       (.I0(dout[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[70]),
        .O(sig_data_skid_mux_out[70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[71]_i_1__1 
       (.I0(dout[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[71]),
        .O(sig_data_skid_mux_out[71]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[72]_i_1__1 
       (.I0(dout[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[72]),
        .O(sig_data_skid_mux_out[72]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[73]_i_1__1 
       (.I0(dout[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[73]),
        .O(sig_data_skid_mux_out[73]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[74]_i_1__1 
       (.I0(dout[74]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[74]),
        .O(sig_data_skid_mux_out[74]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[75]_i_1__1 
       (.I0(dout[75]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[75]),
        .O(sig_data_skid_mux_out[75]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[76]_i_1__1 
       (.I0(dout[76]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[76]),
        .O(sig_data_skid_mux_out[76]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[77]_i_1__1 
       (.I0(dout[77]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[77]),
        .O(sig_data_skid_mux_out[77]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[78]_i_1__1 
       (.I0(dout[78]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[78]),
        .O(sig_data_skid_mux_out[78]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[79]_i_1__1 
       (.I0(dout[79]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[79]),
        .O(sig_data_skid_mux_out[79]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[80]_i_1__1 
       (.I0(dout[80]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[80]),
        .O(sig_data_skid_mux_out[80]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[81]_i_1__1 
       (.I0(dout[81]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[81]),
        .O(sig_data_skid_mux_out[81]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[82]_i_1__1 
       (.I0(dout[82]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[82]),
        .O(sig_data_skid_mux_out[82]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[83]_i_1__1 
       (.I0(dout[83]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[83]),
        .O(sig_data_skid_mux_out[83]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[84]_i_1__1 
       (.I0(dout[84]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[84]),
        .O(sig_data_skid_mux_out[84]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[85]_i_1__1 
       (.I0(dout[85]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[85]),
        .O(sig_data_skid_mux_out[85]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[86]_i_1__1 
       (.I0(dout[86]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[86]),
        .O(sig_data_skid_mux_out[86]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[87]_i_1__1 
       (.I0(dout[87]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[87]),
        .O(sig_data_skid_mux_out[87]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[88]_i_1__1 
       (.I0(dout[88]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[88]),
        .O(sig_data_skid_mux_out[88]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[89]_i_1__1 
       (.I0(dout[89]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[89]),
        .O(sig_data_skid_mux_out[89]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[90]_i_1__1 
       (.I0(dout[90]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[90]),
        .O(sig_data_skid_mux_out[90]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[91]_i_1__1 
       (.I0(dout[91]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[91]),
        .O(sig_data_skid_mux_out[91]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[92]_i_1__1 
       (.I0(dout[92]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[92]),
        .O(sig_data_skid_mux_out[92]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[93]_i_1__1 
       (.I0(dout[93]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[93]),
        .O(sig_data_skid_mux_out[93]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[94]_i_1__1 
       (.I0(dout[94]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[94]),
        .O(sig_data_skid_mux_out[94]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[95]_i_1__1 
       (.I0(dout[95]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[95]),
        .O(sig_data_skid_mux_out[95]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[96]_i_1__1 
       (.I0(dout[96]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[96]),
        .O(sig_data_skid_mux_out[96]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[97]_i_1__1 
       (.I0(dout[97]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[97]),
        .O(sig_data_skid_mux_out[97]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[98]_i_1__1 
       (.I0(dout[98]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[98]),
        .O(sig_data_skid_mux_out[98]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[99]_i_1__1 
       (.I0(dout[99]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[99]),
        .O(sig_data_skid_mux_out[99]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[132]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[100]),
        .Q(\sig_data_reg_out_reg[132]_0 [100]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[101]),
        .Q(\sig_data_reg_out_reg[132]_0 [101]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[102]),
        .Q(\sig_data_reg_out_reg[132]_0 [102]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[103]),
        .Q(\sig_data_reg_out_reg[132]_0 [103]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[104]),
        .Q(\sig_data_reg_out_reg[132]_0 [104]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[105]),
        .Q(\sig_data_reg_out_reg[132]_0 [105]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[106]),
        .Q(\sig_data_reg_out_reg[132]_0 [106]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[107]),
        .Q(\sig_data_reg_out_reg[132]_0 [107]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[108]),
        .Q(\sig_data_reg_out_reg[132]_0 [108]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[109]),
        .Q(\sig_data_reg_out_reg[132]_0 [109]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[132]_0 [10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[110]),
        .Q(\sig_data_reg_out_reg[132]_0 [110]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[111]),
        .Q(\sig_data_reg_out_reg[132]_0 [111]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[112]),
        .Q(\sig_data_reg_out_reg[132]_0 [112]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[113]),
        .Q(\sig_data_reg_out_reg[132]_0 [113]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[114]),
        .Q(\sig_data_reg_out_reg[132]_0 [114]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[115]),
        .Q(\sig_data_reg_out_reg[132]_0 [115]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[116]),
        .Q(\sig_data_reg_out_reg[132]_0 [116]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[117]),
        .Q(\sig_data_reg_out_reg[132]_0 [117]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[118]),
        .Q(\sig_data_reg_out_reg[132]_0 [118]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[119]),
        .Q(\sig_data_reg_out_reg[132]_0 [119]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[132]_0 [11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[120]),
        .Q(\sig_data_reg_out_reg[132]_0 [120]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[121]),
        .Q(\sig_data_reg_out_reg[132]_0 [121]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[122]),
        .Q(\sig_data_reg_out_reg[132]_0 [122]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[123]),
        .Q(\sig_data_reg_out_reg[132]_0 [123]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[124]),
        .Q(\sig_data_reg_out_reg[132]_0 [124]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[125]),
        .Q(\sig_data_reg_out_reg[132]_0 [125]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[126]),
        .Q(\sig_data_reg_out_reg[132]_0 [126]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[127]),
        .Q(\sig_data_reg_out_reg[132]_0 [127]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[128] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_data_reg_out_reg[132]_0 [128]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[129] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_data_reg_out_reg[132]_0 [129]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[132]_0 [12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[130] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_data_reg_out_reg[132]_0 [130]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[131] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_data_reg_out_reg[132]_0 [131]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[132] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\sig_data_reg_out_reg[132]_0 [132]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[132]_0 [13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[132]_0 [14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[132]_0 [15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[132]_0 [16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[132]_0 [17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[132]_0 [18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[132]_0 [19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[132]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[132]_0 [20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[132]_0 [21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[132]_0 [22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[132]_0 [23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[132]_0 [24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[132]_0 [25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[132]_0 [26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[132]_0 [27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[132]_0 [28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[132]_0 [29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[132]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[132]_0 [30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[132]_0 [31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[32]),
        .Q(\sig_data_reg_out_reg[132]_0 [32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[33]),
        .Q(\sig_data_reg_out_reg[132]_0 [33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[34]),
        .Q(\sig_data_reg_out_reg[132]_0 [34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[35]),
        .Q(\sig_data_reg_out_reg[132]_0 [35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[36]),
        .Q(\sig_data_reg_out_reg[132]_0 [36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[37]),
        .Q(\sig_data_reg_out_reg[132]_0 [37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[38]),
        .Q(\sig_data_reg_out_reg[132]_0 [38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[39]),
        .Q(\sig_data_reg_out_reg[132]_0 [39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[132]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[40]),
        .Q(\sig_data_reg_out_reg[132]_0 [40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[41]),
        .Q(\sig_data_reg_out_reg[132]_0 [41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[42]),
        .Q(\sig_data_reg_out_reg[132]_0 [42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[43]),
        .Q(\sig_data_reg_out_reg[132]_0 [43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[44]),
        .Q(\sig_data_reg_out_reg[132]_0 [44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[45]),
        .Q(\sig_data_reg_out_reg[132]_0 [45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[46]),
        .Q(\sig_data_reg_out_reg[132]_0 [46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[47]),
        .Q(\sig_data_reg_out_reg[132]_0 [47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[48]),
        .Q(\sig_data_reg_out_reg[132]_0 [48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[49]),
        .Q(\sig_data_reg_out_reg[132]_0 [49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[132]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[50]),
        .Q(\sig_data_reg_out_reg[132]_0 [50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[51]),
        .Q(\sig_data_reg_out_reg[132]_0 [51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[52]),
        .Q(\sig_data_reg_out_reg[132]_0 [52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[53]),
        .Q(\sig_data_reg_out_reg[132]_0 [53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[54]),
        .Q(\sig_data_reg_out_reg[132]_0 [54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[55]),
        .Q(\sig_data_reg_out_reg[132]_0 [55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[56]),
        .Q(\sig_data_reg_out_reg[132]_0 [56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[57]),
        .Q(\sig_data_reg_out_reg[132]_0 [57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[58]),
        .Q(\sig_data_reg_out_reg[132]_0 [58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[59]),
        .Q(\sig_data_reg_out_reg[132]_0 [59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[132]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[60]),
        .Q(\sig_data_reg_out_reg[132]_0 [60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[61]),
        .Q(\sig_data_reg_out_reg[132]_0 [61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[62]),
        .Q(\sig_data_reg_out_reg[132]_0 [62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[63]),
        .Q(\sig_data_reg_out_reg[132]_0 [63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[64]),
        .Q(\sig_data_reg_out_reg[132]_0 [64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[65]),
        .Q(\sig_data_reg_out_reg[132]_0 [65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[66]),
        .Q(\sig_data_reg_out_reg[132]_0 [66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[67]),
        .Q(\sig_data_reg_out_reg[132]_0 [67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[68]),
        .Q(\sig_data_reg_out_reg[132]_0 [68]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[69]),
        .Q(\sig_data_reg_out_reg[132]_0 [69]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[132]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[70]),
        .Q(\sig_data_reg_out_reg[132]_0 [70]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[71]),
        .Q(\sig_data_reg_out_reg[132]_0 [71]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[72]),
        .Q(\sig_data_reg_out_reg[132]_0 [72]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[73]),
        .Q(\sig_data_reg_out_reg[132]_0 [73]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[74]),
        .Q(\sig_data_reg_out_reg[132]_0 [74]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[75]),
        .Q(\sig_data_reg_out_reg[132]_0 [75]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[76]),
        .Q(\sig_data_reg_out_reg[132]_0 [76]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[77]),
        .Q(\sig_data_reg_out_reg[132]_0 [77]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[78]),
        .Q(\sig_data_reg_out_reg[132]_0 [78]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[79]),
        .Q(\sig_data_reg_out_reg[132]_0 [79]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[132]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[80]),
        .Q(\sig_data_reg_out_reg[132]_0 [80]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[81]),
        .Q(\sig_data_reg_out_reg[132]_0 [81]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[82]),
        .Q(\sig_data_reg_out_reg[132]_0 [82]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[83]),
        .Q(\sig_data_reg_out_reg[132]_0 [83]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[84]),
        .Q(\sig_data_reg_out_reg[132]_0 [84]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[85]),
        .Q(\sig_data_reg_out_reg[132]_0 [85]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[86]),
        .Q(\sig_data_reg_out_reg[132]_0 [86]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[87]),
        .Q(\sig_data_reg_out_reg[132]_0 [87]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[88]),
        .Q(\sig_data_reg_out_reg[132]_0 [88]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[89]),
        .Q(\sig_data_reg_out_reg[132]_0 [89]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[132]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[90]),
        .Q(\sig_data_reg_out_reg[132]_0 [90]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[91]),
        .Q(\sig_data_reg_out_reg[132]_0 [91]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[92]),
        .Q(\sig_data_reg_out_reg[132]_0 [92]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[93]),
        .Q(\sig_data_reg_out_reg[132]_0 [93]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[94]),
        .Q(\sig_data_reg_out_reg[132]_0 [94]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[95]),
        .Q(\sig_data_reg_out_reg[132]_0 [95]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[96]),
        .Q(\sig_data_reg_out_reg[132]_0 [96]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[97]),
        .Q(\sig_data_reg_out_reg[132]_0 [97]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[98]),
        .Q(\sig_data_reg_out_reg[132]_0 [98]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[99]),
        .Q(\sig_data_reg_out_reg[132]_0 [99]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[132]_0 [9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[100]),
        .Q(sig_data_skid_reg[100]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[101]),
        .Q(sig_data_skid_reg[101]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[102]),
        .Q(sig_data_skid_reg[102]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[103]),
        .Q(sig_data_skid_reg[103]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[104]),
        .Q(sig_data_skid_reg[104]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[105]),
        .Q(sig_data_skid_reg[105]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[106]),
        .Q(sig_data_skid_reg[106]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[107]),
        .Q(sig_data_skid_reg[107]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[108]),
        .Q(sig_data_skid_reg[108]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[109]),
        .Q(sig_data_skid_reg[109]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[110]),
        .Q(sig_data_skid_reg[110]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[111]),
        .Q(sig_data_skid_reg[111]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[112]),
        .Q(sig_data_skid_reg[112]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[113]),
        .Q(sig_data_skid_reg[113]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[114]),
        .Q(sig_data_skid_reg[114]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[115]),
        .Q(sig_data_skid_reg[115]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[116]),
        .Q(sig_data_skid_reg[116]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[117]),
        .Q(sig_data_skid_reg[117]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[118]),
        .Q(sig_data_skid_reg[118]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[119]),
        .Q(sig_data_skid_reg[119]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[120]),
        .Q(sig_data_skid_reg[120]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[121]),
        .Q(sig_data_skid_reg[121]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[122]),
        .Q(sig_data_skid_reg[122]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[123]),
        .Q(sig_data_skid_reg[123]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[124]),
        .Q(sig_data_skid_reg[124]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[125]),
        .Q(sig_data_skid_reg[125]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[126]),
        .Q(sig_data_skid_reg[126]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[127]),
        .Q(sig_data_skid_reg[127]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[128] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[132]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[129] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[132]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[130] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[132]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[131] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[132]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[132] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[132]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_data_skid_reg[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_data_skid_reg[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_data_skid_reg[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_data_skid_reg[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_data_skid_reg[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_data_skid_reg[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[38]),
        .Q(sig_data_skid_reg[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[39]),
        .Q(sig_data_skid_reg[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[40]),
        .Q(sig_data_skid_reg[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[41]),
        .Q(sig_data_skid_reg[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[42]),
        .Q(sig_data_skid_reg[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[43]),
        .Q(sig_data_skid_reg[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[44]),
        .Q(sig_data_skid_reg[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[45]),
        .Q(sig_data_skid_reg[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[46]),
        .Q(sig_data_skid_reg[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[47]),
        .Q(sig_data_skid_reg[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[48]),
        .Q(sig_data_skid_reg[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[49]),
        .Q(sig_data_skid_reg[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[50]),
        .Q(sig_data_skid_reg[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[51]),
        .Q(sig_data_skid_reg[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[52]),
        .Q(sig_data_skid_reg[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[53]),
        .Q(sig_data_skid_reg[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[54]),
        .Q(sig_data_skid_reg[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[55]),
        .Q(sig_data_skid_reg[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[56]),
        .Q(sig_data_skid_reg[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[57]),
        .Q(sig_data_skid_reg[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[58]),
        .Q(sig_data_skid_reg[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[59]),
        .Q(sig_data_skid_reg[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[60]),
        .Q(sig_data_skid_reg[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[61]),
        .Q(sig_data_skid_reg[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[62]),
        .Q(sig_data_skid_reg[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[63]),
        .Q(sig_data_skid_reg[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[64]),
        .Q(sig_data_skid_reg[64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[65]),
        .Q(sig_data_skid_reg[65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[66]),
        .Q(sig_data_skid_reg[66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[67]),
        .Q(sig_data_skid_reg[67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[68]),
        .Q(sig_data_skid_reg[68]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[69]),
        .Q(sig_data_skid_reg[69]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[70]),
        .Q(sig_data_skid_reg[70]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[71]),
        .Q(sig_data_skid_reg[71]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[72]),
        .Q(sig_data_skid_reg[72]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[73]),
        .Q(sig_data_skid_reg[73]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[74]),
        .Q(sig_data_skid_reg[74]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[75]),
        .Q(sig_data_skid_reg[75]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[76]),
        .Q(sig_data_skid_reg[76]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[77]),
        .Q(sig_data_skid_reg[77]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[78]),
        .Q(sig_data_skid_reg[78]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[79]),
        .Q(sig_data_skid_reg[79]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[80]),
        .Q(sig_data_skid_reg[80]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[81]),
        .Q(sig_data_skid_reg[81]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[82]),
        .Q(sig_data_skid_reg[82]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[83]),
        .Q(sig_data_skid_reg[83]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[84]),
        .Q(sig_data_skid_reg[84]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[85]),
        .Q(sig_data_skid_reg[85]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[86]),
        .Q(sig_data_skid_reg[86]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[87]),
        .Q(sig_data_skid_reg[87]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[88]),
        .Q(sig_data_skid_reg[88]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[89]),
        .Q(sig_data_skid_reg[89]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[90]),
        .Q(sig_data_skid_reg[90]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[91]),
        .Q(sig_data_skid_reg[91]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[92]),
        .Q(sig_data_skid_reg[92]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[93]),
        .Q(sig_data_skid_reg[93]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[94]),
        .Q(sig_data_skid_reg[94]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[95]),
        .Q(sig_data_skid_reg[95]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[96]),
        .Q(sig_data_skid_reg[96]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[97]),
        .Q(sig_data_skid_reg[97]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[98]),
        .Q(sig_data_skid_reg[98]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[99]),
        .Q(sig_data_skid_reg[99]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__2
       (.I0(dout[144]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[144]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h000000004FCF0000)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_wdc2ibtt_tready),
        .I1(sig_m_valid_dup),
        .I2(empty),
        .I3(sig_s_ready_dup),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_init_reg),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEFEEEFE)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_wdc2ibtt_tready),
        .I1(sig_init_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(empty),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__2 
       (.I0(dout[128]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[10]_i_1__2 
       (.I0(dout[138]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[10]),
        .O(sig_strb_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[11]_i_1__2 
       (.I0(dout[139]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[11]),
        .O(sig_strb_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[12]_i_1__2 
       (.I0(dout[140]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[12]),
        .O(sig_strb_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[13]_i_1__2 
       (.I0(dout[141]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[13]),
        .O(sig_strb_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[14]_i_1__2 
       (.I0(dout[142]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[14]),
        .O(sig_strb_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[15]_i_1__1 
       (.I0(dout[143]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[15]),
        .O(sig_strb_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[16]_i_1 
       (.I0(dout[145]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[16]),
        .O(sig_strb_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__2 
       (.I0(dout[129]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__2 
       (.I0(dout[130]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__2 
       (.I0(dout[131]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1__2 
       (.I0(dout[132]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[5]_i_1__2 
       (.I0(dout[133]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[6]_i_1__2 
       (.I0(dout[134]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[7]_i_1__2 
       (.I0(dout[135]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[8]_i_1__2 
       (.I0(dout[136]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[9]_i_1__2 
       (.I0(dout[137]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[9]),
        .O(sig_strb_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[16]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[10]),
        .Q(\sig_strb_reg_out_reg[16]_0 [10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[11]),
        .Q(\sig_strb_reg_out_reg[16]_0 [11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[12]),
        .Q(\sig_strb_reg_out_reg[16]_0 [12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[13]),
        .Q(\sig_strb_reg_out_reg[16]_0 [13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[14]),
        .Q(\sig_strb_reg_out_reg[16]_0 [14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[15]),
        .Q(\sig_strb_reg_out_reg[16]_0 [15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[16]),
        .Q(\sig_strb_reg_out_reg[16]_0 [16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[16]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[16]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[16]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[16]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[16]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[16]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[16]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[8]),
        .Q(\sig_strb_reg_out_reg[16]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[9]),
        .Q(\sig_strb_reg_out_reg[16]_0 [9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[128]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[138]),
        .Q(sig_strb_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[139]),
        .Q(sig_strb_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[140]),
        .Q(sig_strb_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[141]),
        .Q(sig_strb_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[142]),
        .Q(sig_strb_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[143]),
        .Q(sig_strb_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[145]),
        .Q(sig_strb_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[129]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[130]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[131]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[132]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[133]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[134]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[135]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[136]),
        .Q(sig_strb_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[137]),
        .Q(sig_strb_skid_reg[9]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3__0 
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_slice
   (slice_insert_valid,
    SR,
    sig_valid_fifo_ld12_out,
    sig_cmd_full_reg,
    sig_sm_ld_dre_cmd_reg,
    DI,
    S,
    E,
    sig_tstrb_fifo_rdy,
    \sig_btt_cntr_dup_reg[25] ,
    ld_btt_cntr_reg1_reg,
    din,
    m_axi_s2mm_aclk,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    CO,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_btt_eq_0,
    out,
    sig_btt_lteq_max_first_incr0_carry,
    Q,
    sig_inhibit_rdy_n,
    full,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    sig_btt_lteq_max_first_incr0_carry_0,
    sig_curr_eof_reg,
    \storage_data[15]_i_3_0 ,
    ld_btt_cntr_reg1,
    ld_btt_cntr_reg1_reg_0,
    sig_stream_rst,
    \storage_data_reg[19]_0 );
  output slice_insert_valid;
  output [0:0]SR;
  output sig_valid_fifo_ld12_out;
  output sig_cmd_full_reg;
  output [0:0]sig_sm_ld_dre_cmd_reg;
  output [2:0]DI;
  output [7:0]S;
  output [0:0]E;
  output sig_tstrb_fifo_rdy;
  output [4:0]\sig_btt_cntr_dup_reg[25] ;
  output ld_btt_cntr_reg1_reg;
  output [22:0]din;
  input m_axi_s2mm_aclk;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]CO;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_btt_eq_0;
  input [25:0]out;
  input sig_btt_lteq_max_first_incr0_carry;
  input [3:0]Q;
  input sig_inhibit_rdy_n;
  input full;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input [3:0]sig_btt_lteq_max_first_incr0_carry_0;
  input sig_curr_eof_reg;
  input [25:0]\storage_data[15]_i_3_0 ;
  input ld_btt_cntr_reg1;
  input [0:0]ld_btt_cntr_reg1_reg_0;
  input sig_stream_rst;
  input [3:0]\storage_data_reg[19]_0 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [0:0]E;
  wire [15:15]\I_SCATTER_STROBE_GEN/lsig_end_vect ;
  wire [0:0]\I_SCATTER_STROBE_GEN/lsig_start_vect ;
  wire [3:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \areset_d_reg_n_0_[0] ;
  wire [22:0]din;
  wire full;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire [0:0]ld_btt_cntr_reg1_reg_0;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire [25:0]out;
  wire p_1_in;
  wire [4:0]\sig_btt_cntr_dup_reg[25] ;
  wire sig_btt_eq_0;
  wire sig_btt_lteq_max_first_incr0_carry;
  wire [3:0]sig_btt_lteq_max_first_incr0_carry_0;
  wire sig_cmd_full;
  wire sig_cmd_full_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire sig_eop_sent_reg;
  wire sig_inhibit_rdy_n;
  wire sig_sm_ld_dre_cmd;
  wire [0:0]sig_sm_ld_dre_cmd_reg;
  wire [14:1]sig_stbgen_tstrb;
  wire sig_stream_rst;
  wire [21:20]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;
  wire \storage_data[10]_i_2_n_0 ;
  wire \storage_data[11]_i_2_n_0 ;
  wire \storage_data[11]_i_3_n_0 ;
  wire \storage_data[13]_i_2_n_0 ;
  wire \storage_data[15]_i_10_n_0 ;
  wire \storage_data[15]_i_11_n_0 ;
  wire \storage_data[15]_i_2_n_0 ;
  wire [25:0]\storage_data[15]_i_3_0 ;
  wire \storage_data[15]_i_3_n_0 ;
  wire \storage_data[15]_i_4_n_0 ;
  wire \storage_data[15]_i_5_n_0 ;
  wire \storage_data[15]_i_6_n_0 ;
  wire \storage_data[15]_i_7_n_0 ;
  wire \storage_data[15]_i_8_n_0 ;
  wire \storage_data[15]_i_9_n_0 ;
  wire \storage_data[19]_i_1_n_0 ;
  wire \storage_data[20]_i_10_n_0 ;
  wire \storage_data[20]_i_11_n_0 ;
  wire \storage_data[20]_i_2_n_0 ;
  wire \storage_data[20]_i_3_n_0 ;
  wire \storage_data[20]_i_4_n_0 ;
  wire \storage_data[20]_i_5_n_0 ;
  wire \storage_data[20]_i_6_n_0 ;
  wire \storage_data[20]_i_7_n_0 ;
  wire \storage_data[20]_i_8_n_0 ;
  wire \storage_data[20]_i_9_n_0 ;
  wire \storage_data[5]_i_2_n_0 ;
  wire \storage_data[6]_i_2_n_0 ;
  wire \storage_data[7]_i_2_n_0 ;
  wire \storage_data[7]_i_3_n_0 ;
  wire [3:0]\storage_data_reg[19]_0 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(ld_btt_cntr_reg1_reg_0),
        .O(ld_btt_cntr_reg1_reg));
  LUT5 #(
    .INIT(32'h0000002F)) 
    ld_btt_cntr_reg2_i_2
       (.I0(sig_inhibit_rdy_n),
        .I1(full),
        .I2(slice_insert_valid),
        .I3(\areset_d_reg_n_0_[0] ),
        .I4(p_1_in),
        .O(sig_tstrb_fifo_rdy));
  LUT5 #(
    .INIT(32'h0000EECE)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(sig_tstrb_fifo_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(full),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \sig_btt_cntr[25]_i_2 
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_btt_eq_0),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(E));
  LUT4 #(
    .INIT(16'hB0BB)) 
    sig_btt_eq_0_i_5
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_btt_eq_0),
        .I3(sig_valid_fifo_ld12_out),
        .O(sig_cmd_full_reg));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[25]),
        .I1(out[24]),
        .O(\sig_btt_cntr_dup_reg[25] [4]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[23]),
        .I1(out[22]),
        .O(\sig_btt_cntr_dup_reg[25] [3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[21]),
        .I1(out[20]),
        .O(\sig_btt_cntr_dup_reg[25] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_4
       (.I0(out[19]),
        .I1(out[18]),
        .O(\sig_btt_cntr_dup_reg[25] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_5
       (.I0(out[17]),
        .I1(out[16]),
        .O(\sig_btt_cntr_dup_reg[25] [0]));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(out[5]),
        .I1(sig_btt_lteq_max_first_incr0_carry),
        .I2(out[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_10
       (.I0(out[3]),
        .I1(sig_btt_lteq_max_first_incr0_carry_0[3]),
        .I2(out[2]),
        .I3(sig_btt_lteq_max_first_incr0_carry_0[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_11
       (.I0(out[1]),
        .I1(sig_btt_lteq_max_first_incr0_carry_0[1]),
        .I2(out[0]),
        .I3(sig_btt_lteq_max_first_incr0_carry_0[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(sig_btt_lteq_max_first_incr0_carry_0[3]),
        .I1(out[3]),
        .I2(sig_btt_lteq_max_first_incr0_carry_0[2]),
        .I3(out[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(sig_btt_lteq_max_first_incr0_carry_0[1]),
        .I1(out[1]),
        .I2(sig_btt_lteq_max_first_incr0_carry_0[0]),
        .I3(out[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(out[15]),
        .I1(out[14]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(out[13]),
        .I1(out[12]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(out[11]),
        .I1(out[10]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_7
       (.I0(out[9]),
        .I1(out[8]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_8
       (.I0(out[7]),
        .I1(out[6]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h41)) 
    sig_btt_lteq_max_first_incr0_carry_i_9
       (.I0(out[5]),
        .I1(out[4]),
        .I2(sig_btt_lteq_max_first_incr0_carry),
        .O(S[2]));
  LUT3 #(
    .INIT(8'hEF)) 
    \sig_curr_strt_offset[3]_i_1 
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_sent_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \sig_max_first_increment[3]_i_1 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .I2(sig_valid_fifo_ld12_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_sm_ld_dre_cmd_reg));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \storage_data[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\I_SCATTER_STROBE_GEN/lsig_start_vect ));
  LUT6 #(
    .INIT(64'h00004404CC0CCC0C)) 
    \storage_data[10]_i_1 
       (.I0(Q[2]),
        .I1(\storage_data[11]_i_3_n_0 ),
        .I2(\storage_data[20]_i_3_n_0 ),
        .I3(\storage_data[11]_i_2_n_0 ),
        .I4(\storage_data[10]_i_2_n_0 ),
        .I5(Q[3]),
        .O(sig_stbgen_tstrb[10]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[10]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\storage_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F2F2F200000000)) 
    \storage_data[11]_i_1 
       (.I0(\storage_data[20]_i_2_n_0 ),
        .I1(\storage_data[20]_i_3_n_0 ),
        .I2(\storage_data[11]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\storage_data[11]_i_3_n_0 ),
        .O(sig_stbgen_tstrb[11]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFFDFD69)) 
    \storage_data[11]_i_2 
       (.I0(\storage_data[20]_i_7_n_0 ),
        .I1(\storage_data[20]_i_8_n_0 ),
        .I2(Q[2]),
        .I3(\storage_data[20]_i_6_n_0 ),
        .I4(Q[3]),
        .O(\storage_data[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFFFEFAE)) 
    \storage_data[11]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\storage_data[20]_i_7_n_0 ),
        .I3(\storage_data[20]_i_8_n_0 ),
        .I4(\storage_data[20]_i_6_n_0 ),
        .O(\storage_data[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h02AAAAAA)) 
    \storage_data[12]_i_1 
       (.I0(\storage_data[20]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(sig_stbgen_tstrb[12]));
  LUT5 #(
    .INIT(32'h08888888)) 
    \storage_data[13]_i_1 
       (.I0(\storage_data[20]_i_4_n_0 ),
        .I1(\storage_data[13]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(sig_stbgen_tstrb[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF9FF99F9)) 
    \storage_data[13]_i_2 
       (.I0(Q[0]),
        .I1(\storage_data[15]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(\storage_data[20]_i_5_n_0 ),
        .I4(\storage_data[20]_i_6_n_0 ),
        .I5(\storage_data[20]_i_9_n_0 ),
        .O(\storage_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AAAAAAA)) 
    \storage_data[14]_i_1 
       (.I0(\storage_data[20]_i_4_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\storage_data[20]_i_3_n_0 ),
        .O(sig_stbgen_tstrb[14]));
  LUT6 #(
    .INIT(64'h2A22222AA22222A2)) 
    \storage_data[15]_i_1 
       (.I0(\storage_data[20]_i_4_n_0 ),
        .I1(\storage_data[15]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(\storage_data[15]_i_3_n_0 ),
        .I4(Q[0]),
        .I5(\storage_data[15]_i_4_n_0 ),
        .O(\I_SCATTER_STROBE_GEN/lsig_end_vect ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \storage_data[15]_i_10 
       (.I0(\storage_data[15]_i_3_0 [1]),
        .I1(\storage_data[15]_i_3_0 [2]),
        .I2(\storage_data[15]_i_3_0 [3]),
        .I3(\storage_data[15]_i_3_0 [0]),
        .O(\storage_data[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \storage_data[15]_i_11 
       (.I0(\storage_data[15]_i_9_n_0 ),
        .I1(\storage_data[15]_i_8_n_0 ),
        .I2(\storage_data[15]_i_7_n_0 ),
        .I3(\storage_data[15]_i_6_n_0 ),
        .I4(\storage_data[15]_i_5_n_0 ),
        .O(\storage_data[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h105175F7)) 
    \storage_data[15]_i_2 
       (.I0(\storage_data[20]_i_6_n_0 ),
        .I1(\storage_data[20]_i_8_n_0 ),
        .I2(\storage_data[20]_i_7_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\storage_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \storage_data[15]_i_3 
       (.I0(\storage_data[15]_i_5_n_0 ),
        .I1(\storage_data[15]_i_6_n_0 ),
        .I2(\storage_data[15]_i_7_n_0 ),
        .I3(\storage_data[15]_i_8_n_0 ),
        .I4(\storage_data[15]_i_9_n_0 ),
        .I5(\storage_data[15]_i_10_n_0 ),
        .O(\storage_data[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hFFFFAA54)) 
    \storage_data[15]_i_4 
       (.I0(\storage_data[15]_i_3_0 [1]),
        .I1(\storage_data[15]_i_3_0 [2]),
        .I2(\storage_data[15]_i_3_0 [3]),
        .I3(\storage_data[15]_i_3_0 [0]),
        .I4(\storage_data[15]_i_11_n_0 ),
        .O(\storage_data[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[15]_i_5 
       (.I0(\storage_data[15]_i_3_0 [25]),
        .I1(\storage_data[15]_i_3_0 [24]),
        .I2(\storage_data[15]_i_3_0 [23]),
        .I3(\storage_data[15]_i_3_0 [4]),
        .O(\storage_data[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[15]_i_6 
       (.I0(\storage_data[15]_i_3_0 [22]),
        .I1(\storage_data[15]_i_3_0 [19]),
        .I2(\storage_data[15]_i_3_0 [21]),
        .I3(\storage_data[15]_i_3_0 [20]),
        .O(\storage_data[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[15]_i_7 
       (.I0(\storage_data[15]_i_3_0 [13]),
        .I1(\storage_data[15]_i_3_0 [12]),
        .I2(\storage_data[15]_i_3_0 [14]),
        .I3(\storage_data[15]_i_3_0 [11]),
        .O(\storage_data[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[15]_i_8 
       (.I0(\storage_data[15]_i_3_0 [17]),
        .I1(\storage_data[15]_i_3_0 [15]),
        .I2(\storage_data[15]_i_3_0 [18]),
        .I3(\storage_data[15]_i_3_0 [16]),
        .O(\storage_data[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \storage_data[15]_i_9 
       (.I0(\storage_data[15]_i_3_0 [9]),
        .I1(\storage_data[15]_i_3_0 [8]),
        .I2(\storage_data[15]_i_3_0 [7]),
        .I3(\storage_data[15]_i_3_0 [10]),
        .I4(\storage_data[15]_i_3_0 [5]),
        .I5(\storage_data[15]_i_3_0 [6]),
        .O(\storage_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \storage_data[19]_i_1 
       (.I0(sig_valid_fifo_ld12_out),
        .I1(CO),
        .O(\storage_data[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \storage_data[1]_i_1 
       (.I0(\storage_data[11]_i_2_n_0 ),
        .I1(\storage_data[13]_i_2_n_0 ),
        .I2(\storage_data[11]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(sig_stbgen_tstrb[1]));
  LUT3 #(
    .INIT(8'hDF)) 
    \storage_data[20]_i_1 
       (.I0(\storage_data[20]_i_2_n_0 ),
        .I1(\storage_data[20]_i_3_n_0 ),
        .I2(\storage_data[20]_i_4_n_0 ),
        .O(sig_tstrb_fifo_data_in[20]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \storage_data[20]_i_10 
       (.I0(\storage_data[15]_i_3_0 [2]),
        .I1(\storage_data[15]_i_5_n_0 ),
        .I2(\storage_data[15]_i_6_n_0 ),
        .I3(\storage_data[15]_i_7_n_0 ),
        .I4(\storage_data[15]_i_8_n_0 ),
        .I5(\storage_data[15]_i_9_n_0 ),
        .O(\storage_data[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \storage_data[20]_i_11 
       (.I0(\storage_data[15]_i_5_n_0 ),
        .I1(\storage_data[15]_i_6_n_0 ),
        .I2(\storage_data[15]_i_7_n_0 ),
        .I3(\storage_data[15]_i_8_n_0 ),
        .I4(\storage_data[15]_i_9_n_0 ),
        .I5(\storage_data[15]_i_3_0 [1]),
        .O(\storage_data[20]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF9FF99F9)) 
    \storage_data[20]_i_2 
       (.I0(\storage_data[15]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\storage_data[20]_i_5_n_0 ),
        .I4(\storage_data[20]_i_6_n_0 ),
        .O(\storage_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000105175F7)) 
    \storage_data[20]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\storage_data[20]_i_7_n_0 ),
        .I3(\storage_data[20]_i_8_n_0 ),
        .I4(\storage_data[20]_i_6_n_0 ),
        .I5(\storage_data[20]_i_9_n_0 ),
        .O(\storage_data[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFFDFD40)) 
    \storage_data[20]_i_4 
       (.I0(\storage_data[20]_i_7_n_0 ),
        .I1(\storage_data[20]_i_8_n_0 ),
        .I2(Q[2]),
        .I3(\storage_data[20]_i_6_n_0 ),
        .I4(Q[3]),
        .O(\storage_data[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h50520155FAFB57FF)) 
    \storage_data[20]_i_5 
       (.I0(\storage_data[20]_i_10_n_0 ),
        .I1(Q[0]),
        .I2(\storage_data[15]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(\storage_data[20]_i_11_n_0 ),
        .I5(Q[2]),
        .O(\storage_data[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFCCFECC)) 
    \storage_data[20]_i_6 
       (.I0(\storage_data[15]_i_3_0 [2]),
        .I1(\storage_data[15]_i_11_n_0 ),
        .I2(\storage_data[15]_i_3_0 [1]),
        .I3(\storage_data[15]_i_3_0 [3]),
        .I4(\storage_data[15]_i_3_0 [0]),
        .O(\storage_data[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h10770357)) 
    \storage_data[20]_i_7 
       (.I0(Q[0]),
        .I1(\storage_data[15]_i_11_n_0 ),
        .I2(\storage_data[15]_i_10_n_0 ),
        .I3(Q[1]),
        .I4(\storage_data[15]_i_3_0 [1]),
        .O(\storage_data[20]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFAAEEBA)) 
    \storage_data[20]_i_8 
       (.I0(\storage_data[15]_i_11_n_0 ),
        .I1(\storage_data[15]_i_3_0 [0]),
        .I2(\storage_data[15]_i_3_0 [3]),
        .I3(\storage_data[15]_i_3_0 [2]),
        .I4(\storage_data[15]_i_3_0 [1]),
        .O(\storage_data[20]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hC6C5393A)) 
    \storage_data[20]_i_9 
       (.I0(\storage_data[15]_i_3_0 [1]),
        .I1(Q[0]),
        .I2(\storage_data[15]_i_11_n_0 ),
        .I3(\storage_data[15]_i_10_n_0 ),
        .I4(Q[1]),
        .O(\storage_data[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[21]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[21]));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[22]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_tstrb_fifo_rdy),
        .O(sig_valid_fifo_ld12_out));
  LUT6 #(
    .INIT(64'h0000000B000B000B)) 
    \storage_data[2]_i_1 
       (.I0(\storage_data[5]_i_2_n_0 ),
        .I1(\storage_data[20]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(sig_stbgen_tstrb[2]));
  LUT6 #(
    .INIT(64'h000000000000FFBA)) 
    \storage_data[3]_i_1 
       (.I0(\storage_data[11]_i_2_n_0 ),
        .I1(\storage_data[20]_i_3_n_0 ),
        .I2(\storage_data[20]_i_2_n_0 ),
        .I3(\storage_data[11]_i_3_n_0 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(sig_stbgen_tstrb[3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h0000222A)) 
    \storage_data[4]_i_1 
       (.I0(\storage_data[5]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(sig_stbgen_tstrb[4]));
  LUT6 #(
    .INIT(64'h000000E000E000E0)) 
    \storage_data[5]_i_1 
       (.I0(\storage_data[13]_i_2_n_0 ),
        .I1(\storage_data[7]_i_3_n_0 ),
        .I2(\storage_data[5]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(sig_stbgen_tstrb[5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \storage_data[5]_i_2 
       (.I0(Q[3]),
        .I1(\storage_data[20]_i_6_n_0 ),
        .I2(Q[2]),
        .I3(\storage_data[20]_i_8_n_0 ),
        .I4(\storage_data[20]_i_7_n_0 ),
        .O(\storage_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F1F1F1)) 
    \storage_data[6]_i_1 
       (.I0(\storage_data[20]_i_3_n_0 ),
        .I1(\storage_data[7]_i_2_n_0 ),
        .I2(\storage_data[11]_i_3_n_0 ),
        .I3(\storage_data[6]_i_2_n_0 ),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(sig_stbgen_tstrb[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\storage_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F1F1F100)) 
    \storage_data[7]_i_1 
       (.I0(\storage_data[20]_i_3_n_0 ),
        .I1(\storage_data[7]_i_2_n_0 ),
        .I2(\storage_data[11]_i_3_n_0 ),
        .I3(\storage_data[20]_i_2_n_0 ),
        .I4(\storage_data[7]_i_3_n_0 ),
        .I5(Q[3]),
        .O(sig_stbgen_tstrb[7]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h10070110)) 
    \storage_data[7]_i_2 
       (.I0(Q[3]),
        .I1(\storage_data[20]_i_6_n_0 ),
        .I2(Q[2]),
        .I3(\storage_data[20]_i_8_n_0 ),
        .I4(\storage_data[20]_i_7_n_0 ),
        .O(\storage_data[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \storage_data[7]_i_3 
       (.I0(Q[2]),
        .I1(\storage_data[20]_i_7_n_0 ),
        .I2(\storage_data[20]_i_8_n_0 ),
        .I3(\storage_data[20]_i_6_n_0 ),
        .I4(Q[3]),
        .O(\storage_data[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h01FF0000)) 
    \storage_data[8]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\storage_data[11]_i_3_n_0 ),
        .O(sig_stbgen_tstrb[8]));
  LUT6 #(
    .INIT(64'h000EEEEE00000000)) 
    \storage_data[9]_i_1 
       (.I0(\storage_data[13]_i_2_n_0 ),
        .I1(\storage_data[11]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\storage_data[11]_i_3_n_0 ),
        .O(sig_stbgen_tstrb[9]));
  FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_start_vect ),
        .Q(din[0]),
        .R(1'b0));
  FDRE \storage_data_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[10]),
        .Q(din[10]),
        .R(1'b0));
  FDRE \storage_data_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[11]),
        .Q(din[11]),
        .R(1'b0));
  FDRE \storage_data_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[12]),
        .Q(din[12]),
        .R(1'b0));
  FDRE \storage_data_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[13]),
        .Q(din[13]),
        .R(1'b0));
  FDRE \storage_data_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[14]),
        .Q(din[14]),
        .R(1'b0));
  FDRE \storage_data_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_end_vect ),
        .Q(din[15]),
        .R(1'b0));
  FDSE \storage_data_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data_reg[19]_0 [0]),
        .Q(din[16]),
        .S(\storage_data[19]_i_1_n_0 ));
  FDSE \storage_data_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data_reg[19]_0 [1]),
        .Q(din[17]),
        .S(\storage_data[19]_i_1_n_0 ));
  FDSE \storage_data_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data_reg[19]_0 [2]),
        .Q(din[18]),
        .S(\storage_data[19]_i_1_n_0 ));
  FDSE \storage_data_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data_reg[19]_0 [3]),
        .Q(din[19]),
        .S(\storage_data[19]_i_1_n_0 ));
  FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[1]),
        .Q(din[1]),
        .R(1'b0));
  FDRE \storage_data_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[20]),
        .Q(din[20]),
        .R(1'b0));
  FDRE \storage_data_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[21]),
        .Q(din[21]),
        .R(1'b0));
  FDRE \storage_data_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(din[22]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[2]),
        .Q(din[2]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[3]),
        .Q(din[3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[4]),
        .Q(din[4]),
        .R(1'b0));
  FDRE \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[5]),
        .Q(din[5]),
        .R(1'b0));
  FDRE \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[6]),
        .Q(din[6]),
        .R(1'b0));
  FDRE \storage_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[7]),
        .Q(din[7]),
        .R(1'b0));
  FDRE \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[8]),
        .Q(din[8]),
        .R(1'b0));
  FDRE \storage_data_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[9]),
        .Q(din[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_strb_gen2
   (D,
    out);
  output [11:0]D;
  input [3:0]out;

  wire [11:0]D;
  wire [3:0]out;

  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h0F7F)) 
    \sig_next_strt_strb_reg[10]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(out[2]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_next_strt_strb_reg[11]_i_1 
       (.I0(out[2]),
        .I1(out[3]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_next_strt_strb_reg[13]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[3]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_next_strt_strb_reg[14]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(out[2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_next_strt_strb_reg[1]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \sig_next_strt_strb_reg[2]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(out[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_next_strt_strb_reg[3]_i_1 
       (.I0(out[2]),
        .I1(out[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \sig_next_strt_strb_reg[4]_i_1 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \sig_next_strt_strb_reg[5]_i_1 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \sig_next_strt_strb_reg[6]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[3]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \sig_next_strt_strb_reg[8]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[3]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sig_next_strt_strb_reg[9]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[3]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_wr_status_cntl
   (sig_init_reg,
    FIFO_Full_reg,
    sig_halt_reg,
    wsc2stat_status_valid,
    wsc2stat_status,
    sig_wdc_status_going_full,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    sig_init_reg_reg_4,
    SR,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bready,
    sig_wsc2rst_stop_cmplt,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg_reg_0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_init_done_0,
    out,
    sig_init_done_1,
    sig_s_ready_dup_reg,
    s2mm_strm_wready,
    sig_s_ready_dup_reg_0,
    sig_psm_pop_input_cmd,
    \sig_realigner_btt2_reg[16] ,
    sig_csm_pop_child_cmd,
    m_axi_s2mm_bresp,
    in,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    sig_addr2wsc_calc_error);
  output sig_init_reg;
  output FIFO_Full_reg;
  output sig_halt_reg;
  output wsc2stat_status_valid;
  output [30:0]wsc2stat_status;
  output sig_wdc_status_going_full;
  output sig_init_reg_reg;
  output sig_init_reg_reg_0;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output [0:0]sig_init_reg_reg_3;
  output [0:0]sig_init_reg_reg_4;
  output [0:0]SR;
  output sig_inhibit_rdy_n;
  output m_axi_s2mm_bready;
  output sig_wsc2rst_stop_cmplt;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg_reg_0;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_init_done_0;
  input out;
  input sig_init_done_1;
  input sig_s_ready_dup_reg;
  input s2mm_strm_wready;
  input sig_s_ready_dup_reg_0;
  input sig_psm_pop_input_cmd;
  input \sig_realigner_btt2_reg[16] ;
  input sig_csm_pop_child_cmd;
  input [1:0]m_axi_s2mm_bresp;
  input [28:0]in;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input sig_addr2wsc_calc_error;

  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_38 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_40 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire I_WRESP_STATUS_FIFO_n_15;
  wire I_WRESP_STATUS_FIFO_n_17;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_6;
  wire I_WRESP_STATUS_FIFO_n_7;
  wire I_WRESP_STATUS_FIFO_n_8;
  wire [0:0]SR;
  wire [28:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_0_in;
  wire p_4_out;
  wire s2mm_strm_wready;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_csm_pop_child_cmd;
  wire sig_data2wsc_valid;
  wire [32:4]sig_dcntl_sfifo_out;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire [0:0]sig_init_reg_reg_3;
  wire [0:0]sig_init_reg_reg_4;
  wire sig_psm_pop_input_cmd;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire \sig_realigner_btt2_reg[16] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_dup_reg_0;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2rst_stop_cmplt;
  wire [30:0]wsc2stat_status;
  wire wsc2stat_status_valid;

  CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized2 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_38 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sig_rd_empty),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_40 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (sig_wresp_sfifo_out),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34 ),
        .Q(sig_wdc_statcnt_reg),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_dcntl_sfifo_out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done_2),
        .sig_init_done_reg_0(I_WRESP_STATUS_FIFO_n_17),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status[2:0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(wsc2stat_status[4]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(wsc2stat_status[14]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(wsc2stat_status[15]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(wsc2stat_status[16]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(wsc2stat_status[17]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(wsc2stat_status[18]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[21]),
        .Q(wsc2stat_status[19]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[22]),
        .Q(wsc2stat_status[20]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[23]),
        .Q(wsc2stat_status[21]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[24]),
        .Q(wsc2stat_status[22]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[25]),
        .Q(wsc2stat_status[23]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(wsc2stat_status[5]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[26]),
        .Q(wsc2stat_status[24]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[27]),
        .Q(wsc2stat_status[25]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[28]),
        .Q(wsc2stat_status[26]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[29]),
        .Q(wsc2stat_status[27]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[30]),
        .Q(wsc2stat_status[28]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[31]),
        .Q(wsc2stat_status[29]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(wsc2stat_status[6]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(wsc2stat_status[7]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(wsc2stat_status[8]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(wsc2stat_status[9]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(wsc2stat_status[10]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(wsc2stat_status[11]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(wsc2stat_status[12]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(wsc2stat_status[13]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(wsc2stat_status[1]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[32]),
        .Q(wsc2stat_status[30]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(wsc2stat_status[0]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_40 ),
        .Q(wsc2stat_status[3]),
        .S(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_0_in),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(wsc2stat_status_valid),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(wsc2stat_status[2]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_6,I_WRESP_STATUS_FIFO_n_7,I_WRESP_STATUS_FIFO_n_8}),
        .E(I_WRESP_STATUS_FIFO_n_15),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_3),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_5),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (sig_dcntl_sfifo_out[4]),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .Q(sig_addr_posted_cntr_reg),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_wresp_sfifo_out),
        .s2mm_strm_wready(s2mm_strm_wready),
        .\sig_addr_posted_cntr_reg[3] (out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg_reg_0(sig_init_reg),
        .sig_init_reg_reg_1(sig_init_reg_reg),
        .sig_init_reg_reg_2(sig_init_reg_reg_0),
        .sig_init_reg_reg_3(sig_init_reg_reg_1),
        .sig_init_reg_reg_4(sig_init_reg_reg_2),
        .sig_init_reg_reg_5(sig_init_reg_reg_3),
        .sig_init_reg_reg_6(sig_init_reg_reg_4),
        .sig_init_reg_reg_7(I_WRESP_STATUS_FIFO_n_17),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .\sig_realigner_btt2_reg[16] (\sig_realigner_btt2_reg[16] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_dup_reg_0(sig_s_ready_dup_reg_0),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status[2:1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_15),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_15),
        .D(I_WRESP_STATUS_FIFO_n_8),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_15),
        .D(I_WRESP_STATUS_FIFO_n_7),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_15),
        .D(I_WRESP_STATUS_FIFO_n_6),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0004000100000000)) 
    sig_halt_cmplt_i_2
       (.I0(sig_addr_posted_cntr_reg[1]),
        .I1(sig_addr_posted_cntr_reg[0]),
        .I2(sig_addr_posted_cntr_reg[2]),
        .I3(sig_addr_posted_cntr_reg[3]),
        .I4(sig_addr2wsc_calc_error),
        .I5(sig_halt_reg_dly3),
        .O(sig_wsc2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_0),
        .Q(sig_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_38 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_38 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_38 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_38 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg[3]),
        .I1(sig_wdc_statcnt_reg[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module CNNA_BD_axi_dma_0_0_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_data2addr_stop_req,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2wsc_valid,
    in,
    sig_init_done,
    sig_sready_stop_reg_reg,
    sig_halt_reg_dly3_reg_0,
    sig_wdc2ibtt_tready,
    sig_inhibit_rdy_n,
    sig_data2skid_wvalid,
    sig_data2rst_stop_cmplt,
    sig_data2skid_wlast,
    sig_single_dbeat_reg_0,
    E,
    sig_last_skid_mux_out,
    sig_inhibit_rdy_n_reg,
    \sig_strb_skid_reg_reg[15] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg_reg_0,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    sig_init_done_reg,
    sig_inhibit_rdy_n_0,
    sig_push_to_wsc_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stop_request,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ,
    p_11_out,
    sig_stat2wsc_status_ready,
    wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_0,
    out,
    sig_ibtt2wdc_tlast,
    sig_last_reg_out_reg,
    sig_last_reg_out_reg_0,
    sig_last_skid_reg,
    sig_csm_ld_xfer,
    sig_next_calc_error_reg_reg_0,
    Q);
  output FIFO_Full_reg;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2wsc_valid;
  output [28:0]in;
  output sig_init_done;
  output sig_sready_stop_reg_reg;
  output sig_halt_reg_dly3_reg_0;
  output sig_wdc2ibtt_tready;
  output sig_inhibit_rdy_n;
  output sig_data2skid_wvalid;
  output sig_data2rst_stop_cmplt;
  output sig_data2skid_wlast;
  output [15:0]sig_single_dbeat_reg_0;
  output [0:0]E;
  output sig_last_skid_mux_out;
  output sig_inhibit_rdy_n_reg;
  output [15:0]\sig_strb_skid_reg_reg[15] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg_reg_0;
  input [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  input sig_init_done_reg;
  input sig_inhibit_rdy_n_0;
  input sig_push_to_wsc_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stop_request;
  input \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ;
  input [4:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  input p_11_out;
  input sig_stat2wsc_status_ready;
  input wsc2stat_status_valid;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_0;
  input out;
  input sig_ibtt2wdc_tlast;
  input sig_last_reg_out_reg;
  input sig_last_reg_out_reg_0;
  input sig_last_skid_reg;
  input sig_csm_ld_xfer;
  input [14:0]sig_next_calc_error_reg_reg_0;
  input [15:0]Q;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_9_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[23]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[23]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[23]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[23]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[23]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[23]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[23]_i_8_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[23]_i_9_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[25]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[25]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_10_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_11_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_12_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_13_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_14_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_15_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_8_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_9_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_10 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_11 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_12 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_13 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_14 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_15 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_8 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_9 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_10 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_11 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_12 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_13 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_14 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_15 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_8 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_9 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_n_14 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_n_15 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_n_7 ;
  wire [4:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_10 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_11 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_12 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_13 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_14 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_15 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_8 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_9 ;
  wire [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [15:0]Q;
  wire [28:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [14:1]p_0_out;
  wire p_11_out;
  wire p_5_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1__0_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_2_n_0 ;
  wire [52:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_ld_xfer;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire sig_dbeat_cntr_eq_0;
  wire sig_dbeat_cntr_eq_1;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg_n_0;
  wire sig_good_mmap_dbeat12_out;
  wire sig_good_strm_dbeat11_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg_0;
  wire sig_halt_reg_reg_0;
  wire sig_ibtt2wdc_tlast;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat3_out;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_i_6_n_0;
  wire sig_last_dbeat_i_7_n_0;
  wire sig_last_dbeat_i_9_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3_n_0;
  wire [14:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [15:0]sig_next_strt_strb_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc_i_1_n_0;
  wire sig_push_to_wsc_reg_0;
  wire sig_set_push2wsc;
  wire sig_single_dbeat2_out;
  wire [15:0]sig_single_dbeat_reg_0;
  wire sig_single_dbeat_reg_n_0;
  wire sig_sready_stop_reg_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_request;
  wire \sig_strb_reg_out[15]_i_3_n_0 ;
  wire [15:0]\sig_strb_skid_reg_reg[15] ;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire sig_wdc_status_going_full;
  wire wsc2stat_status_valid;
  wire [7:1]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_O_UNCONNECTED ;

  CNNA_BD_axi_dma_0_0_axi_datamover_fifo__parameterized6 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_INDET_BTT.lsig_eop_reg_i_2 (sig_halt_reg_dly3),
        .\GEN_INDET_BTT.lsig_eop_reg_i_2_0 (sig_addr_posted_cntr),
        .Q(sig_dbeat_cntr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[52:50],sig_cmd_fifo_data_out[7:4]}),
        .p_11_out(p_11_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .sig_csm_ld_xfer(sig_csm_ld_xfer),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .sig_dbeat_cntr_eq_1(sig_dbeat_cntr_eq_1),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .\sig_dbeat_cntr_reg[7] ({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 }),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_n_0),
        .sig_dqual_reg_empty_reg_0(sig_data2addr_stop_req),
        .sig_dqual_reg_empty_reg_1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_last_dbeat_i_3_n_0),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_good_mmap_dbeat12_out(sig_good_mmap_dbeat12_out),
        .sig_halt_reg_dly3_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat3_out(sig_last_dbeat3_out),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_7(out),
        .sig_next_calc_error_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_i_3_n_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_single_dbeat2_out(sig_single_dbeat2_out),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .wsc2stat_status_valid(wsc2stat_status_valid));
  CNNA_BD_axi_dma_0_0_axi_datamover_strb_gen2 \GEN_INDET_BTT.I_STRT_STRB_GEN 
       (.D({p_0_out[14:13],p_0_out[11:8],p_0_out[6:1]}),
        .out(sig_cmd_fifo_data_out[7:4]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[17]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[16]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[15]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[14]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[13]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[12]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[11]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_9 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[10]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_2 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[25]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[24]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[23]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[22]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_6 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[21]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_7 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[20]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_8 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[19]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[23]_i_9 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[18]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[25]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[27]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[25]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[26]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h70FF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(lsig_end_of_cmd_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_10 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[7]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_11 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[6]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [4]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_12 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[5]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [3]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_13 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[4]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [2]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_14 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[3]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [1]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_15 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[2]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [0]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [4]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [3]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [2]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [1]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 [0]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_8 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[9]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_9 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[8]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_15 ),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_13 ),
        .Q(in[12]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_12 ),
        .Q(in[13]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_11 ),
        .Q(in[14]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_10 ),
        .Q(in[15]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_9 ),
        .Q(in[16]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_8 ),
        .Q(in[17]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  CARRY8 \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_8 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_9 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_10 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_11 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_12 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_13 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_15 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_15 ),
        .Q(in[18]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_14 ),
        .Q(in[19]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_13 ),
        .Q(in[20]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_12 ),
        .Q(in[21]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_14 ),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_11 ),
        .Q(in[22]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_10 ),
        .Q(in[23]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_9 ),
        .Q(in[24]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_8 ),
        .Q(in[25]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  CARRY8 \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_3 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_8 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_9 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_10 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_11 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_12 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_13 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_15 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[23]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[23]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[23]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[23]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[23]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[23]_i_7_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[23]_i_8_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[23]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_n_15 ),
        .Q(in[26]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_n_14 ),
        .Q(in[27]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  CARRY8 \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_CO_UNCONNECTED [7:1],\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_O_UNCONNECTED [7:2],\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_2_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\GEN_INDET_BTT.lsig_byte_cntr[25]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[25]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_13 ),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_12 ),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_11 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_10 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_9 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_8 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY8 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0 }),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_8 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_9 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_10 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_11 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_12 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_13 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_14 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_15 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[7]_i_8_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_9_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_10_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_11_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_12_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_13_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_14_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_15 ),
        .Q(in[10]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_14 ),
        .Q(in[11]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(sig_ibtt2wdc_tlast),
        .O(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(p_5_out),
        .Q(lsig_end_of_cmd_reg),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .O(sig_good_strm_dbeat11_out));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_2 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_data2addr_stop_req),
        .O(sig_wdc2ibtt_tready));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat11_out),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [16]),
        .Q(lsig_eop_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hC3C3BCC3)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FE7F00)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hE1E1F8E1)) 
    \sig_addr_posted_cntr[2]_i_2 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[0]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[2]_i_2_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_set_push2wsc),
        .D(sig_next_calc_error_reg),
        .Q(in[0]),
        .R(sig_push_to_wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_set_push2wsc),
        .D(sig_next_cmd_cmplt_reg),
        .Q(in[1]),
        .R(sig_push_to_wsc_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[132]_i_1 
       (.I0(sig_wdc2ibtt_tready),
        .I1(sig_last_reg_out_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[3]),
        .I5(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hFF010000)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_halt_reg_dly3),
        .O(sig_data2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    sig_last_dbeat_i_3
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[3]),
        .I4(sig_last_dbeat_i_6_n_0),
        .I5(sig_last_dbeat_i_7_n_0),
        .O(sig_last_dbeat_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_last_dbeat_i_9_n_0),
        .O(sig_dbeat_cntr_eq_1));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_last_dbeat_i_6
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[5]),
        .O(sig_last_dbeat_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_last_dbeat_i_7
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .O(sig_last_dbeat_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_last_dbeat_i_9
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .O(sig_last_dbeat_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .D(sig_last_dbeat3_out),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    sig_last_reg_out_i_1
       (.I0(sig_dbeat_cntr_eq_0),
        .I1(sig_dqual_reg_full),
        .I2(sig_last_reg_out_reg_0),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_last_reg_out_i_2
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[3]),
        .I5(\sig_dbeat_cntr[5]_i_2_n_0 ),
        .O(sig_dbeat_cntr_eq_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_skid_reg_i_1
       (.I0(sig_dbeat_cntr_eq_0),
        .I1(sig_dqual_reg_full),
        .O(sig_data2skid_wlast));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E00000)) 
    sig_m_valid_dup_i_2
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0 ),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .O(sig_data2skid_wvalid));
  LUT2 #(
    .INIT(4'h7)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_dbeat_cntr_eq_0),
        .I1(sig_good_mmap_dbeat12_out),
        .O(sig_next_calc_error_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[52]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[51]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[50]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[10]),
        .Q(sig_next_strt_strb_reg[10]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[11]),
        .Q(sig_next_strt_strb_reg[11]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_next_strt_strb_reg[12]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[13]),
        .Q(sig_next_strt_strb_reg[13]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[14]),
        .Q(sig_next_strt_strb_reg[14]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_next_strt_strb_reg[15]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[3]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[4]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[5]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[6]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[8]),
        .Q(sig_next_strt_strb_reg[8]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[9]),
        .Q(sig_next_strt_strb_reg[9]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_push_err2wsc_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_push_err2wsc),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_next_calc_error_reg),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00200000FFFFFFFF)) 
    sig_push_to_wsc_i_1
       (.I0(sig_next_calc_error_reg_i_3_n_0),
        .I1(sig_push_err2wsc),
        .I2(sig_inhibit_rdy_n_0),
        .I3(sig_push_to_wsc_reg_0),
        .I4(sig_data2wsc_valid),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_push_to_wsc_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sig_push_to_wsc_i_2
       (.I0(sig_push_err2wsc),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .O(sig_set_push2wsc));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_set_push2wsc),
        .D(sig_set_push2wsc),
        .Q(sig_data2wsc_valid),
        .R(sig_push_to_wsc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    sig_s_ready_dup_i_3
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_stop_request),
        .O(sig_halt_reg_dly3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .D(sig_single_dbeat2_out),
        .Q(sig_single_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    sig_sready_stop_reg_i_1
       (.I0(sig_stop_request),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .O(sig_sready_stop_reg_reg));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(Q[0]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [0]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[0]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[10]_i_1 
       (.I0(Q[10]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [10]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[10]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [10]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[11]_i_1 
       (.I0(Q[11]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [11]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[11]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [11]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[12]_i_1 
       (.I0(Q[12]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [12]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[12]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [12]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[13]_i_1 
       (.I0(Q[13]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [13]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[13]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [13]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[14]_i_1 
       (.I0(Q[14]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [14]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[14]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [14]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[15]_i_2 
       (.I0(Q[15]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [15]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[15]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \sig_strb_reg_out[15]_i_3 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(sig_first_dbeat_reg_n_0),
        .O(\sig_strb_reg_out[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(Q[1]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [1]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[1]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [1]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(Q[2]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [2]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[2]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [2]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(Q[3]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [3]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[3]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [3]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(Q[4]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [4]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[4]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [4]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(Q[5]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [5]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[5]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [5]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(Q[6]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [6]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[6]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [6]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(Q[7]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [7]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[7]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [7]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[8]_i_1 
       (.I0(Q[8]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [8]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[8]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [8]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[9]_i_1 
       (.I0(Q[9]),
        .I1(\sig_strb_reg_out[15]_i_3_n_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [9]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[9]),
        .I5(sig_last_reg_out_reg_0),
        .O(\sig_strb_skid_reg_reg[15] [9]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [0]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[0]),
        .O(sig_single_dbeat_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[10]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [10]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[10]),
        .O(sig_single_dbeat_reg_0[10]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[11]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [11]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[11]),
        .O(sig_single_dbeat_reg_0[11]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[12]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [12]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[12]),
        .O(sig_single_dbeat_reg_0[12]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[13]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [13]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[13]),
        .O(sig_single_dbeat_reg_0[13]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[14]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [14]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[14]),
        .O(sig_single_dbeat_reg_0[14]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[15]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [15]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[15]),
        .O(sig_single_dbeat_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [1]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[1]),
        .O(sig_single_dbeat_reg_0[1]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [2]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[2]),
        .O(sig_single_dbeat_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [3]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[3]),
        .O(sig_single_dbeat_reg_0[3]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [4]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[4]),
        .O(sig_single_dbeat_reg_0[4]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [5]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[5]),
        .O(sig_single_dbeat_reg_0[5]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [6]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[6]),
        .O(sig_single_dbeat_reg_0[6]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [7]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[7]),
        .O(sig_single_dbeat_reg_0[7]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[8]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [8]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[8]),
        .O(sig_single_dbeat_reg_0[8]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[9]_i_1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [9]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[9]),
        .O(sig_single_dbeat_reg_0[9]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) (* C_FAMILY = "zynquplus" *) 
(* C_INCLUDE_MM2S = "0" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "1" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "1" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INCREASE_THROUGHPUT = "0" *) (* C_INSTANCE = "axi_dma" *) 
(* C_MICRO_DMA = "0" *) (* C_MM2S_BURST_SIZE = "16" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
(* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "128" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
(* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_MM2S_CHANNELS = "1" *) (* C_NUM_S2MM_CHANNELS = "1" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_S2MM_BURST_SIZE = "256" *) (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
(* C_SG_LENGTH_WIDTH = "26" *) (* C_SG_USE_STSAPP_LENGTH = "0" *) (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "128" *) (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* ORIG_REF_NAME = "axi_dma" *) (* downgradeipidentifiedwarnings = "yes" *) 
module CNNA_BD_axi_dma_0_0_axi_dma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [3:0]m_axis_mm2s_tuser;
  output [4:0]m_axis_mm2s_tid;
  output [4:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [127:0]m_axi_s2mm_wdata;
  output [15:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [127:0]s_axis_s2mm_tdata;
  input [15:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tuser;
  input [4:0]s_axis_s2mm_tid;
  input [4:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ;
  wire [26:26]\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_1_out__0 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_12 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_41 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9 ;
  wire I_AXI_DMA_REG_MODULE_n_10;
  wire I_AXI_DMA_REG_MODULE_n_11;
  wire I_AXI_DMA_REG_MODULE_n_15;
  wire I_AXI_DMA_REG_MODULE_n_9;
  wire I_PRMRY_DATAMOVER_n_10;
  wire I_PRMRY_DATAMOVER_n_11;
  wire I_PRMRY_DATAMOVER_n_12;
  wire I_PRMRY_DATAMOVER_n_13;
  wire I_PRMRY_DATAMOVER_n_14;
  wire I_PRMRY_DATAMOVER_n_15;
  wire I_PRMRY_DATAMOVER_n_16;
  wire I_PRMRY_DATAMOVER_n_17;
  wire I_PRMRY_DATAMOVER_n_18;
  wire I_PRMRY_DATAMOVER_n_19;
  wire I_PRMRY_DATAMOVER_n_20;
  wire I_PRMRY_DATAMOVER_n_21;
  wire I_PRMRY_DATAMOVER_n_22;
  wire I_PRMRY_DATAMOVER_n_23;
  wire I_PRMRY_DATAMOVER_n_24;
  wire I_PRMRY_DATAMOVER_n_25;
  wire I_PRMRY_DATAMOVER_n_26;
  wire I_PRMRY_DATAMOVER_n_27;
  wire I_PRMRY_DATAMOVER_n_28;
  wire I_PRMRY_DATAMOVER_n_29;
  wire I_PRMRY_DATAMOVER_n_3;
  wire I_PRMRY_DATAMOVER_n_30;
  wire I_PRMRY_DATAMOVER_n_31;
  wire I_PRMRY_DATAMOVER_n_32;
  wire I_PRMRY_DATAMOVER_n_33;
  wire I_PRMRY_DATAMOVER_n_7;
  wire I_PRMRY_DATAMOVER_n_8;
  wire I_PRMRY_DATAMOVER_n_9;
  wire I_RST_MODULE_n_10;
  wire I_RST_MODULE_n_9;
  wire [5:2]\^axi_dma_tstvec ;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire dma_s2mm_error;
  wire idle;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [2:2]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [127:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [15:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aresetn;
  wire m_axis_s2mm_sts_tvalid_int;
  wire p_11_out;
  wire p_12_out;
  wire [25:0]p_2_in;
  wire p_2_out;
  wire [22:22]p_2_out_0;
  wire [66:0]p_3_out;
  wire p_4_out;
  wire p_7_out;
  wire [31:0]s2mm_da;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire [25:0]s2mm_length;
  wire s2mm_length_wren;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_cmd_tready;
  wire [127:0]s_axis_s2mm_tdata;
  wire [15:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire soft_reset;
  wire soft_reset_clr;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5] = \^axi_dma_tstvec [5];
  assign axi_dma_tstvec[4] = \<const0> ;
  assign axi_dma_tstvec[3:2] = \^axi_dma_tstvec [3:2];
  assign axi_dma_tstvec[1] = \<const0> ;
  assign axi_dma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_araddr[31] = \<const0> ;
  assign m_axi_mm2s_araddr[30] = \<const0> ;
  assign m_axi_mm2s_araddr[29] = \<const0> ;
  assign m_axi_mm2s_araddr[28] = \<const0> ;
  assign m_axi_mm2s_araddr[27] = \<const0> ;
  assign m_axi_mm2s_araddr[26] = \<const0> ;
  assign m_axi_mm2s_araddr[25] = \<const0> ;
  assign m_axi_mm2s_araddr[24] = \<const0> ;
  assign m_axi_mm2s_araddr[23] = \<const0> ;
  assign m_axi_mm2s_araddr[22] = \<const0> ;
  assign m_axi_mm2s_araddr[21] = \<const0> ;
  assign m_axi_mm2s_araddr[20] = \<const0> ;
  assign m_axi_mm2s_araddr[19] = \<const0> ;
  assign m_axi_mm2s_araddr[18] = \<const0> ;
  assign m_axi_mm2s_araddr[17] = \<const0> ;
  assign m_axi_mm2s_araddr[16] = \<const0> ;
  assign m_axi_mm2s_araddr[15] = \<const0> ;
  assign m_axi_mm2s_araddr[14] = \<const0> ;
  assign m_axi_mm2s_araddr[13] = \<const0> ;
  assign m_axi_mm2s_araddr[12] = \<const0> ;
  assign m_axi_mm2s_araddr[11] = \<const0> ;
  assign m_axi_mm2s_araddr[10] = \<const0> ;
  assign m_axi_mm2s_araddr[9] = \<const0> ;
  assign m_axi_mm2s_araddr[8] = \<const0> ;
  assign m_axi_mm2s_araddr[7] = \<const0> ;
  assign m_axi_mm2s_araddr[6] = \<const0> ;
  assign m_axi_mm2s_araddr[5] = \<const0> ;
  assign m_axi_mm2s_araddr[4] = \<const0> ;
  assign m_axi_mm2s_araddr[3] = \<const0> ;
  assign m_axi_mm2s_araddr[2] = \<const0> ;
  assign m_axi_mm2s_araddr[1] = \<const0> ;
  assign m_axi_mm2s_araddr[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \<const0> ;
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2] = \<const0> ;
  assign m_axi_mm2s_arlen[1] = \<const0> ;
  assign m_axi_mm2s_arlen[0] = \<const0> ;
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \<const0> ;
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_mm2s_arvalid = \<const0> ;
  assign m_axi_mm2s_rready = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \^m_axi_s2mm_awsize [2];
  assign m_axi_s2mm_awsize[1] = \<const0> ;
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_aruser[3] = \<const0> ;
  assign m_axi_sg_aruser[2] = \<const0> ;
  assign m_axi_sg_aruser[1] = \<const0> ;
  assign m_axi_sg_aruser[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_awaddr[31] = \<const0> ;
  assign m_axi_sg_awaddr[30] = \<const0> ;
  assign m_axi_sg_awaddr[29] = \<const0> ;
  assign m_axi_sg_awaddr[28] = \<const0> ;
  assign m_axi_sg_awaddr[27] = \<const0> ;
  assign m_axi_sg_awaddr[26] = \<const0> ;
  assign m_axi_sg_awaddr[25] = \<const0> ;
  assign m_axi_sg_awaddr[24] = \<const0> ;
  assign m_axi_sg_awaddr[23] = \<const0> ;
  assign m_axi_sg_awaddr[22] = \<const0> ;
  assign m_axi_sg_awaddr[21] = \<const0> ;
  assign m_axi_sg_awaddr[20] = \<const0> ;
  assign m_axi_sg_awaddr[19] = \<const0> ;
  assign m_axi_sg_awaddr[18] = \<const0> ;
  assign m_axi_sg_awaddr[17] = \<const0> ;
  assign m_axi_sg_awaddr[16] = \<const0> ;
  assign m_axi_sg_awaddr[15] = \<const0> ;
  assign m_axi_sg_awaddr[14] = \<const0> ;
  assign m_axi_sg_awaddr[13] = \<const0> ;
  assign m_axi_sg_awaddr[12] = \<const0> ;
  assign m_axi_sg_awaddr[11] = \<const0> ;
  assign m_axi_sg_awaddr[10] = \<const0> ;
  assign m_axi_sg_awaddr[9] = \<const0> ;
  assign m_axi_sg_awaddr[8] = \<const0> ;
  assign m_axi_sg_awaddr[7] = \<const0> ;
  assign m_axi_sg_awaddr[6] = \<const0> ;
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4] = \<const0> ;
  assign m_axi_sg_awaddr[3] = \<const0> ;
  assign m_axi_sg_awaddr[2] = \<const0> ;
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \<const0> ;
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const0> ;
  assign m_axi_sg_awcache[0] = \<const0> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \<const0> ;
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_awuser[3] = \<const0> ;
  assign m_axi_sg_awuser[2] = \<const0> ;
  assign m_axi_sg_awuser[1] = \<const0> ;
  assign m_axi_sg_awuser[0] = \<const0> ;
  assign m_axi_sg_awvalid = \<const0> ;
  assign m_axi_sg_bready = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign m_axi_sg_wdata[31] = \<const0> ;
  assign m_axi_sg_wdata[30] = \<const0> ;
  assign m_axi_sg_wdata[29] = \<const0> ;
  assign m_axi_sg_wdata[28] = \<const0> ;
  assign m_axi_sg_wdata[27] = \<const0> ;
  assign m_axi_sg_wdata[26] = \<const0> ;
  assign m_axi_sg_wdata[25] = \<const0> ;
  assign m_axi_sg_wdata[24] = \<const0> ;
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22] = \<const0> ;
  assign m_axi_sg_wdata[21] = \<const0> ;
  assign m_axi_sg_wdata[20] = \<const0> ;
  assign m_axi_sg_wdata[19] = \<const0> ;
  assign m_axi_sg_wdata[18] = \<const0> ;
  assign m_axi_sg_wdata[17] = \<const0> ;
  assign m_axi_sg_wdata[16] = \<const0> ;
  assign m_axi_sg_wdata[15] = \<const0> ;
  assign m_axi_sg_wdata[14] = \<const0> ;
  assign m_axi_sg_wdata[13] = \<const0> ;
  assign m_axi_sg_wdata[12] = \<const0> ;
  assign m_axi_sg_wdata[11] = \<const0> ;
  assign m_axi_sg_wdata[10] = \<const0> ;
  assign m_axi_sg_wdata[9] = \<const0> ;
  assign m_axi_sg_wdata[8] = \<const0> ;
  assign m_axi_sg_wdata[7] = \<const0> ;
  assign m_axi_sg_wdata[6] = \<const0> ;
  assign m_axi_sg_wdata[5] = \<const0> ;
  assign m_axi_sg_wdata[4] = \<const0> ;
  assign m_axi_sg_wdata[3] = \<const0> ;
  assign m_axi_sg_wdata[2] = \<const0> ;
  assign m_axi_sg_wdata[1] = \<const0> ;
  assign m_axi_sg_wdata[0] = \<const0> ;
  assign m_axi_sg_wlast = \<const0> ;
  assign m_axi_sg_wstrb[3] = \<const0> ;
  assign m_axi_sg_wstrb[2] = \<const0> ;
  assign m_axi_sg_wstrb[1] = \<const0> ;
  assign m_axi_sg_wstrb[0] = \<const0> ;
  assign m_axi_sg_wvalid = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[31] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[30] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[29] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[28] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[27] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[26] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[25] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[24] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[23] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[22] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[21] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[20] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[19] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[18] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[17] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[16] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[15] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[14] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[13] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[12] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[11] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[10] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[9] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[8] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[7] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[6] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[5] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[4] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tlast = \<const0> ;
  assign m_axis_mm2s_cntrl_tvalid = \<const0> ;
  assign m_axis_mm2s_tdata[31] = \<const0> ;
  assign m_axis_mm2s_tdata[30] = \<const0> ;
  assign m_axis_mm2s_tdata[29] = \<const0> ;
  assign m_axis_mm2s_tdata[28] = \<const0> ;
  assign m_axis_mm2s_tdata[27] = \<const0> ;
  assign m_axis_mm2s_tdata[26] = \<const0> ;
  assign m_axis_mm2s_tdata[25] = \<const0> ;
  assign m_axis_mm2s_tdata[24] = \<const0> ;
  assign m_axis_mm2s_tdata[23] = \<const0> ;
  assign m_axis_mm2s_tdata[22] = \<const0> ;
  assign m_axis_mm2s_tdata[21] = \<const0> ;
  assign m_axis_mm2s_tdata[20] = \<const0> ;
  assign m_axis_mm2s_tdata[19] = \<const0> ;
  assign m_axis_mm2s_tdata[18] = \<const0> ;
  assign m_axis_mm2s_tdata[17] = \<const0> ;
  assign m_axis_mm2s_tdata[16] = \<const0> ;
  assign m_axis_mm2s_tdata[15] = \<const0> ;
  assign m_axis_mm2s_tdata[14] = \<const0> ;
  assign m_axis_mm2s_tdata[13] = \<const0> ;
  assign m_axis_mm2s_tdata[12] = \<const0> ;
  assign m_axis_mm2s_tdata[11] = \<const0> ;
  assign m_axis_mm2s_tdata[10] = \<const0> ;
  assign m_axis_mm2s_tdata[9] = \<const0> ;
  assign m_axis_mm2s_tdata[8] = \<const0> ;
  assign m_axis_mm2s_tdata[7] = \<const0> ;
  assign m_axis_mm2s_tdata[6] = \<const0> ;
  assign m_axis_mm2s_tdata[5] = \<const0> ;
  assign m_axis_mm2s_tdata[4] = \<const0> ;
  assign m_axis_mm2s_tdata[3] = \<const0> ;
  assign m_axis_mm2s_tdata[2] = \<const0> ;
  assign m_axis_mm2s_tdata[1] = \<const0> ;
  assign m_axis_mm2s_tdata[0] = \<const0> ;
  assign m_axis_mm2s_tdest[4] = \<const0> ;
  assign m_axis_mm2s_tdest[3] = \<const0> ;
  assign m_axis_mm2s_tdest[2] = \<const0> ;
  assign m_axis_mm2s_tdest[1] = \<const0> ;
  assign m_axis_mm2s_tdest[0] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3] = \<const0> ;
  assign m_axis_mm2s_tid[2] = \<const0> ;
  assign m_axis_mm2s_tid[1] = \<const0> ;
  assign m_axis_mm2s_tid[0] = \<const0> ;
  assign m_axis_mm2s_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_tlast = \<const0> ;
  assign m_axis_mm2s_tuser[3] = \<const0> ;
  assign m_axis_mm2s_tuser[2] = \<const0> ;
  assign m_axis_mm2s_tuser[1] = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign m_axis_mm2s_tvalid = \<const0> ;
  assign mm2s_cntrl_reset_out_n = \<const1> ;
  assign mm2s_introut = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const1> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axi_lite_wready = s_axi_lite_awready;
  assign s_axis_s2mm_sts_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  CNNA_BD_axi_dma_0_0_axi_dma_s2mm_mngr \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR 
       (.D(p_2_in),
        .E(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\FSM_sequential_smpl_cs_reg[1] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10 ),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] (s2mm_length),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] ({p_3_out[66:35],p_3_out[33],p_3_out[26:0]}),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_12 ),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39 ),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 (I_PRMRY_DATAMOVER_n_33),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] ({I_PRMRY_DATAMOVER_n_7,I_PRMRY_DATAMOVER_n_8,I_PRMRY_DATAMOVER_n_9,I_PRMRY_DATAMOVER_n_10,I_PRMRY_DATAMOVER_n_11,I_PRMRY_DATAMOVER_n_12,I_PRMRY_DATAMOVER_n_13,I_PRMRY_DATAMOVER_n_14,I_PRMRY_DATAMOVER_n_15,I_PRMRY_DATAMOVER_n_16,I_PRMRY_DATAMOVER_n_17,I_PRMRY_DATAMOVER_n_18,I_PRMRY_DATAMOVER_n_19,I_PRMRY_DATAMOVER_n_20,I_PRMRY_DATAMOVER_n_21,I_PRMRY_DATAMOVER_n_22,I_PRMRY_DATAMOVER_n_23,I_PRMRY_DATAMOVER_n_24,I_PRMRY_DATAMOVER_n_25,I_PRMRY_DATAMOVER_n_26,I_PRMRY_DATAMOVER_n_27,I_PRMRY_DATAMOVER_n_28,I_PRMRY_DATAMOVER_n_29,I_PRMRY_DATAMOVER_n_30,I_PRMRY_DATAMOVER_n_31,I_PRMRY_DATAMOVER_n_32}),
        .\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40 ),
        .\INDETERMINATE_BTT_MODE.s2mm_done_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11 ),
        .\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 (I_PRMRY_DATAMOVER_n_3),
        .\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_41 ),
        .Q(s2mm_da),
        .axi_dma_tstvec(\^axi_dma_tstvec [5]),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_11),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_9),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_10),
        .halted1(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ),
        .idle(idle),
        .idle_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9 ),
        .idle_reg_0(I_AXI_DMA_REG_MODULE_n_15),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(m_axi_sg_aresetn),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_1_out__0(\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_1_out__0 ),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .p_4_out(p_4_out),
        .p_7_out(p_7_out),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_length_wren(s2mm_length_wren),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata[25:0]),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .smpl_dma_overflow(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow ),
        .soft_reset(soft_reset));
  CNNA_BD_axi_dma_0_0_axi_dma_sofeof_gen \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN 
       (.SR(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ),
        .axi_dma_tstvec(\^axi_dma_tstvec [3:2]),
        .out(s2mm_prmry_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  CNNA_BD_axi_dma_0_0_axi_dma_reg_module I_AXI_DMA_REG_MODULE
       (.D(p_2_in),
        .E(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11 ),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] (s2mm_da),
        .\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg (s_axi_lite_rvalid),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[22] (p_2_out_0),
        .\GEN_SYNC_WRITE.rdy_reg (axi_lite_reset_n),
        .Q(s2mm_length),
        .SR(I_RST_MODULE_n_9),
        .axi_dma_tstvec(\^axi_dma_tstvec [5]),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_11),
        .dma_decerr_reg_0(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40 ),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_9),
        .dma_interr_reg_0(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39 ),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_10),
        .dma_slverr_reg_0(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_41 ),
        .\dmacr_i_reg[0] (s2mm_dmacr),
        .\dmacr_i_reg[2] (I_AXI_DMA_REG_MODULE_n_15),
        .\dmacr_i_reg[4] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ),
        .halted_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_12 ),
        .idle(idle),
        .idle_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9 ),
        .out(m_axi_sg_aresetn),
        .p_12_out(p_12_out),
        .p_1_out__0(\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_1_out__0 ),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_introut(s2mm_introut),
        .s2mm_length_wren(s2mm_length_wren),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[6:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ));
  CNNA_BD_axi_dma_0_0_axi_datamover I_PRMRY_DATAMOVER
       (.D({p_3_out[66:35],p_3_out[33],p_3_out[26:0]}),
        .E(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (I_PRMRY_DATAMOVER_n_33),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(m_axi_s2mm_aresetn),
        .p_2_out(p_2_out),
        .p_4_out(p_4_out),
        .p_7_out(p_7_out),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_rst2all_stop_request(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_10),
        .smpl_dma_overflow(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow ),
        .sts_received_i_reg(I_PRMRY_DATAMOVER_n_3),
        .sts_received_i_reg_0({I_PRMRY_DATAMOVER_n_7,I_PRMRY_DATAMOVER_n_8,I_PRMRY_DATAMOVER_n_9,I_PRMRY_DATAMOVER_n_10,I_PRMRY_DATAMOVER_n_11,I_PRMRY_DATAMOVER_n_12,I_PRMRY_DATAMOVER_n_13,I_PRMRY_DATAMOVER_n_14,I_PRMRY_DATAMOVER_n_15,I_PRMRY_DATAMOVER_n_16,I_PRMRY_DATAMOVER_n_17,I_PRMRY_DATAMOVER_n_18,I_PRMRY_DATAMOVER_n_19,I_PRMRY_DATAMOVER_n_20,I_PRMRY_DATAMOVER_n_21,I_PRMRY_DATAMOVER_n_22,I_PRMRY_DATAMOVER_n_23,I_PRMRY_DATAMOVER_n_24,I_PRMRY_DATAMOVER_n_25,I_PRMRY_DATAMOVER_n_26,I_PRMRY_DATAMOVER_n_27,I_PRMRY_DATAMOVER_n_28,I_PRMRY_DATAMOVER_n_29,I_PRMRY_DATAMOVER_n_30,I_PRMRY_DATAMOVER_n_31,I_PRMRY_DATAMOVER_n_32}));
  CNNA_BD_axi_dma_0_0_axi_dma_rst_module I_RST_MODULE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (axi_lite_reset_n),
        .\GNE_SYNC_RESET.halt_i_reg (I_RST_MODULE_n_10),
        .\GNE_SYNC_RESET.prmry_resetn_reg (s2mm_prmry_resetn),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg (m_axi_s2mm_aresetn),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1 ),
        .SR(I_RST_MODULE_n_9),
        .axi_resetn(axi_resetn),
        .out(m_axi_sg_aresetn),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rst2all_stop_request(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_dma_lite_if" *) 
module CNNA_BD_axi_dma_0_0_axi_dma_lite_if
   (s_axi_lite_awready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ,
    E,
    p_0_in1_in,
    p_2_out,
    SS,
    p_4_out,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ,
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    \dmacr_i_reg[23] ,
    out,
    s_axi_lite_wdata,
    D,
    Q,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 ,
    idle,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ,
    s2mm_dmasr,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1 ,
    s_axi_lite_awaddr,
    \GEN_SYNC_WRITE.rdy_reg_0 ,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_araddr);
  output s_axi_lite_awready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ;
  output [0:0]E;
  output p_0_in1_in;
  output [0:0]p_2_out;
  output [0:0]SS;
  output p_4_out;
  output \GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ;
  output \GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ;
  output \GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input \dmacr_i_reg[23] ;
  input out;
  input [17:0]s_axi_lite_wdata;
  input [11:0]D;
  input [19:0]Q;
  input [19:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 ;
  input idle;
  input [0:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ;
  input s2mm_dmasr;
  input [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ;
  input [2:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ;
  input [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1 ;
  input [4:0]s_axi_lite_awaddr;
  input \GEN_SYNC_WRITE.rdy_reg_0 ;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [9:0]s_axi_lite_araddr;

  wire [11:0]D;
  wire [0:0]E;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ;
  wire [0:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ;
  wire [2:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ;
  wire [19:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 ;
  wire [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ;
  wire [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  wire \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ;
  wire \GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.rdy_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.rdy_i_2_n_0 ;
  wire \GEN_SYNC_WRITE.rdy_reg_0 ;
  wire \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ;
  wire [19:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [9:0]araddr;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d1_i_1_n_0;
  wire arvalid_re;
  wire awvalid;
  wire awvalid_d1;
  wire [9:0]axi2ip_rdaddr;
  wire [9:0]axi2ip_rdaddr_i;
  wire \dmacr_i_reg[23] ;
  wire idle;
  wire [25:0]ip2axi_rddata1_out;
  wire out;
  wire p_0_in1_in;
  wire [0:0]p_2_out;
  wire p_4_out;
  wire rdy;
  wire rvalid;
  wire s2mm_dmasr;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [17:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire wr_addr_cap;
  wire wr_data_cap;
  wire wr_in_progress;
  wire wvalid;
  wire wvalid_d1;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ),
        .I1(\GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ),
        .I2(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ),
        .I3(s_axi_lite_wdata[3]),
        .I4(\GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ),
        .I5(\GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_2 
       (.I0(s_axi_lite_wdata[9]),
        .I1(s_axi_lite_wdata[12]),
        .I2(s_axi_lite_wdata[13]),
        .I3(s_axi_lite_wdata[11]),
        .I4(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ),
        .I5(s_axi_lite_wdata[10]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_3 
       (.I0(s_axi_lite_wdata[4]),
        .I1(s_axi_lite_wdata[7]),
        .I2(s_axi_lite_wdata[8]),
        .I3(s_axi_lite_wdata[6]),
        .I4(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ),
        .I5(s_axi_lite_wdata[5]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_4 
       (.I0(s_axi_lite_wdata[14]),
        .I1(s_axi_lite_wdata[16]),
        .I2(s_axi_lite_wdata[17]),
        .I3(\dmacr_i_reg[23] ),
        .I4(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ),
        .I5(s_axi_lite_wdata[15]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF0E0)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_5 
       (.I0(s_axi_lite_wdata[2]),
        .I1(s_axi_lite_wdata[1]),
        .I2(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ),
        .I3(s_axi_lite_wdata[0]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[0]),
        .Q(axi2ip_rdaddr_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[1]),
        .Q(axi2ip_rdaddr_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[2]),
        .Q(axi2ip_rdaddr_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[3]),
        .Q(axi2ip_rdaddr_i[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[4]),
        .Q(axi2ip_rdaddr_i[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[5]),
        .Q(axi2ip_rdaddr_i[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[6]),
        .Q(axi2ip_rdaddr_i[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[7]),
        .Q(axi2ip_rdaddr_i[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[8]),
        .Q(axi2ip_rdaddr_i[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[9]),
        .Q(axi2ip_rdaddr_i[9]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[0]),
        .Q(axi2ip_rdaddr[0]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[1]),
        .Q(axi2ip_rdaddr[1]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[2]),
        .Q(axi2ip_rdaddr[2]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[3]),
        .Q(axi2ip_rdaddr[3]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[4]),
        .Q(axi2ip_rdaddr[4]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[5]),
        .Q(axi2ip_rdaddr[5]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[6]),
        .Q(axi2ip_rdaddr[6]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[7]),
        .Q(axi2ip_rdaddr[7]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[8]),
        .Q(axi2ip_rdaddr[8]),
        .R(SR));
  FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[9]),
        .Q(axi2ip_rdaddr[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(rvalid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1 
       (.I0(Q[0]),
        .I1(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ),
        .I3(s2mm_dmasr),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [0]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 
       (.I0(Q[7]),
        .I1(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 [0]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [7]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 [1]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [8]),
        .I4(Q[8]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1 
       (.I0(Q[9]),
        .I1(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 [2]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [9]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [0]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [10]),
        .I4(Q[10]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [1]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [11]),
        .I4(Q[11]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [2]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [12]),
        .I4(Q[12]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [3]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [13]),
        .I4(Q[13]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .I1(Q[1]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .O(ip2axi_rddata1_out[1]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[4]),
        .I5(idle),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [4]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [14]),
        .I4(Q[14]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [5]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [15]),
        .I4(Q[15]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [6]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [16]),
        .I4(Q[16]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 [7]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [17]),
        .I4(Q[17]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1 [0]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [18]),
        .I4(Q[18]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1 [1]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [19]),
        .I4(Q[19]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[25]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[5]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [2]),
        .I4(Q[2]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(s_axi_lite_rready),
        .I1(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[5]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[4]),
        .O(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 
       (.I0(axi2ip_rdaddr[4]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .O(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 
       (.I0(axi2ip_rdaddr[9]),
        .I1(axi2ip_rdaddr[8]),
        .I2(axi2ip_rdaddr[7]),
        .I3(axi2ip_rdaddr[1]),
        .I4(axi2ip_rdaddr[0]),
        .I5(axi2ip_rdaddr[2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 [0]),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [3]),
        .I4(Q[3]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1 
       (.I0(Q[4]),
        .I1(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 [1]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [4]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [5]),
        .I4(Q[5]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [6]),
        .I4(Q[6]),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 ),
        .O(ip2axi_rddata1_out[6]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[4]),
        .I5(axi2ip_rdaddr[2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 
       (.I0(axi2ip_rdaddr[0]),
        .I1(axi2ip_rdaddr[1]),
        .I2(axi2ip_rdaddr[7]),
        .I3(axi2ip_rdaddr[8]),
        .I4(axi2ip_rdaddr[9]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[3]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[4]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[5]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[6]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[7]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[8]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[9]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[10]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[11]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[0]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[1]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[2]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(rvalid),
        .I1(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .I2(s_axi_lite_rready),
        .I3(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_SYNC_WRITE.awvalid_d1_i_1 
       (.I0(s_axi_lite_bvalid),
        .I1(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .O(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(awvalid),
        .Q(awvalid_d1),
        .R(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[1]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[1]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2 
       (.I0(rdy),
        .I1(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .I2(s_axi_lite_awaddr[4]),
        .I3(s_axi_lite_awaddr[3]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[2]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1 
       (.I0(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[2]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2 
       (.I0(rdy),
        .I1(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[4]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0 ),
        .Q(p_2_out),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0 ),
        .Q(E),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_SYNC_WRITE.bvalid_i_i_1 
       (.I0(s_axi_lite_awready),
        .I1(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .I2(s_axi_lite_bready),
        .I3(s_axi_lite_bvalid),
        .O(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_SYNC_WRITE.rdy_i_1 
       (.I0(rdy),
        .I1(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .O(\GEN_SYNC_WRITE.rdy_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SYNC_WRITE.rdy_i_2 
       (.I0(wr_addr_cap),
        .I1(wr_data_cap),
        .O(\GEN_SYNC_WRITE.rdy_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.rdy_i_2_n_0 ),
        .Q(rdy),
        .R(\GEN_SYNC_WRITE.rdy_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \GEN_SYNC_WRITE.wr_addr_cap_i_1 
       (.I0(wr_in_progress),
        .I1(awvalid_d1),
        .I2(awvalid),
        .I3(wr_addr_cap),
        .O(\GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ),
        .Q(wr_addr_cap),
        .R(\GEN_SYNC_WRITE.rdy_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_SYNC_WRITE.wr_data_cap_i_1 
       (.I0(wvalid_d1),
        .I1(wvalid),
        .I2(wr_data_cap),
        .O(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ),
        .Q(wr_data_cap),
        .R(\GEN_SYNC_WRITE.rdy_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_SYNC_WRITE.wr_in_progress_i_1 
       (.I0(awvalid_d1),
        .I1(awvalid),
        .I2(wr_in_progress),
        .O(\GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ),
        .Q(wr_in_progress),
        .R(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wready_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy),
        .Q(s_axi_lite_awready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wvalid),
        .Q(wvalid_d1),
        .R(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(araddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(araddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(araddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(araddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(araddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(araddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[6]),
        .Q(araddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[7]),
        .Q(araddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[8]),
        .Q(araddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[9]),
        .Q(araddr[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h04)) 
    arready_i_i_2
       (.I0(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I1(arvalid),
        .I2(arvalid_d1),
        .O(arvalid_re));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h40)) 
    arvalid_d1_i_1
       (.I0(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I1(arvalid),
        .I2(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .O(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_d1_i_1_n_0),
        .Q(arvalid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \dmacr_i[23]_i_1 
       (.I0(\dmacr_i_reg[23] ),
        .I1(p_2_out),
        .I2(out),
        .O(SS));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_dma_reg_module" *) 
module CNNA_BD_axi_dma_0_0_axi_dma_reg_module
   (s_axi_lite_awready,
    s_axi_lite_arready,
    s2mm_length_wren,
    \dmacr_i_reg[0] ,
    soft_reset,
    s_axi_lite_bvalid,
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ,
    s2mm_dmasr,
    idle,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[22] ,
    s2mm_introut,
    soft_reset_re0,
    \dmacr_i_reg[2] ,
    Q,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ,
    p_1_out__0,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    \dmacr_i_reg[4] ,
    halted_reg,
    idle_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    out,
    s_axi_lite_wdata,
    p_12_out,
    soft_reset_d1,
    dma_s2mm_error,
    s_axi_lite_awaddr,
    \GEN_SYNC_WRITE.rdy_reg ,
    s_axi_lite_bready,
    s_axi_lite_rready,
    soft_reset_clr,
    s_axi_lite_araddr,
    axi_dma_tstvec,
    E,
    D);
  output s_axi_lite_awready;
  output s_axi_lite_arready;
  output s2mm_length_wren;
  output [0:0]\dmacr_i_reg[0] ;
  output soft_reset;
  output s_axi_lite_bvalid;
  output \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  output s2mm_dmasr;
  output idle;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[22] ;
  output s2mm_introut;
  output soft_reset_re0;
  output \dmacr_i_reg[2] ;
  output [25:0]Q;
  output [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ;
  output [0:0]p_1_out__0;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [0:0]\dmacr_i_reg[4] ;
  input halted_reg;
  input idle_reg;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input out;
  input [31:0]s_axi_lite_wdata;
  input p_12_out;
  input soft_reset_d1;
  input dma_s2mm_error;
  input [4:0]s_axi_lite_awaddr;
  input \GEN_SYNC_WRITE.rdy_reg ;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input soft_reset_clr;
  input [9:0]s_axi_lite_araddr;
  input [0:0]axi_dma_tstvec;
  input [0:0]E;
  input [25:0]D;

  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_10 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_12 ;
  wire [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_11 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_15 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_88 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_90 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_91 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_92 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_93 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_94 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_95 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_96 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_97 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_98 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_99 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[22] ;
  wire \GEN_SYNC_WRITE.rdy_reg ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [0:0]axi_dma_tstvec;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_s2mm_error;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire [23:23]dmacr_i;
  wire [0:0]\dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire [0:0]\dmacr_i_reg[4] ;
  wire halted_reg;
  wire idle;
  wire idle_reg;
  wire [31:7]ip2axi_rddata1_out;
  wire out;
  wire p_0_in1_in;
  wire p_12_out;
  wire p_1_in;
  wire [0:0]p_1_out__0;
  wire [12:12]p_2_out;
  wire p_4_out;
  wire [3:3]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_introut;
  wire s2mm_length_wren;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;
  (* async_reg = "true" *) wire strm_valid_int2;
  (* async_reg = "true" *) wire strm_valid_int_cdc_to;

  CNNA_BD_axi_dma_0_0_axi_dma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D({ip2axi_rddata1_out[31:26],ip2axi_rddata1_out[15],ip2axi_rddata1_out[11:7]}),
        .E(p_1_in),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_10 ),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11 ),
        .\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_12 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 (\dmacr_i_reg[0] ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_15 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14 }),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_11 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_90 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_91 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_92 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_93 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_94 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_95 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_96 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_97 }),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 ({\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] [25:16],\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] [14:12],\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] [6:0]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_98 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_99 }),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 (soft_reset),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_88 ,s2mm_dmacr}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 (dma_interr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 (dma_slverr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0 (dma_decerr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 (\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0 (\GEN_SYNC_WRITE.axi2ip_wrce_reg[22] ),
        .\GEN_SYNC_WRITE.rdy_reg_0 (\GEN_SYNC_WRITE.rdy_reg ),
        .Q({Q[25:16],Q[14:12],Q[6:0]}),
        .SR(SR),
        .SS(dmacr_i),
        .\dmacr_i_reg[23] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16 ),
        .idle(idle),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_2_out(p_2_out),
        .p_4_out(p_4_out),
        .s2mm_dmasr(s2mm_dmasr),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata({s_axi_lite_wdata[25:24],s_axi_lite_wdata[15:0]}),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  CNNA_BD_axi_dma_0_0_axi_dma_register_s2mm \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER 
       (.D({ip2axi_rddata1_out[31:26],ip2axi_rddata1_out[15],ip2axi_rddata1_out[11:7]}),
        .E(p_2_out),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 (\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 (p_1_in),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 (E),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 (Q),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 (D),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[26] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_12 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[7] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_10 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11 ),
        .Q({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14 }),
        .SS(dmacr_i),
        .axi_dma_tstvec(axi_dma_tstvec),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[23]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_90 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_91 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_92 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_93 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_94 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_95 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_96 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_97 }),
        .\dmacr_i_reg[25]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_98 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_99 }),
        .\dmacr_i_reg[2]_0 (soft_reset),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[4]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_88 ,s2mm_dmacr}),
        .\dmacr_i_reg[4]_1 (\dmacr_i_reg[4] ),
        .err_irq_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_11 ),
        .halted_reg_0(halted_reg),
        .idle(idle),
        .idle_reg_0(idle_reg),
        .ioc_irq_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_15 ),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_12_out(p_12_out),
        .p_1_out__0(p_1_out__0),
        .p_4_out(p_4_out),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_introut(s2mm_introut),
        .s2mm_length_wren(s2mm_length_wren),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wdata_18_sp_1(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16 ),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(strm_valid_int2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(strm_valid_int_cdc_to));
endmodule

(* ORIG_REF_NAME = "axi_dma_register_s2mm" *) 
module CNNA_BD_axi_dma_0_0_axi_dma_register_s2mm
   (s2mm_length_wren,
    \dmacr_i_reg[0]_0 ,
    \dmacr_i_reg[2]_0 ,
    s2mm_dmasr,
    idle,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    s2mm_introut,
    soft_reset_re0,
    \dmacr_i_reg[2]_1 ,
    err_irq_reg_0,
    Q,
    ioc_irq_reg_0,
    s_axi_lite_wdata_18_sp_1,
    D,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ,
    p_1_out__0,
    \dmacr_i_reg[4]_0 ,
    \dmacr_i_reg[23]_0 ,
    \dmacr_i_reg[25]_0 ,
    \dmacr_i_reg[4]_1 ,
    s_axi_lite_aclk,
    p_4_out,
    halted_reg_0,
    idle_reg_0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    out,
    s_axi_lite_wdata,
    E,
    p_12_out,
    soft_reset_d1,
    dma_s2mm_error,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] ,
    soft_reset_clr,
    SS,
    p_0_in1_in,
    axi_dma_tstvec,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 );
  output s2mm_length_wren;
  output [0:0]\dmacr_i_reg[0]_0 ;
  output \dmacr_i_reg[2]_0 ;
  output s2mm_dmasr;
  output idle;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output s2mm_introut;
  output soft_reset_re0;
  output \dmacr_i_reg[2]_1 ;
  output err_irq_reg_0;
  output [2:0]Q;
  output ioc_irq_reg_0;
  output s_axi_lite_wdata_18_sp_1;
  output [11:0]D;
  output [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ;
  output [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  output [0:0]p_1_out__0;
  output [1:0]\dmacr_i_reg[4]_0 ;
  output [7:0]\dmacr_i_reg[23]_0 ;
  output [1:0]\dmacr_i_reg[25]_0 ;
  input [0:0]\dmacr_i_reg[4]_1 ;
  input s_axi_lite_aclk;
  input p_4_out;
  input halted_reg_0;
  input idle_reg_0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input out;
  input [31:0]s_axi_lite_wdata;
  input [0:0]E;
  input p_12_out;
  input soft_reset_d1;
  input dma_s2mm_error;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] ;
  input soft_reset_clr;
  input [0:0]SS;
  input p_0_in1_in;
  input [0:0]axi_dma_tstvec;
  input [0:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ;
  input [0:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ;
  input [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  wire [0:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ;
  wire [0:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ;
  wire [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ;
  wire [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [0:0]axi_dma_tstvec;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_s2mm_error;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i[0]_i_1_n_0 ;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire \dmacr_i[23]_i_3_n_0 ;
  wire \dmacr_i[2]_i_1_n_0 ;
  wire [0:0]\dmacr_i_reg[0]_0 ;
  wire [7:0]\dmacr_i_reg[23]_0 ;
  wire [1:0]\dmacr_i_reg[25]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire [1:0]\dmacr_i_reg[4]_0 ;
  wire [0:0]\dmacr_i_reg[4]_1 ;
  wire \dmacr_i_reg_n_0_[26] ;
  wire \dmacr_i_reg_n_0_[27] ;
  wire \dmacr_i_reg_n_0_[28] ;
  wire \dmacr_i_reg_n_0_[29] ;
  wire \dmacr_i_reg_n_0_[30] ;
  wire \dmacr_i_reg_n_0_[31] ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire error_d1;
  wire error_d1_i_1_n_0;
  wire halted_reg_0;
  wire idle;
  wire idle_reg_0;
  wire introut_i_1_n_0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_0;
  wire out;
  wire p_0_in1_in;
  wire p_12_out;
  wire [0:0]p_1_out__0;
  wire p_4_out;
  wire s2mm_dmasr;
  wire s2mm_introut;
  wire s2mm_length_wren;
  wire s_axi_lite_aclk;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wdata_18_sn_1;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;

  assign s_axi_lite_wdata_18_sp_1 = s_axi_lite_wdata_18_sn_1;
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[26]_i_1 
       (.I0(\dmacr_i_reg[4]_0 [0]),
        .O(p_1_out__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [10]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [11]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [12]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [13]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [14]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [15]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [16]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [17]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [18]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [19]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [20]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [21]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [22]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [23]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [24]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [25]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [26]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [27]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [28]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [29]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [30]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [31]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [8]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [9]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [0]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [10]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [10]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [11]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [11]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [12]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [12]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [13]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [13]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [14]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [14]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [15]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [15]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [16]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [16]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [17]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [17]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [18]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [18]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [19]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [19]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [1]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [20]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [20]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [21]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [21]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [22]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [22]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [23]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [23]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [24]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [24]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [25]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [25]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [2]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [2]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [3]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [3]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [4]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [4]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [5]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [5]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [6]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [6]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [7]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [7]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [8]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [8]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1 [9]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [9]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE \GEN_REG_FOR_SMPL.buffer_length_wren_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_4_out),
        .Q(s2mm_length_wren),
        .R(\dmacr_i_reg[4]_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [10]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [10]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [11]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [11]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [15]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [15]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [26]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[26] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[26] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [27]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[27] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[26] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [28]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[28] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[26] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [29]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[29] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[26] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [30]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[30] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[26] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [31]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[31] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[26] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [7]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [7]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [8]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [8]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [9]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [9]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .O(D[2]));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i[0]_i_2_n_0 ),
        .I1(dma_interr_reg_0),
        .I2(dma_slverr_reg_0),
        .I3(dma_decerr_reg_0),
        .O(\dmacr_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \dmacr_i[0]_i_2 
       (.I0(out),
        .I1(s_axi_lite_wdata[0]),
        .I2(E),
        .I3(\dmacr_i_reg[0]_0 ),
        .I4(\dmacr_i_reg[2]_0 ),
        .I5(p_12_out),
        .O(\dmacr_i[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dmacr_i[23]_i_2 
       (.I0(s_axi_lite_wdata[18]),
        .I1(s_axi_lite_wdata[19]),
        .I2(s_axi_lite_wdata[16]),
        .I3(s_axi_lite_wdata[17]),
        .I4(\dmacr_i[23]_i_3_n_0 ),
        .O(s_axi_lite_wdata_18_sn_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dmacr_i[23]_i_3 
       (.I0(s_axi_lite_wdata[21]),
        .I1(s_axi_lite_wdata[20]),
        .I2(s_axi_lite_wdata[23]),
        .I3(s_axi_lite_wdata[22]),
        .O(\dmacr_i[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \dmacr_i[2]_i_1 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(E),
        .I2(s_axi_lite_wdata[2]),
        .I3(soft_reset_clr),
        .O(\dmacr_i[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i[0]_i_1_n_0 ),
        .Q(\dmacr_i_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[12]),
        .Q(Q[0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[13]),
        .Q(Q[1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[14]),
        .Q(Q[2]),
        .R(\dmacr_i_reg[4]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[16]),
        .Q(\dmacr_i_reg[23]_0 [0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[17]),
        .Q(\dmacr_i_reg[23]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[18]),
        .Q(\dmacr_i_reg[23]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[19]),
        .Q(\dmacr_i_reg[23]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[20]),
        .Q(\dmacr_i_reg[23]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[21]),
        .Q(\dmacr_i_reg[23]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[22]),
        .Q(\dmacr_i_reg[23]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[23]),
        .Q(\dmacr_i_reg[23]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[24]),
        .Q(\dmacr_i_reg[25]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[25]),
        .Q(\dmacr_i_reg[25]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[26]),
        .Q(\dmacr_i_reg_n_0_[26] ),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[27]),
        .Q(\dmacr_i_reg_n_0_[27] ),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[28]),
        .Q(\dmacr_i_reg_n_0_[28] ),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[29]),
        .Q(\dmacr_i_reg_n_0_[29] ),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i[2]_i_1_n_0 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[30]),
        .Q(\dmacr_i_reg_n_0_[30] ),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[31]),
        .Q(\dmacr_i_reg_n_0_[31] ),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[3]),
        .Q(\dmacr_i_reg[4]_0 [0]),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[4]),
        .Q(\dmacr_i_reg[4]_0 [1]),
        .R(\dmacr_i_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h5FDF00CC)) 
    err_irq_i_1
       (.I0(s_axi_lite_wdata[14]),
        .I1(error_d1_i_1_n_0),
        .I2(p_0_in1_in),
        .I3(error_d1),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    error_d1_i_1
       (.I0(dma_decerr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(dma_interr_reg_0),
        .O(error_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(error_d1_i_1_n_0),
        .Q(error_d1),
        .R(\dmacr_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(halted_reg_0),
        .Q(s2mm_dmasr),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    idle_i_3
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_s2mm_error),
        .I2(s2mm_length_wren),
        .O(\dmacr_i_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(idle_reg_0),
        .Q(idle),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    introut_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(out),
        .I2(err_irq_reg_0),
        .I3(Q[2]),
        .I4(ioc_irq_reg_0),
        .I5(Q[0]),
        .O(introut_i_1_n_0));
  FDRE introut_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(s2mm_introut),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(s_axi_lite_wdata[12]),
        .I1(p_0_in1_in),
        .I2(axi_dma_tstvec),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_0),
        .R(\dmacr_i_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    soft_reset_re_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(soft_reset_d1),
        .O(soft_reset_re0));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module CNNA_BD_axi_dma_0_0_axi_dma_reset
   (out,
    \GNE_SYNC_RESET.prmry_resetn_reg_0 ,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    soft_reset_d1,
    \GNE_SYNC_RESET.scndry_resetn_reg_0 ,
    \GNE_SYNC_RESET.halt_i_reg_0 ,
    \GNE_SYNC_RESET.min_assert_sftrst_reg_0 ,
    s_axi_lite_aclk,
    p_11_out,
    soft_reset,
    soft_reset_re0,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ,
    s2mm_halt_cmplt,
    soft_reset_clr,
    scndry_out,
    p_12_out,
    sig_rst2all_stop_request);
  output out;
  output \GNE_SYNC_RESET.prmry_resetn_reg_0 ;
  output \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output soft_reset_d1;
  output [0:0]\GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  output \GNE_SYNC_RESET.halt_i_reg_0 ;
  output \GNE_SYNC_RESET.min_assert_sftrst_reg_0 ;
  input s_axi_lite_aclk;
  input p_11_out;
  input soft_reset;
  input soft_reset_re0;
  input \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ;
  input s2mm_halt_cmplt;
  input soft_reset_clr;
  input scndry_out;
  input p_12_out;
  input sig_rst2all_stop_request;

  wire \GNE_SYNC_RESET.halt_i_i_1_n_0 ;
  wire \GNE_SYNC_RESET.halt_i_reg_0 ;
  wire \GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ;
  wire \GNE_SYNC_RESET.min_assert_sftrst_reg_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GNE_SYNC_RESET.prmry_resetn_reg_0 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg_1 ;
  wire [0:0]\GNE_SYNC_RESET.scndry_resetn_reg_0 ;
  wire assert_sftrst_d1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire dm_s2mm_scndry_resetn;
  wire min_assert_sftrst;
  wire n_0_2616;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire p_11_out;
  wire p_12_out;
  wire p_1_out;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire s2mm_prmry_reset_out_n;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire scndry_out;
  wire sft_rst_dly1;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire sig_rst2all_stop_request;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;

  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 
       (.I0(min_assert_sftrst),
        .I1(assert_sftrst_d1),
        .I2(scndry_out),
        .I3(soft_reset_clr),
        .O(\GNE_SYNC_RESET.min_assert_sftrst_reg_0 ));
  LUT6 #(
    .INIT(64'h0404040404040400)) 
    \GNE_SYNC_RESET.halt_i_i_1 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(s_soft_reset_i),
        .I3(s2mm_halt),
        .I4(soft_reset_re),
        .I5(p_12_out),
        .O(\GNE_SYNC_RESET.halt_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.halt_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.halt_i_i_1_n_0 ),
        .Q(s2mm_halt),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GNE_SYNC_RESET.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly7),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_i_1 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(s_soft_reset_i),
        .O(p_1_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.prmry_reset_out_n_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(s2mm_prmry_reset_out_n),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.prmry_resetn_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dm_s2mm_scndry_resetn),
        .Q(\GNE_SYNC_RESET.prmry_resetn_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GNE_SYNC_RESET.s_soft_reset_i_i_1 
       (.I0(\GNE_SYNC_RESET.s_soft_reset_i_reg_1 ),
        .I1(s2mm_halt_cmplt),
        .I2(soft_reset),
        .I3(soft_reset_clr),
        .I4(s_soft_reset_i),
        .O(\GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.s_soft_reset_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GNE_SYNC_RESET.scndry_resetn_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dm_s2mm_scndry_resetn),
        .Q(out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
  FDSE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly1_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(1'b0),
        .Q(sft_rst_dly1),
        .S(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly2_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly3_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly4_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly5_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly6_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GNE_SYNC_RESET.sft_rst_dly7_reg 
       (.C(s_axi_lite_aclk),
        .CE(p_11_out),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(s_soft_reset_i_re));
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(s2mm_halt),
        .I1(sig_rst2all_stop_request),
        .O(\GNE_SYNC_RESET.halt_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    dm_prmry_resetn_inst
       (.I0(dm_s2mm_scndry_resetn),
        .O(\GNE_SYNC_RESET.s_soft_reset_i_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmacr_i[4]_i_1 
       (.I0(out),
        .O(\GNE_SYNC_RESET.scndry_resetn_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(s2mm_sts_reset_out_n));
  LUT1 #(
    .INIT(2'h1)) 
    i_2616
       (.I0(out),
        .O(n_0_2616));
  LUT3 #(
    .INIT(8'h04)) 
    resetn_i
       (.I0(s_soft_reset_i),
        .I1(scndry_out),
        .I2(min_assert_sftrst),
        .O(dm_s2mm_scndry_resetn));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_re_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset_re0),
        .Q(soft_reset_re),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_rst_module" *) 
module CNNA_BD_axi_dma_0_0_axi_dma_rst_module
   (out,
    \GNE_SYNC_RESET.prmry_resetn_reg ,
    \GNE_SYNC_RESET.s_soft_reset_i_reg ,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    soft_reset_d1,
    soft_reset_clr,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    SR,
    \GNE_SYNC_RESET.halt_i_reg ,
    s_axi_lite_aclk,
    p_11_out,
    soft_reset,
    soft_reset_re0,
    \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ,
    s2mm_halt_cmplt,
    p_12_out,
    sig_rst2all_stop_request,
    axi_resetn);
  output out;
  output \GNE_SYNC_RESET.prmry_resetn_reg ;
  output \GNE_SYNC_RESET.s_soft_reset_i_reg ;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output soft_reset_d1;
  output soft_reset_clr;
  output [0:0]\GNE_SYNC_RESET.scndry_resetn_reg ;
  output [0:0]SR;
  output \GNE_SYNC_RESET.halt_i_reg ;
  input s_axi_lite_aclk;
  input p_11_out;
  input soft_reset;
  input soft_reset_re0;
  input \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ;
  input s2mm_halt_cmplt;
  input p_12_out;
  input sig_rst2all_stop_request;
  input axi_resetn;

  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I_n_8 ;
  wire \GNE_SYNC_RESET.halt_i_reg ;
  wire \GNE_SYNC_RESET.prmry_resetn_reg ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg ;
  wire \GNE_SYNC_RESET.s_soft_reset_i_reg_0 ;
  wire [0:0]\GNE_SYNC_RESET.scndry_resetn_reg ;
  wire [0:0]SR;
  wire axi_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire m_axi_sg_hrdresetn;
  wire out;
  wire p_11_out;
  wire p_12_out;
  wire s2mm_halt_cmplt;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire sig_rst2all_stop_request;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;

  CNNA_BD_axi_dma_0_0_axi_dma_reset \GEN_RESET_FOR_S2MM.RESET_I 
       (.\GNE_SYNC_RESET.halt_i_reg_0 (\GNE_SYNC_RESET.halt_i_reg ),
        .\GNE_SYNC_RESET.min_assert_sftrst_reg_0 (\GEN_RESET_FOR_S2MM.RESET_I_n_8 ),
        .\GNE_SYNC_RESET.prmry_resetn_reg_0 (\GNE_SYNC_RESET.prmry_resetn_reg ),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_0 (\GNE_SYNC_RESET.s_soft_reset_i_reg ),
        .\GNE_SYNC_RESET.s_soft_reset_i_reg_1 (\GNE_SYNC_RESET.s_soft_reset_i_reg_0 ),
        .\GNE_SYNC_RESET.scndry_resetn_reg_0 (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .out(out),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(m_axi_sg_hrdresetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_S2MM.RESET_I_n_8 ),
        .Q(soft_reset_clr),
        .R(1'b0));
  CNNA_BD_axi_dma_0_0_cdc_sync REG_HRD_RST
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(m_axi_sg_hrdresetn));
  CNNA_BD_axi_dma_0_0_cdc_sync_0 REG_HRD_RST_OUT
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT1 #(
    .INIT(2'h1)) 
    arready_i_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_cmdsts_if" *) 
module CNNA_BD_axi_dma_0_0_axi_dma_s2mm_cmdsts_if
   (\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ,
    sts_received_i_reg_0,
    p_2_out,
    smpl_dma_overflow,
    s2mm_error_reg_0,
    E,
    D,
    write_cmnd_cmb,
    s2mm_stop_i,
    \INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 ,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ,
    halted1,
    s2mm_slverr_i,
    s_axi_lite_aclk,
    s2mm_decerr_i,
    \INDETERMINATE_BTT_MODE.s2mm_done_reg_1 ,
    s2mm_interr_i,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ,
    sts_received_i_reg_1,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ,
    s_axis_s2mm_cmd_tready,
    out,
    m_axis_s2mm_sts_tvalid_int,
    soft_reset,
    Q,
    p_2_out_0,
    s_axi_lite_wdata,
    dma_interr_reg,
    dma_decerr_reg,
    dma_slverr_reg,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 );
  output \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  output sts_received_i_reg_0;
  output p_2_out;
  output smpl_dma_overflow;
  output s2mm_error_reg_0;
  output [0:0]E;
  output [1:0]D;
  output write_cmnd_cmb;
  output s2mm_stop_i;
  output [0:0]\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ;
  output [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 ;
  output \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ;
  input halted1;
  input s2mm_slverr_i;
  input s_axi_lite_aclk;
  input s2mm_decerr_i;
  input \INDETERMINATE_BTT_MODE.s2mm_done_reg_1 ;
  input s2mm_interr_i;
  input \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ;
  input sts_received_i_reg_1;
  input \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ;
  input s_axis_s2mm_cmd_tready;
  input out;
  input m_axis_s2mm_sts_tvalid_int;
  input soft_reset;
  input [1:0]Q;
  input [0:0]p_2_out_0;
  input [25:0]s_axi_lite_wdata;
  input dma_interr_reg;
  input dma_decerr_reg;
  input dma_slverr_reg;
  input [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ;
  wire [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 ;
  wire [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ;
  wire [0:0]\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_done_reg_1 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ;
  wire [1:0]Q;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire halted1;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire p_2_out;
  wire [0:0]p_2_out_0;
  wire p_5_out;
  wire p_7_out__0;
  wire p_8_out;
  wire [25:0]s2mm_brcvd;
  wire s2mm_decerr_i;
  wire s2mm_error_i_1_n_0;
  wire s2mm_error_reg_0;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_stop_i;
  wire s_axi_lite_aclk;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_s2mm_cmd_tready;
  wire smpl_dma_overflow;
  wire soft_reset;
  wire sts_received_i_reg_0;
  wire sts_received_i_reg_1;
  wire sts_tready_i_1_n_0;
  wire write_cmnd_cmb;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h001000FF)) 
    \FSM_sequential_smpl_cs[0]_i_1 
       (.I0(s2mm_error_reg_0),
        .I1(soft_reset),
        .I2(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000010100030000)) 
    \FSM_sequential_smpl_cs[1]_i_2 
       (.I0(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I1(soft_reset),
        .I2(s2mm_error_reg_0),
        .I3(sts_received_i_reg_0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_i_1 
       (.I0(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I1(s2mm_error_reg_0),
        .I2(soft_reset),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(write_cmnd_cmb));
  FDRE \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ),
        .Q(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .R(halted1));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[0]_i_1 
       (.I0(s2mm_brcvd[0]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[0]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[10]_i_1 
       (.I0(s2mm_brcvd[10]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[10]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[11]_i_1 
       (.I0(s2mm_brcvd[11]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[11]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[12]_i_1 
       (.I0(s2mm_brcvd[12]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[12]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[13]_i_1 
       (.I0(s2mm_brcvd[13]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[13]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[14]_i_1 
       (.I0(s2mm_brcvd[14]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[14]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[15]_i_1 
       (.I0(s2mm_brcvd[15]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[15]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[16]_i_1 
       (.I0(s2mm_brcvd[16]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[16]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[17]_i_1 
       (.I0(s2mm_brcvd[17]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[17]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[18]_i_1 
       (.I0(s2mm_brcvd[18]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[18]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[19]_i_1 
       (.I0(s2mm_brcvd[19]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[19]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[1]_i_1 
       (.I0(s2mm_brcvd[1]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[1]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[20]_i_1 
       (.I0(s2mm_brcvd[20]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[20]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[21]_i_1 
       (.I0(s2mm_brcvd[21]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[21]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[22]_i_1 
       (.I0(s2mm_brcvd[22]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[22]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[23]_i_1 
       (.I0(s2mm_brcvd[23]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[23]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[24]_i_1 
       (.I0(s2mm_brcvd[24]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[24]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[25]_i_1 
       (.I0(p_5_out),
        .I1(p_2_out_0),
        .O(\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[25]_i_2 
       (.I0(s2mm_brcvd[25]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[25]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[2]_i_1 
       (.I0(s2mm_brcvd[2]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[2]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[3]_i_1 
       (.I0(s2mm_brcvd[3]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[3]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[4]_i_1 
       (.I0(s2mm_brcvd[4]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[4]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[5]_i_1 
       (.I0(s2mm_brcvd[5]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[5]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[6]_i_1 
       (.I0(s2mm_brcvd[6]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[6]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[7]_i_1 
       (.I0(s2mm_brcvd[7]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[7]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[8]_i_1 
       (.I0(s2mm_brcvd[8]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[8]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_REG_FOR_SMPL.buffer_length_i[9]_i_1 
       (.I0(s2mm_brcvd[9]),
        .I1(p_5_out),
        .I2(s_axi_lite_wdata[9]),
        .O(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 [9]));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1 
       (.I0(s2mm_error_reg_0),
        .I1(soft_reset),
        .O(s2mm_stop_i));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 ),
        .Q(smpl_dma_overflow),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [0]),
        .Q(s2mm_brcvd[0]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [10]),
        .Q(s2mm_brcvd[10]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [11]),
        .Q(s2mm_brcvd[11]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [12]),
        .Q(s2mm_brcvd[12]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [13]),
        .Q(s2mm_brcvd[13]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [14]),
        .Q(s2mm_brcvd[14]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [15]),
        .Q(s2mm_brcvd[15]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [16]),
        .Q(s2mm_brcvd[16]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [17]),
        .Q(s2mm_brcvd[17]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [18]),
        .Q(s2mm_brcvd[18]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [19]),
        .Q(s2mm_brcvd[19]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [1]),
        .Q(s2mm_brcvd[1]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [20]),
        .Q(s2mm_brcvd[20]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [21]),
        .Q(s2mm_brcvd[21]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [22]),
        .Q(s2mm_brcvd[22]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [23]),
        .Q(s2mm_brcvd[23]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [24]),
        .Q(s2mm_brcvd[24]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [25]),
        .Q(s2mm_brcvd[25]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [2]),
        .Q(s2mm_brcvd[2]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [3]),
        .Q(s2mm_brcvd[3]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [4]),
        .Q(s2mm_brcvd[4]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [5]),
        .Q(s2mm_brcvd[5]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [6]),
        .Q(s2mm_brcvd[6]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [7]),
        .Q(s2mm_brcvd[7]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [8]),
        .Q(s2mm_brcvd[8]),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 [9]),
        .Q(s2mm_brcvd[9]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_decerr_i),
        .Q(p_7_out__0),
        .R(halted1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_done_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_done_reg_1 ),
        .Q(p_5_out),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_interr_i),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_slverr_i),
        .Q(p_8_out),
        .R(halted1));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1 
       (.I0(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I1(s_axis_s2mm_cmd_tready),
        .O(E));
  LUT2 #(
    .INIT(4'hE)) 
    dma_decerr_i_1
       (.I0(p_7_out__0),
        .I1(dma_decerr_reg),
        .O(\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    dma_interr_i_1
       (.I0(smpl_dma_overflow),
        .I1(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ),
        .I2(dma_interr_reg),
        .O(\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    dma_slverr_i_1
       (.I0(p_8_out),
        .I1(dma_slverr_reg),
        .O(\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s2mm_error_i_1
       (.I0(p_7_out__0),
        .I1(p_8_out),
        .I2(\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0 ),
        .I3(smpl_dma_overflow),
        .I4(s2mm_error_reg_0),
        .O(s2mm_error_i_1_n_0));
  FDRE s2mm_error_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_error_i_1_n_0),
        .Q(s2mm_error_reg_0),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_1),
        .Q(sts_received_i_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0A22)) 
    sts_tready_i_1
       (.I0(out),
        .I1(sts_received_i_reg_0),
        .I2(m_axis_s2mm_sts_tvalid_int),
        .I3(p_2_out),
        .O(sts_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1_n_0),
        .Q(p_2_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_mngr" *) 
module CNNA_BD_axi_dma_0_0_axi_dma_s2mm_mngr
   (p_11_out,
    p_12_out,
    p_4_out,
    p_7_out,
    p_2_out,
    smpl_dma_overflow,
    dma_s2mm_error,
    E,
    axi_dma_tstvec,
    idle_reg,
    \FSM_sequential_smpl_cs_reg[1] ,
    \INDETERMINATE_BTT_MODE.s2mm_done_reg ,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    D,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] ,
    halted1,
    s2mm_dmacr,
    s_axi_lite_aclk,
    s2mm_slverr_i,
    s2mm_decerr_i,
    \INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ,
    s2mm_interr_i,
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ,
    s_axis_s2mm_cmd_tready,
    out,
    m_axis_s2mm_sts_tvalid_int,
    soft_reset,
    s2mm_dmasr,
    idle,
    idle_reg_0,
    s2mm_length_wren,
    s2mm_halt_cmplt,
    p_2_out_0,
    s_axi_lite_wdata,
    dma_interr_reg,
    dma_decerr_reg,
    dma_slverr_reg,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] ,
    Q,
    p_1_out__0,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] );
  output p_11_out;
  output p_12_out;
  output p_4_out;
  output p_7_out;
  output p_2_out;
  output smpl_dma_overflow;
  output dma_s2mm_error;
  output [0:0]E;
  output [0:0]axi_dma_tstvec;
  output idle_reg;
  output \FSM_sequential_smpl_cs_reg[1] ;
  output [0:0]\INDETERMINATE_BTT_MODE.s2mm_done_reg ;
  output \GNE_SYNC_RESET.scndry_resetn_reg ;
  output [25:0]D;
  output \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ;
  output \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ;
  output \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ;
  output [59:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] ;
  input halted1;
  input [0:0]s2mm_dmacr;
  input s_axi_lite_aclk;
  input s2mm_slverr_i;
  input s2mm_decerr_i;
  input \INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ;
  input s2mm_interr_i;
  input \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  input s_axis_s2mm_cmd_tready;
  input out;
  input m_axis_s2mm_sts_tvalid_int;
  input soft_reset;
  input s2mm_dmasr;
  input idle;
  input idle_reg_0;
  input s2mm_length_wren;
  input s2mm_halt_cmplt;
  input [0:0]p_2_out_0;
  input [25:0]s_axi_lite_wdata;
  input dma_interr_reg;
  input dma_decerr_reg;
  input dma_slverr_reg;
  input [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] ;
  input [31:0]Q;
  input [0:0]p_1_out__0;
  input [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ;

  wire [25:0]D;
  wire [0:0]E;
  wire \FSM_sequential_smpl_cs_reg[1] ;
  wire [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ;
  wire [59:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_7 ;
  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ;
  wire \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ;
  wire [25:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] ;
  wire \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ;
  wire [0:0]\INDETERMINATE_BTT_MODE.s2mm_done_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ;
  wire [31:0]Q;
  wire [0:0]axi_dma_tstvec;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_s2mm_error;
  wire dma_slverr_reg;
  wire halted1;
  wire idle;
  wire idle_reg;
  wire idle_reg_0;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire p_11_out;
  wire p_12_out;
  wire p_12_out_0;
  wire [0:0]p_1_out__0;
  wire p_2_out;
  wire [0:0]p_2_out_0;
  wire p_4_out;
  wire p_7_out;
  wire s2mm_decerr_i;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_interr_i;
  wire s2mm_length_wren;
  wire s2mm_slverr_i;
  wire s2mm_stop_i;
  wire s_axi_lite_aclk;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_s2mm_cmd_tready;
  wire [1:0]smpl_cs;
  wire smpl_dma_overflow;
  wire [1:0]smpl_ns;
  wire soft_reset;
  wire write_cmnd_cmb;

  CNNA_BD_axi_dma_0_0_axi_dma_smple_sm \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM 
       (.D(smpl_ns),
        .\FSM_sequential_smpl_cs_reg[1]_0 (\FSM_sequential_smpl_cs_reg[1] ),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 (dma_s2mm_error),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_1 (p_4_out),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] ),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 (Q),
        .\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 (\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_7 ),
        .Q(smpl_cs),
        .halted1(halted1),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(out),
        .p_11_out(p_11_out),
        .p_12_out_0(p_12_out_0),
        .p_1_out__0(p_1_out__0),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_length_wren(s2mm_length_wren),
        .s2mm_stop_i(s2mm_stop_i),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .soft_reset(soft_reset),
        .sts_received_clr_reg_0(\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5 ),
        .sts_received_i_reg(p_7_out),
        .write_cmnd_cmb(write_cmnd_cmb));
  CNNA_BD_axi_dma_0_0_axi_dma_s2mm_cmdsts_if \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS 
       (.D(smpl_ns),
        .E(E),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 (p_4_out),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 (\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_7 ),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 (\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg ),
        .\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1 (\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0 ),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0 (D),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1 (\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25] ),
        .\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0 (\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 (\INDETERMINATE_BTT_MODE.s2mm_done_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_done_reg_1 (\INDETERMINATE_BTT_MODE.s2mm_done_reg_0 ),
        .\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0 (\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg ),
        .Q(smpl_cs),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_interr_reg(dma_interr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .halted1(halted1),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(out),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_error_reg_0(dma_s2mm_error),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_stop_i(s2mm_stop_i),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .smpl_dma_overflow(smpl_dma_overflow),
        .soft_reset(soft_reset),
        .sts_received_i_reg_0(p_7_out),
        .sts_received_i_reg_1(\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5 ),
        .write_cmnd_cmb(write_cmnd_cmb));
  CNNA_BD_axi_dma_0_0_axi_dma_s2mm_sts_mngr \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR 
       (.\GNE_SYNC_RESET.scndry_resetn_reg (\GNE_SYNC_RESET.scndry_resetn_reg ),
        .axi_dma_tstvec(axi_dma_tstvec),
        .dma_s2mm_error(dma_s2mm_error),
        .halted1(halted1),
        .idle(idle),
        .idle_reg(idle_reg),
        .idle_reg_0(\FSM_sequential_smpl_cs_reg[1] ),
        .idle_reg_1(idle_reg_0),
        .out(out),
        .p_11_out(p_11_out),
        .p_12_out_0(p_12_out_0),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .soft_reset(soft_reset));
  FDRE \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_stop_i),
        .Q(p_12_out),
        .R(halted1));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sts_mngr" *) 
module CNNA_BD_axi_dma_0_0_axi_dma_s2mm_sts_mngr
   (axi_dma_tstvec,
    idle_reg,
    \GNE_SYNC_RESET.scndry_resetn_reg ,
    halted1,
    s2mm_dmacr,
    s_axi_lite_aclk,
    s2mm_halted_set0,
    p_11_out,
    s2mm_dmasr,
    dma_s2mm_error,
    soft_reset,
    p_12_out_0,
    idle,
    idle_reg_0,
    idle_reg_1,
    out);
  output [0:0]axi_dma_tstvec;
  output idle_reg;
  output \GNE_SYNC_RESET.scndry_resetn_reg ;
  input halted1;
  input [0:0]s2mm_dmacr;
  input s_axi_lite_aclk;
  input s2mm_halted_set0;
  input p_11_out;
  input s2mm_dmasr;
  input dma_s2mm_error;
  input soft_reset;
  input p_12_out_0;
  input idle;
  input idle_reg_0;
  input idle_reg_1;
  input out;

  wire \GNE_SYNC_RESET.scndry_resetn_reg ;
  wire all_is_idle_d1;
  wire [0:0]axi_dma_tstvec;
  wire dma_s2mm_error;
  wire halted1;
  wire idle;
  wire idle_i_2_n_0;
  wire idle_reg;
  wire idle_reg_0;
  wire idle_reg_1;
  wire out;
  wire p_11_out;
  wire p_12_out_0;
  wire p_17_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set0;
  wire s_axi_lite_aclk;
  wire soft_reset;

  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_11_out),
        .Q(all_is_idle_d1),
        .R(halted1));
  LUT5 #(
    .INIT(32'h222F2220)) 
    \axi_dma_tstvec[5]_INST_0 
       (.I0(p_17_out),
        .I1(s2mm_dmasr),
        .I2(dma_s2mm_error),
        .I3(soft_reset),
        .I4(p_12_out_0),
        .O(axi_dma_tstvec));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    halted_i_1
       (.I0(out),
        .I1(p_17_out),
        .I2(s2mm_halted_clr),
        .I3(s2mm_dmasr),
        .O(\GNE_SYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h4504440404044404)) 
    idle_i_1
       (.I0(idle_i_2_n_0),
        .I1(idle),
        .I2(all_is_idle_d1),
        .I3(idle_reg_0),
        .I4(s2mm_dmacr),
        .I5(idle_reg_1),
        .O(idle_reg));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hB)) 
    idle_i_2
       (.I0(p_17_out),
        .I1(out),
        .O(idle_i_2_n_0));
  FDRE s2mm_halted_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(halted1));
  FDRE s2mm_halted_set_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_halted_set0),
        .Q(p_17_out),
        .R(halted1));
endmodule

(* ORIG_REF_NAME = "axi_dma_smple_sm" *) 
module CNNA_BD_axi_dma_0_0_axi_dma_smple_sm
   (p_12_out_0,
    Q,
    p_11_out,
    s2mm_halted_set0,
    sts_received_clr_reg_0,
    \FSM_sequential_smpl_cs_reg[1]_0 ,
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ,
    halted1,
    write_cmnd_cmb,
    s_axi_lite_aclk,
    out,
    sts_received_i_reg,
    soft_reset,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ,
    s2mm_length_wren,
    s2mm_stop_i,
    s2mm_dmacr,
    s2mm_halt_cmplt,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_1 ,
    m_axis_s2mm_sts_tvalid_int,
    s_axis_s2mm_cmd_tready,
    D,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 ,
    p_1_out__0,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 );
  output p_12_out_0;
  output [1:0]Q;
  output p_11_out;
  output s2mm_halted_set0;
  output sts_received_clr_reg_0;
  output \FSM_sequential_smpl_cs_reg[1]_0 ;
  output \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ;
  output [59:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ;
  input halted1;
  input write_cmnd_cmb;
  input s_axi_lite_aclk;
  input out;
  input sts_received_i_reg;
  input soft_reset;
  input \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ;
  input s2mm_length_wren;
  input s2mm_stop_i;
  input [0:0]s2mm_dmacr;
  input s2mm_halt_cmplt;
  input \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_1 ;
  input m_axis_s2mm_sts_tvalid_int;
  input s_axis_s2mm_cmd_tready;
  input [1:0]D;
  input [31:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 ;
  input [0:0]p_1_out__0;
  input [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 ;

  wire [1:0]D;
  wire \FSM_sequential_smpl_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_smpl_cs_reg[1]_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data[33]_i_1_n_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_1 ;
  wire [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 ;
  wire [59:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ;
  wire [31:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ;
  wire [1:0]Q;
  wire cmnds_queued;
  wire cmnds_queued_i_1_n_0;
  wire halted1;
  wire m_axis_s2mm_sts_tvalid_int;
  wire out;
  wire p_11_out;
  wire p_12_out_0;
  wire p_13_out;
  wire [0:0]p_1_out__0;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_length_wren;
  wire s2mm_stop_i;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_cmd_tready;
  wire soft_reset;
  wire sts_received_clr_cmb;
  wire sts_received_clr_reg_0;
  wire sts_received_i_reg;
  wire write_cmnd_cmb;

  LUT6 #(
    .INIT(64'h5555AAAA5555AEAA)) 
    \FSM_sequential_smpl_cs[1]_i_1 
       (.I0(Q[0]),
        .I1(s2mm_length_wren),
        .I2(s2mm_stop_i),
        .I3(s2mm_dmacr),
        .I4(Q[1]),
        .I5(cmnds_queued),
        .O(\FSM_sequential_smpl_cs[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "execute_xfer:01,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_smpl_cs_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\FSM_sequential_smpl_cs[1]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(halted1));
  (* FSM_ENCODED_STATES = "execute_xfer:01,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_smpl_cs_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\FSM_sequential_smpl_cs[1]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(halted1));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[33]_i_1 
       (.I0(out),
        .I1(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .I2(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [27]),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_data[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(soft_reset),
        .I3(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ),
        .I4(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_1 ),
        .I5(out),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [0]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [0]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [10]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [10]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [11]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [11]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [12]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [12]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [13]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [13]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [14]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [14]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [15]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [15]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [16]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [16]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [17]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [17]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [18]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [18]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [19]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [19]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [1]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [1]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [20]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [20]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [21]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [21]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [22]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [22]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [23]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [23]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [24]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [24]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [25]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [25]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(p_1_out__0),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [26]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [2]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [2]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[33] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data[33]_i_1_n_0 ),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [27]),
        .R(1'b0));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[35] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [0]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [28]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[36] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [1]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [29]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[37] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [2]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [30]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[38] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [3]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [31]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[39] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [4]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [32]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [3]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [3]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[40] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [5]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [33]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[41] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [6]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [34]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[42] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [7]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [35]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[43] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [8]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [36]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[44] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [9]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [37]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[45] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [10]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [38]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[46] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [11]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [39]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[47] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [12]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [40]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[48] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [13]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [41]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[49] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [14]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [42]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [4]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [4]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[50] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [15]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [43]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[51] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [16]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [44]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[52] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [17]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [45]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[53] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [18]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [46]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[54] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [19]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [47]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[55] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [20]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [48]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[56] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [21]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [49]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[57] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [22]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [50]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[58] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [23]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [51]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[59] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [24]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [52]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [5]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [5]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[60] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [25]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [53]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[61] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [26]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [54]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[62] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [27]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [55]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[63] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [28]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [56]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[64] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [29]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [57]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[65] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [30]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [58]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1 [31]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [59]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [6]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [6]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [7]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [7]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [8]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [8]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [9]),
        .Q(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [9]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(p_13_out),
        .R(halted1));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 
       (.I0(p_13_out),
        .I1(s_axis_s2mm_cmd_tready),
        .I2(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_1 ),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \GNE_SYNC_RESET.s_soft_reset_i_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(cmnds_queued),
        .O(\FSM_sequential_smpl_cs_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0101000101010101)) 
    \GNE_SYNC_RESET.sft_rst_dly1_i_2 
       (.I0(cmnds_queued),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(s2mm_dmacr),
        .I4(s2mm_stop_i),
        .I5(s2mm_length_wren),
        .O(p_11_out));
  LUT6 #(
    .INIT(64'h0000000000008A88)) 
    cmnds_queued_i_1
       (.I0(out),
        .I1(p_13_out),
        .I2(sts_received_i_reg),
        .I3(cmnds_queued),
        .I4(soft_reset),
        .I5(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ),
        .O(cmnds_queued_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cmnds_queued_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(cmnds_queued_i_1_n_0),
        .Q(cmnds_queued),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    s2mm_halted_set_i_1
       (.I0(s2mm_dmacr),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(cmnds_queued),
        .I4(s2mm_stop_i),
        .I5(s2mm_halt_cmplt),
        .O(s2mm_halted_set0));
  LUT5 #(
    .INIT(32'h44444440)) 
    sts_received_clr_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sts_received_i_reg),
        .I3(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0 ),
        .I4(soft_reset),
        .O(sts_received_clr_cmb));
  FDRE sts_received_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_clr_cmb),
        .Q(p_12_out_0),
        .R(halted1));
  LUT4 #(
    .INIT(16'h4440)) 
    sts_received_i_i_1
       (.I0(p_12_out_0),
        .I1(out),
        .I2(sts_received_i_reg),
        .I3(m_axis_s2mm_sts_tvalid_int),
        .O(sts_received_clr_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module CNNA_BD_axi_dma_0_0_axi_dma_sofeof_gen
   (axi_dma_tstvec,
    SR,
    s_axi_lite_aclk,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    out);
  output [1:0]axi_dma_tstvec;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input out;

  wire \GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ;
  wire [0:0]SR;
  wire [1:0]axi_dma_tstvec;
  wire out;
  wire p_0_out;
  wire p_5_in;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire s_last;
  wire s_last_d1;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FOR_SYNC.s_last_d1_i_1 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(s_last_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tlast),
        .Q(s_last),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_ready_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tready),
        .Q(s_ready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FBAA0000)) 
    \GEN_FOR_SYNC.s_sof_generated_i_1 
       (.I0(s_sof_generated),
        .I1(s_valid_d1),
        .I2(s_sof_d1_cdc_tig),
        .I3(p_5_in),
        .I4(out),
        .I5(axi_dma_tstvec[1]),
        .O(\GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ),
        .Q(s_sof_generated),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_SYNC.s_valid_d1_i_1 
       (.I0(s_ready),
        .I1(s_valid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_5_in),
        .Q(s_valid_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tvalid),
        .Q(s_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h0D000000)) 
    \axi_dma_tstvec[2]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_sof_d1_cdc_tig),
        .I2(s_sof_generated),
        .I3(s_ready),
        .I4(s_valid),
        .O(axi_dma_tstvec[0]));
  LUT6 #(
    .INIT(64'h40C0404000000000)) 
    \axi_dma_tstvec[3]_INST_0 
       (.I0(s_last_d1),
        .I1(s_valid),
        .I2(s_ready),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_last),
        .O(axi_dma_tstvec[1]));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module CNNA_BD_axi_dma_0_0_cdc_sync
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module CNNA_BD_axi_dma_0_0_cdc_sync_0
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module CNNA_BD_axi_dma_0_0_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_s2mm_bvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[0]),
        .I1(m_axi_s2mm_bvalid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(sig_push_coelsc_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module CNNA_BD_axi_dma_0_0_cntr_incr_decr_addn_f_1
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    Q,
    fifo_full_p1,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_wr_fifo,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [3:0]Q;
  output fifo_full_p1;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_wr_fifo;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__0
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(sig_data2wsc_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[3]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module CNNA_BD_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0
   (sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_dqual_reg_full_reg,
    \sig_dbeat_cntr_reg[7] ,
    E,
    sig_ld_new_cmd_reg_reg,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_halt_reg_dly3_reg,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_single_dbeat_reg,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    out,
    sig_dbeat_cntr_eq_0,
    sig_ld_new_cmd_reg,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    p_11_out,
    \sig_dbeat_cntr_reg[6] ,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg_0,
    sig_stat2wsc_status_ready,
    wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_dqual_reg_empty_reg_3,
    \GEN_INDET_BTT.lsig_eop_reg_i_2 ,
    \GEN_INDET_BTT.lsig_eop_reg_i_2_0 ,
    sig_next_calc_error_reg_i_7_0,
    sig_last_mmap_dbeat_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_dqual_reg_full_reg;
  output [6:0]\sig_dbeat_cntr_reg[7] ;
  output [0:0]E;
  output sig_ld_new_cmd_reg_reg;
  output fifo_full_p1;
  output [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  output sig_halt_reg_dly3_reg;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_single_dbeat_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input [6:0]out;
  input sig_dbeat_cntr_eq_0;
  input sig_ld_new_cmd_reg;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input p_11_out;
  input \sig_dbeat_cntr_reg[6] ;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_stat2wsc_status_ready;
  input wsc2stat_status_valid;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_dqual_reg_empty_reg_3;
  input \GEN_INDET_BTT.lsig_eop_reg_i_2 ;
  input [2:0]\GEN_INDET_BTT.lsig_eop_reg_i_2_0 ;
  input sig_next_calc_error_reg_i_7_0;
  input sig_last_mmap_dbeat_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire \GEN_INDET_BTT.lsig_eop_reg_i_2 ;
  wire [2:0]\GEN_INDET_BTT.lsig_eop_reg_i_2_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [7:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [6:0]out;
  wire p_11_out;
  wire sig_addr_posted_cntr_max;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire [6:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_halt_reg_dly3_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_4_n_0;
  wire sig_next_calc_error_reg_i_7_0;
  wire sig_next_calc_error_reg_i_8_n_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_single_dbeat_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h08020200)) 
    FIFO_Full_i_1__2
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_rd_empty),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I4(sig_wr_fifo),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h9AAA65559AAA9AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(p_11_out),
        .I4(sig_rd_empty),
        .I5(sig_dqual_reg_empty_reg),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I1(sig_rd_empty),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_wr_fifo),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h7078F1F0)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(sig_wr_fifo),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I2(sig_rd_empty),
        .I3(sig_dqual_reg_empty_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sig_dqual_reg_empty_reg),
        .I3(out[0]),
        .O(\sig_dbeat_cntr_reg[7] [0]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(out[1]),
        .O(\sig_dbeat_cntr_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(sig_dqual_reg_empty_reg),
        .I5(out[2]),
        .O(\sig_dbeat_cntr_reg[7] [2]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(Q[4]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(Q[3]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(out[3]),
        .O(\sig_dbeat_cntr_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\sig_dbeat_cntr_reg[5] ),
        .I3(Q[4]),
        .I4(sig_dqual_reg_empty_reg),
        .I5(out[4]),
        .O(\sig_dbeat_cntr_reg[7] [4]));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(Q[6]),
        .I1(\sig_dbeat_cntr_reg[6] ),
        .I2(sig_dqual_reg_empty_reg),
        .I3(out[5]),
        .O(\sig_dbeat_cntr_reg[7] [5]));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_dbeat_cntr_eq_0),
        .I1(sig_dqual_reg_full_reg),
        .I2(sig_dqual_reg_empty_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(Q[7]),
        .I1(\sig_dbeat_cntr_reg[6] ),
        .I2(Q[6]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(out[6]),
        .O(\sig_dbeat_cntr_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    sig_last_dbeat_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_dqual_reg_full_reg),
        .I3(sig_single_dbeat_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_dqual_reg_empty_reg),
        .O(sig_ld_new_cmd_reg_reg));
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_calc_error_reg_reg));
  LUT5 #(
    .INIT(32'hA8888888)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_next_calc_error_reg_i_4_n_0),
        .I1(sig_dqual_reg_empty),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_dqual_reg_full_reg),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'h000000000000000B)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_stat2wsc_status_ready),
        .I1(wsc2stat_status_valid),
        .I2(sig_wdc_status_going_full),
        .I3(sig_rd_empty),
        .I4(sig_next_calc_error_reg),
        .I5(sig_addr_posted_cntr_max),
        .O(sig_next_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h2220000000000000)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_empty_reg_1),
        .I3(sig_dqual_reg_empty_reg_2),
        .I4(sig_dqual_reg_empty_reg_3),
        .I5(sig_halt_reg_dly3_reg),
        .O(sig_dqual_reg_full_reg));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_6
       (.I0(\GEN_INDET_BTT.lsig_eop_reg_i_2_0 [2]),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_i_2_0 [1]),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_i_2_0 [0]),
        .O(sig_addr_posted_cntr_max));
  LUT6 #(
    .INIT(64'h2A2A2A2A2A2A2A22)) 
    sig_next_calc_error_reg_i_7
       (.I0(sig_next_calc_error_reg_i_8_n_0),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_i_2 ),
        .I2(sig_next_calc_error_reg),
        .I3(\GEN_INDET_BTT.lsig_eop_reg_i_2_0 [2]),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_i_2_0 [1]),
        .I5(\GEN_INDET_BTT.lsig_eop_reg_i_2_0 [0]),
        .O(sig_halt_reg_dly3_reg));
  LUT6 #(
    .INIT(64'h55545550FFFCFFFC)) 
    sig_next_calc_error_reg_i_8
       (.I0(sig_dqual_reg_empty_reg_1),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_i_2_0 [0]),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_i_2_0 [1]),
        .I3(\GEN_INDET_BTT.lsig_eop_reg_i_2_0 [2]),
        .I4(sig_next_calc_error_reg_i_7_0),
        .I5(sig_last_mmap_dbeat_reg),
        .O(sig_next_calc_error_reg_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module CNNA_BD_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_2
   (sig_halt_reg_reg,
    fifo_full_p1,
    Q,
    sig_data2addr_stop_req,
    FIFO_Full_reg,
    sig_wr_fifo,
    p_22_out,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_halt_reg_reg;
  output fifo_full_p1;
  output [1:0]Q;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg;
  input sig_wr_fifo;
  input p_22_out;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_22_out;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0451510000000000)) 
    FIFO_Full_i_1__1
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg),
        .I2(sig_data2addr_stop_req),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(sig_halt_reg_reg),
        .I1(p_22_out),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(p_22_out),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(sig_halt_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7F7F7F80018080)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_data2addr_stop_req),
        .I4(FIFO_Full_reg),
        .I5(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_data2addr_stop_req),
        .I1(FIFO_Full_reg),
        .I2(sig_rd_empty),
        .O(sig_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module CNNA_BD_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3
   (fifo_full_p1,
    Q,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    D,
    sig_wr_fifo,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    p_9_out,
    sig_sm_pop_cmd_fifo_reg,
    out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_need_cmd_flush,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [0:0]D;
  input sig_wr_fifo;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input p_9_out;
  input sig_sm_pop_cmd_fifo_reg;
  input [0:0]out;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_need_cmd_flush;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire p_9_out;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_i_2_n_0;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__3
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0000320000FF3000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(sig_need_cmd_flush),
        .I1(Q[2]),
        .I2(out),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(p_9_out),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(Q[1]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h00000000008A0000)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(sig_sm_pop_cmd_fifo_reg),
        .I1(Q[2]),
        .I2(out),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I5(sig_sm_pop_cmd_fifo_i_2_n_0),
        .O(sig_sm_ld_dre_cmd_ns));
  LUT6 #(
    .INIT(64'h00E000E0000000E0)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(sig_sm_pop_cmd_fifo_i_2_n_0),
        .I1(sig_sm_pop_cmd_fifo_reg),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I4(out),
        .I5(Q[2]),
        .O(sig_sm_pop_cmd_fifo_ns));
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I1(sig_need_cmd_flush),
        .I2(Q[2]),
        .O(sig_sm_pop_cmd_fifo_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module CNNA_BD_axi_dma_0_0_dynshreg_f
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    wsc2stat_status,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sel,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]wsc2stat_status;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sel;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:2]addr;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire [0:0]out;
  wire sel;
  wire [0:0]sig_wresp_sfifo_out;
  wire [1:0]wsc2stat_status;

  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(wsc2stat_status[0]),
        .I1(sig_wresp_sfifo_out),
        .I2(out),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(wsc2stat_status[1]),
        .I1(out),
        .I2(sig_wresp_sfifo_out),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module CNNA_BD_axi_dma_0_0_dynshreg_f__parameterized0
   (D,
    sig_wr_fifo,
    out,
    p_0_in,
    E,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_data2wsc_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ,
    wsc2stat_status,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in,
    m_axi_s2mm_aclk);
  output [2:0]D;
  output sig_wr_fifo;
  output [28:0]out;
  output p_0_in;
  output [0:0]E;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [3:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input sig_data2wsc_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ;
  input [2:0]wsc2stat_status;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [28:0]in;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [3:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [28:0]in;
  wire m_axi_s2mm_aclk;
  wire [28:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire \sig_wdc_statcnt[3]_i_3_n_0 ;
  wire sig_wr_fifo;
  wire [2:0]wsc2stat_status;

  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(wsc2stat_status[0]),
        .I1(out[0]),
        .O(p_4_out));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(out[0]),
        .I1(wsc2stat_status[0]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .I3(wsc2stat_status[1]),
        .I4(wsc2stat_status[2]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h2300)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(out[0]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [3]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I3(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(out[1]),
        .O(p_0_in));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][15]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][16]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][17]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][18]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][19]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][20]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][21]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][22]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][23]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][24]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][25]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][26]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][27]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][28]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][28]_srl6_i_1 
       (.I0(sig_data2wsc_valid),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  LUT6 #(
    .INIT(64'hDD2022DDDD2222DD)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6666666666466662)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF2000FFBA0045)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(Q[0]),
        .I1(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \sig_wdc_statcnt[3]_i_3 
       (.I0(sig_coelsc_reg_empty),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I2(out[0]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [3]),
        .O(\sig_wdc_statcnt[3]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module CNNA_BD_axi_dma_0_0_dynshreg_f__parameterized1
   (sig_wr_fifo,
    D,
    out,
    \sig_next_strt_offset_reg[2] ,
    \sig_next_strt_offset_reg[3] ,
    \sig_next_strt_offset_reg[2]_0 ,
    \sig_next_strt_offset_reg[2]_1 ,
    \sig_next_strt_offset_reg[2]_2 ,
    \sig_next_strt_offset_reg[2]_3 ,
    \sig_next_strt_offset_reg[2]_4 ,
    p_9_out,
    sig_curr_eof_reg_reg,
    sig_curr_eof_reg_reg_0,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_need_cmd_flush,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ,
    \sig_next_strt_offset_reg[3]_0 ,
    Q,
    in,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output [1:0]D;
  output [32:0]out;
  output [1:0]\sig_next_strt_offset_reg[2] ;
  output \sig_next_strt_offset_reg[3] ;
  output [0:0]\sig_next_strt_offset_reg[2]_0 ;
  output \sig_next_strt_offset_reg[2]_1 ;
  output \sig_next_strt_offset_reg[2]_2 ;
  output \sig_next_strt_offset_reg[2]_3 ;
  output \sig_next_strt_offset_reg[2]_4 ;
  input p_9_out;
  input sig_curr_eof_reg_reg;
  input sig_curr_eof_reg_reg_0;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_need_cmd_flush;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  input [3:0]\sig_next_strt_offset_reg[3]_0 ;
  input [2:0]Q;
  input [32:0]in;
  input m_axi_s2mm_aclk;

  wire [1:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  wire [2:0]Q;
  wire [32:0]in;
  wire m_axi_s2mm_aclk;
  wire [32:0]out;
  wire p_9_out;
  wire sig_curr_eof_reg_reg;
  wire sig_curr_eof_reg_reg_0;
  wire sig_need_cmd_flush;
  wire \sig_next_strt_offset[3]_i_2_n_0 ;
  wire [1:0]\sig_next_strt_offset_reg[2] ;
  wire [0:0]\sig_next_strt_offset_reg[2]_0 ;
  wire \sig_next_strt_offset_reg[2]_1 ;
  wire \sig_next_strt_offset_reg[2]_2 ;
  wire \sig_next_strt_offset_reg[2]_3 ;
  wire \sig_next_strt_offset_reg[2]_4 ;
  wire \sig_next_strt_offset_reg[3] ;
  wire [3:0]\sig_next_strt_offset_reg[3]_0 ;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h4343634343437373)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [1]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [2]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [0]),
        .I3(sig_need_cmd_flush),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(out[32]),
        .I1(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC8888CCCF8888)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [0]),
        .I3(out[31]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [1]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00F000F000000070)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(sig_need_cmd_flush),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [1]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [2]),
        .I4(out[32]),
        .I5(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6966666699996966)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_1 
       (.I0(out[2]),
        .I1(\sig_next_strt_offset_reg[3]_0 [2]),
        .I2(\sig_next_strt_offset_reg[3]_0 [0]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\sig_next_strt_offset_reg[3]_0 [1]),
        .O(\sig_next_strt_offset_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6966666699996966)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__0_i_1 
       (.I0(out[2]),
        .I1(\sig_next_strt_offset_reg[3]_0 [2]),
        .I2(\sig_next_strt_offset_reg[3]_0 [0]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\sig_next_strt_offset_reg[3]_0 [1]),
        .O(\sig_next_strt_offset_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h6966666699996966)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__1_i_1 
       (.I0(out[2]),
        .I1(\sig_next_strt_offset_reg[3]_0 [2]),
        .I2(\sig_next_strt_offset_reg[3]_0 [0]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\sig_next_strt_offset_reg[3]_0 [1]),
        .O(\sig_next_strt_offset_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h6966666699996966)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__2_i_1 
       (.I0(out[2]),
        .I1(\sig_next_strt_offset_reg[3]_0 [2]),
        .I2(\sig_next_strt_offset_reg[3]_0 [0]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\sig_next_strt_offset_reg[3]_0 [1]),
        .O(\sig_next_strt_offset_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h6966666699996966)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep_i_1 
       (.I0(out[2]),
        .I1(\sig_next_strt_offset_reg[3]_0 [2]),
        .I2(\sig_next_strt_offset_reg[3]_0 [0]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\sig_next_strt_offset_reg[3]_0 [1]),
        .O(\sig_next_strt_offset_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_5 
       (.I0(out[3]),
        .I1(\sig_next_strt_offset_reg[3]_0 [3]),
        .I2(out[2]),
        .I3(\sig_next_strt_offset_reg[3]_0 [2]),
        .O(\sig_next_strt_offset_reg[3] ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(p_9_out),
        .I1(sig_curr_eof_reg_reg),
        .I2(sig_curr_eof_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(out[4]),
        .I1(\sig_next_strt_offset_reg[3]_0 [0]),
        .O(\sig_next_strt_offset_reg[2] [0]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \sig_next_strt_offset[3]_i_1 
       (.I0(out[6]),
        .I1(\sig_next_strt_offset[3]_i_2_n_0 ),
        .I2(\sig_next_strt_offset_reg[3]_0 [2]),
        .I3(\sig_next_strt_offset_reg[3]_0 [3]),
        .I4(out[7]),
        .O(\sig_next_strt_offset_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \sig_next_strt_offset[3]_i_2 
       (.I0(out[4]),
        .I1(\sig_next_strt_offset_reg[3]_0 [0]),
        .I2(out[5]),
        .I3(\sig_next_strt_offset_reg[3]_0 [1]),
        .O(\sig_next_strt_offset[3]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module CNNA_BD_axi_dma_0_0_dynshreg_f__parameterized2
   (sig_wr_fifo,
    p_0_in,
    out,
    p_22_out,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    in,
    Q,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output p_0_in;
  output [42:0]out;
  input p_22_out;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input [41:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(p_22_out),
        .I1(sig_calc_error_reg_reg),
        .I2(sig_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[41]),
        .Q(out[42]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[42]),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module CNNA_BD_axi_dma_0_0_dynshreg_f__parameterized3
   (D,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_last_dbeat3_out,
    sig_single_dbeat2_out,
    \sig_dbeat_cntr_reg[0] ,
    sig_wr_fifo,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[0]_0 ,
    sig_last_dbeat_reg,
    sig_dbeat_cntr_eq_1,
    Q,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    p_11_out,
    sig_next_calc_error_reg_reg_1,
    sig_next_calc_error_reg_reg_2,
    m_axi_s2mm_aclk);
  output [2:0]D;
  output [13:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_last_dbeat3_out;
  output sig_single_dbeat2_out;
  output [0:0]\sig_dbeat_cntr_reg[0] ;
  output sig_wr_fifo;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_first_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input sig_last_dbeat_reg;
  input sig_dbeat_cntr_eq_1;
  input [0:0]Q;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input p_11_out;
  input [14:0]sig_next_calc_error_reg_reg_1;
  input [1:0]sig_next_calc_error_reg_reg_2;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire [13:0]out;
  wire p_11_out;
  wire [8:8]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_dbeat_cntr_eq_1;
  wire [0:0]\sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_last_dbeat3_out;
  wire sig_last_dbeat_i_8_n_0;
  wire sig_last_dbeat_reg;
  wire sig_new_len_eq_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [14:0]sig_next_calc_error_reg_reg_1;
  wire [1:0]sig_next_calc_error_reg_reg_2;
  wire sig_single_dbeat2_out;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[14]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[13]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[12]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[11]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[10]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[9]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[8]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[7]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[6]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[5]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[4]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg_reg_0),
        .I2(p_11_out),
        .O(sig_wr_fifo));
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out),
        .I1(\sig_dbeat_cntr_reg[0]_0 ),
        .I2(Q),
        .O(\sig_dbeat_cntr_reg[0] ));
  LUT6 #(
    .INIT(64'h222200A02222A0A0)) 
    sig_first_dbeat_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_new_len_eq_0),
        .I2(sig_first_dbeat_reg),
        .I3(sig_first_dbeat_reg_0),
        .I4(\sig_dbeat_cntr_reg[0]_0 ),
        .I5(sig_last_dbeat_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hB8880000)) 
    sig_last_dbeat_i_2
       (.I0(sig_new_len_eq_0),
        .I1(\sig_dbeat_cntr_reg[0]_0 ),
        .I2(sig_last_dbeat_reg),
        .I3(sig_dbeat_cntr_eq_1),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_last_dbeat3_out));
  LUT5 #(
    .INIT(32'h00010000)) 
    sig_last_dbeat_i_4
       (.I0(out[7]),
        .I1(out[8]),
        .I2(out[9]),
        .I3(out[10]),
        .I4(sig_last_dbeat_i_8_n_0),
        .O(sig_new_len_eq_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_8
       (.I0(out[4]),
        .I1(sig_cmd_fifo_data_out),
        .I2(out[6]),
        .I3(out[5]),
        .O(sig_last_dbeat_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_next_strt_strb_reg[0]_i_1 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \sig_next_strt_strb_reg[12]_i_1 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .O(D[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_strt_strb_reg[7]_i_1 
       (.I0(out[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_single_dbeat_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_new_len_eq_0),
        .I2(\sig_dbeat_cntr_reg[0]_0 ),
        .O(sig_single_dbeat2_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module CNNA_BD_axi_dma_0_0_srl_fifo_f
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    m_axi_s2mm_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wsc2stat_status,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \sig_addr_posted_cntr_reg[3] ,
    Q,
    sig_inhibit_rdy_n,
    sig_halt_reg,
    m_axi_s2mm_bvalid,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [1:0]wsc2stat_status;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input \sig_addr_posted_cntr_reg[3] ;
  input [3:0]Q;
  input sig_inhibit_rdy_n;
  input sig_halt_reg;
  input m_axi_s2mm_bvalid;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire \sig_addr_posted_cntr_reg[3] ;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire [1:0]wsc2stat_status;

  CNNA_BD_axi_dma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[3] (\sig_addr_posted_cntr_reg[3] ),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module CNNA_BD_axi_dma_0_0_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    D,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    p_0_in,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    p_4_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    wsc2stat_status,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg;
  output [2:0]D;
  output [28:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output p_0_in;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output p_4_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [2:0]wsc2stat_status;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [28:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [28:0]in;
  wire m_axi_s2mm_aclk;
  wire [28:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_stream_rst;
  wire [2:0]wsc2stat_status;

  CNNA_BD_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module CNNA_BD_axi_dma_0_0_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    Q,
    D,
    out,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    \sig_next_strt_offset_reg[2] ,
    \sig_next_strt_offset_reg[3] ,
    \sig_next_strt_offset_reg[2]_0 ,
    \sig_next_strt_offset_reg[2]_1 ,
    \sig_next_strt_offset_reg[2]_2 ,
    \sig_next_strt_offset_reg[2]_3 ,
    \sig_next_strt_offset_reg[2]_4 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0] ,
    p_9_out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_need_cmd_flush,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ,
    \sig_next_strt_offset_reg[3]_0 ,
    in);
  output FIFO_Full_reg;
  output [0:0]Q;
  output [2:0]D;
  output [31:0]out;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [1:0]\sig_next_strt_offset_reg[2] ;
  output \sig_next_strt_offset_reg[3] ;
  output [0:0]\sig_next_strt_offset_reg[2]_0 ;
  output \sig_next_strt_offset_reg[2]_1 ;
  output \sig_next_strt_offset_reg[2]_2 ;
  output \sig_next_strt_offset_reg[2]_3 ;
  output \sig_next_strt_offset_reg[2]_4 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input p_9_out;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_need_cmd_flush;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  input [3:0]\sig_next_strt_offset_reg[3]_0 ;
  input [32:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [32:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]out;
  wire p_9_out;
  wire sig_need_cmd_flush;
  wire [1:0]\sig_next_strt_offset_reg[2] ;
  wire [0:0]\sig_next_strt_offset_reg[2]_0 ;
  wire \sig_next_strt_offset_reg[2]_1 ;
  wire \sig_next_strt_offset_reg[2]_2 ;
  wire \sig_next_strt_offset_reg[2]_3 ;
  wire \sig_next_strt_offset_reg[2]_4 ;
  wire \sig_next_strt_offset_reg[3] ;
  wire [3:0]\sig_next_strt_offset_reg[3]_0 ;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  CNNA_BD_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_9_out(p_9_out),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .\sig_next_strt_offset_reg[2] (\sig_next_strt_offset_reg[2] ),
        .\sig_next_strt_offset_reg[2]_0 (\sig_next_strt_offset_reg[2]_0 ),
        .\sig_next_strt_offset_reg[2]_1 (\sig_next_strt_offset_reg[2]_1 ),
        .\sig_next_strt_offset_reg[2]_2 (\sig_next_strt_offset_reg[2]_2 ),
        .\sig_next_strt_offset_reg[2]_3 (\sig_next_strt_offset_reg[2]_3 ),
        .\sig_next_strt_offset_reg[2]_4 (\sig_next_strt_offset_reg[2]_4 ),
        .\sig_next_strt_offset_reg[3] (\sig_next_strt_offset_reg[3] ),
        .\sig_next_strt_offset_reg[3]_0 (\sig_next_strt_offset_reg[3]_0 ),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module CNNA_BD_axi_dma_0_0_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    sig_halt_reg_reg,
    p_0_in,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    FIFO_Full_reg_0,
    p_22_out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    in);
  output FIFO_Full_reg;
  output sig_halt_reg_reg;
  output p_0_in;
  output [42:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_0;
  input p_22_out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_stream_rst;

  CNNA_BD_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module CNNA_BD_axi_dma_0_0_srl_fifo_f__parameterized3
   (FIFO_Full_reg,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    D,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_dqual_reg_full_reg,
    \sig_dbeat_cntr_reg[7] ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    sig_last_dbeat3_out,
    sig_ld_new_cmd_reg_reg,
    sig_single_dbeat2_out,
    sig_halt_reg_dly3_reg,
    sig_inhibit_rdy_n_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_dbeat_cntr_eq_0,
    sig_first_dbeat_reg_0,
    sig_dbeat_cntr_eq_1,
    sig_ld_new_cmd_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    p_11_out,
    \sig_dbeat_cntr_reg[6] ,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg_0,
    sig_stat2wsc_status_ready,
    wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_dqual_reg_empty_reg_3,
    \GEN_INDET_BTT.lsig_eop_reg_i_2 ,
    \GEN_INDET_BTT.lsig_eop_reg_i_2_0 ,
    sig_next_calc_error_reg_i_7,
    sig_last_mmap_dbeat_reg,
    sig_csm_ld_xfer,
    sig_next_calc_error_reg_reg_1);
  output FIFO_Full_reg;
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output [2:0]D;
  output [6:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_dqual_reg_full_reg;
  output [7:0]\sig_dbeat_cntr_reg[7] ;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output sig_last_dbeat3_out;
  output sig_ld_new_cmd_reg_reg;
  output sig_single_dbeat2_out;
  output sig_halt_reg_dly3_reg;
  output sig_inhibit_rdy_n_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_first_dbeat_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_dbeat_cntr_eq_0;
  input sig_first_dbeat_reg_0;
  input sig_dbeat_cntr_eq_1;
  input sig_ld_new_cmd_reg;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input p_11_out;
  input \sig_dbeat_cntr_reg[6] ;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_stat2wsc_status_ready;
  input wsc2stat_status_valid;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_dqual_reg_empty_reg_3;
  input \GEN_INDET_BTT.lsig_eop_reg_i_2 ;
  input [2:0]\GEN_INDET_BTT.lsig_eop_reg_i_2_0 ;
  input sig_next_calc_error_reg_i_7;
  input sig_last_mmap_dbeat_reg;
  input sig_csm_ld_xfer;
  input [14:0]sig_next_calc_error_reg_reg_1;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INDET_BTT.lsig_eop_reg_i_2 ;
  wire [2:0]\GEN_INDET_BTT.lsig_eop_reg_i_2_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [6:0]out;
  wire p_11_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_csm_ld_xfer;
  wire sig_dbeat_cntr_eq_0;
  wire sig_dbeat_cntr_eq_1;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_dly3_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat3_out;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_7;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [14:0]sig_next_calc_error_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_single_dbeat2_out;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire wsc2stat_status_valid;

  CNNA_BD_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_INDET_BTT.lsig_eop_reg_i_2 (\GEN_INDET_BTT.lsig_eop_reg_i_2 ),
        .\GEN_INDET_BTT.lsig_eop_reg_i_2_0 (\GEN_INDET_BTT.lsig_eop_reg_i_2_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .sig_csm_ld_xfer(sig_csm_ld_xfer),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .sig_dbeat_cntr_eq_1(sig_dbeat_cntr_eq_1),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_3),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_dly3_reg(sig_halt_reg_dly3_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat3_out(sig_last_dbeat3_out),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_7(sig_next_calc_error_reg_i_7),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_single_dbeat2_out(sig_single_dbeat2_out),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .wsc2stat_status_valid(wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module CNNA_BD_axi_dma_0_0_srl_fifo_rbu_f
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    m_axi_s2mm_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wsc2stat_status,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \sig_addr_posted_cntr_reg[3] ,
    Q,
    sig_inhibit_rdy_n,
    sig_halt_reg,
    m_axi_s2mm_bvalid,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [1:0]wsc2stat_status;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input \sig_addr_posted_cntr_reg[3] ;
  input [3:0]Q;
  input sig_inhibit_rdy_n;
  input sig_halt_reg;
  input m_axi_s2mm_bvalid;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire \sig_addr_posted_cntr_reg[3] ;
  wire sig_decr_addr_posted_cntr5_out;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [1:0]wsc2stat_status;

  CNNA_BD_axi_dma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  CNNA_BD_axi_dma_0_0_dynshreg_f DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .out(out),
        .sel(sig_wr_fifo),
        .wsc2stat_status(wsc2stat_status));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    m_axi_s2mm_bready_INST_0
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_halt_reg),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'hFDDD22222222DDDD)) 
    \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(\sig_addr_posted_cntr_reg[3] ),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFD22FF00FF0022DD)) 
    \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(\sig_addr_posted_cntr_reg[3] ),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[3] ),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'hF2F0F0F0F0F0F02D)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(\sig_addr_posted_cntr_reg[3] ),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_addr_posted_cntr[3]_i_3 
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_s2mm_bvalid),
        .O(sig_decr_addr_posted_cntr5_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module CNNA_BD_axi_dma_0_0_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    D,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    p_0_in,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    p_4_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    wsc2stat_status,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg_0;
  output [2:0]D;
  output [28:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output p_0_in;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output p_4_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [2:0]wsc2stat_status;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [28:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [28:0]in;
  wire m_axi_s2mm_aclk;
  wire [28:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [2:0]wsc2stat_status;

  CNNA_BD_axi_dma_0_0_cntr_incr_decr_addn_f_1 CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  CNNA_BD_axi_dma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 (FIFO_Full_reg_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_wr_fifo(sig_wr_fifo),
        .wsc2stat_status(wsc2stat_status));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module CNNA_BD_axi_dma_0_0_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    Q,
    D,
    out,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    \sig_next_strt_offset_reg[2] ,
    \sig_next_strt_offset_reg[3] ,
    \sig_next_strt_offset_reg[2]_0 ,
    \sig_next_strt_offset_reg[2]_1 ,
    \sig_next_strt_offset_reg[2]_2 ,
    \sig_next_strt_offset_reg[2]_3 ,
    \sig_next_strt_offset_reg[2]_4 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0] ,
    p_9_out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_need_cmd_flush,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ,
    \sig_next_strt_offset_reg[3]_0 ,
    in);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output [2:0]D;
  output [31:0]out;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [1:0]\sig_next_strt_offset_reg[2] ;
  output \sig_next_strt_offset_reg[3] ;
  output [0:0]\sig_next_strt_offset_reg[2]_0 ;
  output \sig_next_strt_offset_reg[2]_1 ;
  output \sig_next_strt_offset_reg[2]_2 ;
  output \sig_next_strt_offset_reg[2]_3 ;
  output \sig_next_strt_offset_reg[2]_4 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input p_9_out;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_need_cmd_flush;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  input [3:0]\sig_next_strt_offset_reg[3]_0 ;
  input [32:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire FIFO_Full_reg_0;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [32:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]out;
  wire p_9_out;
  wire [41:41]sig_cmd_fifo_data_out;
  wire sig_need_cmd_flush;
  wire [1:0]\sig_next_strt_offset_reg[2] ;
  wire [0:0]\sig_next_strt_offset_reg[2]_0 ;
  wire \sig_next_strt_offset_reg[2]_1 ;
  wire \sig_next_strt_offset_reg[2]_2 ;
  wire \sig_next_strt_offset_reg[2]_3 ;
  wire \sig_next_strt_offset_reg[2]_4 ;
  wire \sig_next_strt_offset_reg[3] ;
  wire [3:0]\sig_next_strt_offset_reg[3]_0 ;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  CNNA_BD_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[2]),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .p_9_out(p_9_out),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  CNNA_BD_axi_dma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.D(D[1:0]),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out}),
        .p_9_out(p_9_out),
        .sig_curr_eof_reg_reg(FIFO_Full_reg_0),
        .sig_curr_eof_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .\sig_next_strt_offset_reg[2] (\sig_next_strt_offset_reg[2] ),
        .\sig_next_strt_offset_reg[2]_0 (\sig_next_strt_offset_reg[2]_0 ),
        .\sig_next_strt_offset_reg[2]_1 (\sig_next_strt_offset_reg[2]_1 ),
        .\sig_next_strt_offset_reg[2]_2 (\sig_next_strt_offset_reg[2]_2 ),
        .\sig_next_strt_offset_reg[2]_3 (\sig_next_strt_offset_reg[2]_3 ),
        .\sig_next_strt_offset_reg[2]_4 (\sig_next_strt_offset_reg[2]_4 ),
        .\sig_next_strt_offset_reg[3] (\sig_next_strt_offset_reg[3] ),
        .\sig_next_strt_offset_reg[3]_0 (\sig_next_strt_offset_reg[3]_0 ),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module CNNA_BD_axi_dma_0_0_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    sig_halt_reg_reg,
    p_0_in,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    FIFO_Full_reg_1,
    p_22_out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    in);
  output FIFO_Full_reg_0;
  output sig_halt_reg_reg;
  output p_0_in;
  output [42:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_1;
  input p_22_out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [41:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire fifo_full_p1;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  CNNA_BD_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_2 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_22_out(p_22_out),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  CNNA_BD_axi_dma_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module CNNA_BD_axi_dma_0_0_srl_fifo_rbu_f__parameterized3
   (FIFO_Full_reg_0,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    D,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_dqual_reg_full_reg,
    \sig_dbeat_cntr_reg[7] ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    sig_last_dbeat3_out,
    sig_ld_new_cmd_reg_reg,
    sig_single_dbeat2_out,
    sig_halt_reg_dly3_reg,
    sig_inhibit_rdy_n_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_dbeat_cntr_eq_0,
    sig_first_dbeat_reg_0,
    sig_dbeat_cntr_eq_1,
    sig_ld_new_cmd_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    p_11_out,
    \sig_dbeat_cntr_reg[6] ,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg_0,
    sig_stat2wsc_status_ready,
    wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_dqual_reg_empty_reg_3,
    \GEN_INDET_BTT.lsig_eop_reg_i_2 ,
    \GEN_INDET_BTT.lsig_eop_reg_i_2_0 ,
    sig_next_calc_error_reg_i_7,
    sig_last_mmap_dbeat_reg,
    sig_csm_ld_xfer,
    sig_next_calc_error_reg_reg_1);
  output FIFO_Full_reg_0;
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output [2:0]D;
  output [6:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_dqual_reg_full_reg;
  output [7:0]\sig_dbeat_cntr_reg[7] ;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output sig_last_dbeat3_out;
  output sig_ld_new_cmd_reg_reg;
  output sig_single_dbeat2_out;
  output sig_halt_reg_dly3_reg;
  output sig_inhibit_rdy_n_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_first_dbeat_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_dbeat_cntr_eq_0;
  input sig_first_dbeat_reg_0;
  input sig_dbeat_cntr_eq_1;
  input sig_ld_new_cmd_reg;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input p_11_out;
  input \sig_dbeat_cntr_reg[6] ;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_stat2wsc_status_ready;
  input wsc2stat_status_valid;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_dqual_reg_empty_reg_3;
  input \GEN_INDET_BTT.lsig_eop_reg_i_2 ;
  input [2:0]\GEN_INDET_BTT.lsig_eop_reg_i_2_0 ;
  input sig_next_calc_error_reg_i_7;
  input sig_last_mmap_dbeat_reg;
  input sig_csm_ld_xfer;
  input [14:0]sig_next_calc_error_reg_reg_1;

  wire CNTR_INCR_DECR_ADDN_F_I_n_14;
  wire CNTR_INCR_DECR_ADDN_F_I_n_15;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \GEN_INDET_BTT.lsig_eop_reg_i_2 ;
  wire [2:0]\GEN_INDET_BTT.lsig_eop_reg_i_2_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [6:0]out;
  wire p_11_out;
  wire [15:9]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_csm_ld_xfer;
  wire sig_dbeat_cntr_eq_0;
  wire sig_dbeat_cntr_eq_1;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_dly3_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat3_out;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_7;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [14:0]sig_next_calc_error_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_single_dbeat2_out;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire wsc2stat_status_valid;

  CNNA_BD_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .\GEN_INDET_BTT.lsig_eop_reg_i_2 (\GEN_INDET_BTT.lsig_eop_reg_i_2 ),
        .\GEN_INDET_BTT.lsig_eop_reg_i_2_0 (\GEN_INDET_BTT.lsig_eop_reg_i_2_0 ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 ({CNTR_INCR_DECR_ADDN_F_I_n_14,CNTR_INCR_DECR_ADDN_F_I_n_15}),
        .Q(Q),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .p_11_out(p_11_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] [7:1]),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_3),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_halt_reg_dly3_reg(sig_halt_reg_dly3_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_7_0(sig_next_calc_error_reg_i_7),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_single_dbeat_reg(sig_first_dbeat_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(sig_wr_fifo),
        .wsc2stat_status_valid(wsc2stat_status_valid));
  CNNA_BD_axi_dma_0_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(D),
        .Q(Q[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[6:4],sig_cmd_fifo_data_out,out[3:0]}),
        .p_11_out(p_11_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .sig_dbeat_cntr_eq_1(sig_dbeat_cntr_eq_1),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[7] [0]),
        .\sig_dbeat_cntr_reg[0]_0 (sig_dqual_reg_empty_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg),
        .sig_last_dbeat3_out(sig_last_dbeat3_out),
        .sig_last_dbeat_reg(sig_dqual_reg_full_reg),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_1),
        .sig_next_calc_error_reg_reg_2({CNTR_INCR_DECR_ADDN_F_I_n_14,CNTR_INCR_DECR_ADDN_F_I_n_15}),
        .sig_single_dbeat2_out(sig_single_dbeat2_out),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \sig_xfer_addr_reg[31]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(FIFO_Full_reg_0),
        .I2(p_11_out),
        .I3(sig_csm_ld_xfer),
        .O(sig_inhibit_rdy_n_reg));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module CNNA_BD_axi_dma_0_0_sync_fifo_fg
   (full,
    dout,
    empty,
    rst,
    sig_flush_db2_reg,
    sig_dre_tvalid_i_reg,
    sig_flush_db2_reg_0,
    sig_flush_db2_reg_1,
    sig_flush_db2_reg_2,
    sig_flush_db2_reg_3,
    sig_flush_db2_reg_4,
    sig_flush_db2_reg_5,
    sig_flush_db2_reg_6,
    \sig_strb_reg_out_reg[14] ,
    \gen_fwft.empty_fwft_i_reg ,
    sig_flush_db1_reg,
    sig_flush_db1_reg_0,
    sig_flush_db1_reg_1,
    sig_flush_db1_reg_2,
    sig_flush_db1_reg_3,
    sig_flush_db1_reg_4,
    sig_flush_db1_reg_5,
    sig_flush_db1_reg_6,
    sig_flush_db1_reg_7,
    sig_flush_db1_reg_8,
    sig_flush_db1_reg_9,
    sig_flush_db1_reg_10,
    sig_flush_db1_reg_11,
    sig_flush_db1_reg_12,
    sig_flush_db1_reg_13,
    sig_flush_db1_reg_14,
    sig_flush_db2_reg_7,
    sig_flush_db2_reg_8,
    sig_flush_db2_reg_9,
    sig_flush_db2_reg_10,
    sig_flush_db2_reg_11,
    sig_flush_db2_reg_12,
    sig_flush_db2_reg_13,
    sig_flush_db2_reg_14,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ,
    \sig_strb_reg_out_reg[11] ,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[1] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ,
    \gen_fwft.empty_fwft_i_reg_1 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_fwft.empty_fwft_i_reg_2 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_fwft.empty_fwft_i_reg_3 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ,
    \sig_strb_reg_out_reg[15] ,
    sig_flush_db1_reg_15,
    m_axi_s2mm_aclk,
    din,
    sig_rd_fifo,
    sig_flush_db2,
    sig_flush_db1,
    Q,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_dre2ibtt_tvalid,
    sig_ibtt2dre_tready,
    sig_dre_halted,
    out,
    sig_eop_halt_xfer,
    sig_scatter2dre_tstrb,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ,
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 ,
    slice_insert_valid,
    sig_inhibit_rdy_n,
    sig_eop_sent_reg);
  output full;
  output [10:0]dout;
  output empty;
  output rst;
  output [0:0]sig_flush_db2_reg;
  output sig_dre_tvalid_i_reg;
  output [0:0]sig_flush_db2_reg_0;
  output [0:0]sig_flush_db2_reg_1;
  output [0:0]sig_flush_db2_reg_2;
  output [0:0]sig_flush_db2_reg_3;
  output [0:0]sig_flush_db2_reg_4;
  output [0:0]sig_flush_db2_reg_5;
  output [0:0]sig_flush_db2_reg_6;
  output [0:0]\sig_strb_reg_out_reg[14] ;
  output \gen_fwft.empty_fwft_i_reg ;
  output [0:0]sig_flush_db1_reg;
  output [0:0]sig_flush_db1_reg_0;
  output [0:0]sig_flush_db1_reg_1;
  output [0:0]sig_flush_db1_reg_2;
  output [0:0]sig_flush_db1_reg_3;
  output [0:0]sig_flush_db1_reg_4;
  output [0:0]sig_flush_db1_reg_5;
  output [0:0]sig_flush_db1_reg_6;
  output [0:0]sig_flush_db1_reg_7;
  output [0:0]sig_flush_db1_reg_8;
  output [0:0]sig_flush_db1_reg_9;
  output [0:0]sig_flush_db1_reg_10;
  output [0:0]sig_flush_db1_reg_11;
  output [0:0]sig_flush_db1_reg_12;
  output [0:0]sig_flush_db1_reg_13;
  output [0:0]sig_flush_db1_reg_14;
  output [0:0]sig_flush_db2_reg_7;
  output [0:0]sig_flush_db2_reg_8;
  output [0:0]sig_flush_db2_reg_9;
  output [0:0]sig_flush_db2_reg_10;
  output [0:0]sig_flush_db2_reg_11;
  output [0:0]sig_flush_db2_reg_12;
  output [0:0]sig_flush_db2_reg_13;
  output [0:0]sig_flush_db2_reg_14;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  output [0:0]\sig_strb_reg_out_reg[11] ;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_2 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_3 ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  output [0:0]\sig_strb_reg_out_reg[15] ;
  output sig_flush_db1_reg_15;
  input m_axi_s2mm_aclk;
  input [22:0]din;
  input sig_rd_fifo;
  input sig_flush_db2;
  input sig_flush_db1;
  input [15:0]Q;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_dre2ibtt_tvalid;
  input sig_ibtt2dre_tready;
  input sig_dre_halted;
  input out;
  input sig_eop_halt_xfer;
  input [6:0]sig_scatter2dre_tstrb;
  input \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  input [2:0]\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 ;
  input slice_insert_valid;
  input sig_inhibit_rdy_n;
  input sig_eop_sent_reg;

  wire \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_8_n_0 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [2:0]\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 ;
  wire \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6_n_0 ;
  wire \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_4_n_0 ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0 ;
  wire \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_4_n_0 ;
  wire \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_6_n_0 ;
  wire [15:0]Q;
  wire [22:0]din;
  wire [10:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_2 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_3 ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rst;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_tvalid_i_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_flush_db1;
  wire [0:0]sig_flush_db1_reg;
  wire [0:0]sig_flush_db1_reg_0;
  wire [0:0]sig_flush_db1_reg_1;
  wire [0:0]sig_flush_db1_reg_10;
  wire [0:0]sig_flush_db1_reg_11;
  wire [0:0]sig_flush_db1_reg_12;
  wire [0:0]sig_flush_db1_reg_13;
  wire [0:0]sig_flush_db1_reg_14;
  wire sig_flush_db1_reg_15;
  wire [0:0]sig_flush_db1_reg_2;
  wire [0:0]sig_flush_db1_reg_3;
  wire [0:0]sig_flush_db1_reg_4;
  wire [0:0]sig_flush_db1_reg_5;
  wire [0:0]sig_flush_db1_reg_6;
  wire [0:0]sig_flush_db1_reg_7;
  wire [0:0]sig_flush_db1_reg_8;
  wire [0:0]sig_flush_db1_reg_9;
  wire sig_flush_db2;
  wire [0:0]sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire [0:0]sig_flush_db2_reg_10;
  wire [0:0]sig_flush_db2_reg_11;
  wire [0:0]sig_flush_db2_reg_12;
  wire [0:0]sig_flush_db2_reg_13;
  wire [0:0]sig_flush_db2_reg_14;
  wire [0:0]sig_flush_db2_reg_2;
  wire [0:0]sig_flush_db2_reg_3;
  wire [0:0]sig_flush_db2_reg_4;
  wire [0:0]sig_flush_db2_reg_5;
  wire [0:0]sig_flush_db2_reg_6;
  wire [0:0]sig_flush_db2_reg_7;
  wire [0:0]sig_flush_db2_reg_8;
  wire [0:0]sig_flush_db2_reg_9;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n;
  wire sig_rd_fifo;
  wire [6:0]sig_scatter2dre_tstrb;
  wire [0:0]\sig_strb_reg_out_reg[11] ;
  wire [0:0]\sig_strb_reg_out_reg[14] ;
  wire [0:0]\sig_strb_reg_out_reg[15] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire [22:0]sig_tstrb_fifo_data_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_43 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[0]),
        .I4(sig_tstrb_fifo_data_out[0]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_14));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(sig_tstrb_fifo_data_out[0]),
        .I4(Q[0]),
        .O(sig_flush_db2_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0222)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ),
        .I2(Q[1]),
        .I3(sig_tstrb_fifo_data_out[1]),
        .O(\sig_strb_reg_out_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4 
       (.I0(sig_dre2ibtt_tvalid),
        .I1(sig_ibtt2dre_tready),
        .I2(sig_dre_halted),
        .I3(empty),
        .I4(out),
        .I5(sig_eop_halt_xfer),
        .O(sig_dre_tvalid_i_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_4_n_0 ),
        .I1(sig_scatter2dre_tstrb[2]),
        .I2(Q[2]),
        .I3(dout[0]),
        .I4(sig_scatter2dre_tstrb[3]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_8_n_0 ),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_8 
       (.I0(dout[1]),
        .I1(Q[4]),
        .I2(sig_tstrb_fifo_data_out[3]),
        .I3(Q[3]),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[10]),
        .I4(dout[5]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_4));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(dout[5]),
        .I4(Q[10]),
        .O(sig_flush_db2_reg_0));
  LUT6 #(
    .INIT(64'h00000000002A0000)) 
    \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_3 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(Q[11]),
        .I2(sig_tstrb_fifo_data_out[11]),
        .I3(sig_scatter2dre_tstrb[6]),
        .I4(sig_scatter2dre_tstrb[5]),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_4_n_0 ),
        .O(\sig_strb_reg_out_reg[11] ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[11]),
        .I4(sig_tstrb_fifo_data_out[11]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_3));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(sig_tstrb_fifo_data_out[11]),
        .I4(Q[11]),
        .O(sig_flush_db2_reg_11));
  LUT4 #(
    .INIT(16'h002A)) 
    \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_3 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(dout[6]),
        .I2(Q[12]),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_4_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[12]),
        .I4(dout[6]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_2));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(dout[6]),
        .I4(Q[12]),
        .O(sig_flush_db2_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_3 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_4_n_0 ),
        .I1(\gen_fwft.empty_fwft_i_reg ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[13]),
        .I4(sig_tstrb_fifo_data_out[13]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_1));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(sig_tstrb_fifo_data_out[13]),
        .I4(Q[13]),
        .O(sig_flush_db2_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h07770000)) 
    \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_3 
       (.I0(Q[14]),
        .I1(sig_tstrb_fifo_data_out[14]),
        .I2(Q[15]),
        .I3(sig_tstrb_fifo_data_out[15]),
        .I4(\gen_fwft.empty_fwft_i_reg ),
        .O(\sig_strb_reg_out_reg[14] ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[14]),
        .I4(sig_tstrb_fifo_data_out[14]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_0));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(sig_tstrb_fifo_data_out[14]),
        .I4(Q[14]),
        .O(sig_flush_db2_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_3 
       (.I0(Q[15]),
        .I1(sig_tstrb_fifo_data_out[15]),
        .I2(\gen_fwft.empty_fwft_i_reg ),
        .O(\sig_strb_reg_out_reg[15] ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[15]),
        .I4(sig_tstrb_fifo_data_out[15]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(sig_tstrb_fifo_data_out[15]),
        .I4(Q[15]),
        .O(sig_flush_db2_reg));
  LUT5 #(
    .INIT(32'h04000404)) 
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_3 
       (.I0(empty),
        .I1(out),
        .I2(sig_eop_halt_xfer),
        .I3(sig_tstrb_fifo_data_out[22]),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .O(\gen_fwft.empty_fwft_i_reg ));
  LUT6 #(
    .INIT(64'hB0FBB0FBFFFFB0FB)) 
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_6 
       (.I0(sig_tstrb_fifo_data_out[16]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 [0]),
        .I2(sig_tstrb_fifo_data_out[17]),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 [1]),
        .I4(dout[7]),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_4 [2]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[1]),
        .I4(sig_tstrb_fifo_data_out[1]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_13));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(sig_tstrb_fifo_data_out[1]),
        .I4(Q[1]),
        .O(sig_flush_db2_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ),
        .O(\gen_fwft.empty_fwft_i_reg_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[2]),
        .I4(dout[0]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_12));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(dout[0]),
        .I4(Q[2]),
        .O(sig_flush_db2_reg_5));
  LUT6 #(
    .INIT(64'h00000000002A0000)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(Q[3]),
        .I2(sig_tstrb_fifo_data_out[3]),
        .I3(sig_scatter2dre_tstrb[1]),
        .I4(sig_scatter2dre_tstrb[0]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6_n_0 ),
        .O(\sig_strb_reg_out_reg[3] ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 
       (.I0(dout[2]),
        .I1(Q[5]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_4_n_0 ),
        .I3(Q[6]),
        .I4(dout[3]),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[3]),
        .I4(sig_tstrb_fifo_data_out[3]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_11));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(sig_tstrb_fifo_data_out[3]),
        .I4(Q[3]),
        .O(sig_flush_db2_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(dout[1]),
        .I2(Q[4]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[4]),
        .I4(dout[1]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_10));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(dout[1]),
        .I4(Q[4]),
        .O(sig_flush_db2_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_3 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6_n_0 ),
        .O(\gen_fwft.empty_fwft_i_reg_1 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[5]),
        .I4(dout[2]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_9));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(dout[2]),
        .I4(Q[5]),
        .O(sig_flush_db2_reg_3));
  LUT4 #(
    .INIT(16'h002A)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_3 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(dout[3]),
        .I2(Q[6]),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_4_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0 ),
        .I1(Q[7]),
        .I2(sig_tstrb_fifo_data_out[7]),
        .I3(Q[8]),
        .I4(dout[4]),
        .O(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[6]),
        .I4(dout[3]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_8));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(dout[3]),
        .I4(Q[6]),
        .O(sig_flush_db2_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_3 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_4_n_0 ),
        .O(\gen_fwft.empty_fwft_i_reg_2 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[7]),
        .I4(sig_tstrb_fifo_data_out[7]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_7));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(sig_tstrb_fifo_data_out[7]),
        .I4(Q[7]),
        .O(sig_flush_db2_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_3 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(dout[4]),
        .I2(Q[8]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_6_n_0 ),
        .I2(Q[9]),
        .I3(sig_tstrb_fifo_data_out[9]),
        .O(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[8]),
        .I4(dout[4]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_6));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(dout[4]),
        .I4(Q[8]),
        .O(sig_flush_db2_reg_2));
  LUT6 #(
    .INIT(64'h0000000000404040)) 
    \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_3 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_4_n_0 ),
        .I1(\gen_fwft.empty_fwft_i_reg ),
        .I2(sig_scatter2dre_tstrb[4]),
        .I3(sig_tstrb_fifo_data_out[9]),
        .I4(Q[9]),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_6_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_4 
       (.I0(sig_tstrb_fifo_data_out[14]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(sig_tstrb_fifo_data_out[13]),
        .I4(Q[15]),
        .I5(sig_tstrb_fifo_data_out[15]),
        .O(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_6 
       (.I0(dout[5]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(sig_tstrb_fifo_data_out[11]),
        .I4(Q[12]),
        .I5(dout[6]),
        .O(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I1(sig_flush_db1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Q[9]),
        .I4(sig_tstrb_fifo_data_out[9]),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_flush_db1_reg_5));
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(sig_tstrb_fifo_data_out[9]),
        .I4(Q[9]),
        .O(sig_flush_db2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_3 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_6_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_4_n_0 ),
        .O(\gen_fwft.empty_fwft_i_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hF0F8)) 
    sig_flush_db1_i_2
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(sig_dre_tvalid_i_reg),
        .I2(sig_flush_db1),
        .I3(sig_flush_db2),
        .O(sig_flush_db1_reg_15));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "23" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "23" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  CNNA_BD_axi_dma_0_0_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_43 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout({sig_tstrb_fifo_data_out[22],dout[10:7],sig_tstrb_fifo_data_out[17:13],dout[6],sig_tstrb_fifo_data_out[11],dout[5],sig_tstrb_fifo_data_out[9],dout[4],sig_tstrb_fifo_data_out[7],dout[3:1],sig_tstrb_fifo_data_out[3],dout[0],sig_tstrb_fifo_data_out[1:0]}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(sig_rd_fifo),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 }),
        .wr_en(sig_wr_fifo),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  LUT2 #(
    .INIT(4'hB)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(rst));
  LUT3 #(
    .INIT(8'h20)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(slice_insert_valid),
        .I1(full),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module CNNA_BD_axi_dma_0_0_sync_fifo_fg__parameterized0
   (dout,
    empty,
    sig_ibtt2dre_tready,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    D,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ,
    DI,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    full,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \sig_xfer_len_reg_reg[0] ,
    \sig_xfer_len_reg_reg[0]_0 ,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    p_32_out);
  output [14:0]dout;
  output empty;
  output sig_ibtt2dre_tready;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [7:0]D;
  output [7:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ;
  output [4:0]DI;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [14:0]din;
  input rd_en;
  input full;
  input [7:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input \sig_xfer_len_reg_reg[0] ;
  input [3:0]\sig_xfer_len_reg_reg[0]_0 ;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input p_32_out;

  wire [7:0]D;
  wire [4:0]DI;
  wire [14:0]din;
  wire [14:0]dout;
  wire empty;
  wire full;
  wire [7:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire m_axi_s2mm_aclk;
  wire p_2_in;
  wire p_32_out;
  wire rd_en;
  wire \sig_child_addr_cntr_lsh[7]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[7]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[7]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[7]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[7]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[7]_i_7_n_0 ;
  wire \sig_child_addr_cntr_lsh[7]_i_8_n_0 ;
  wire \sig_child_addr_cntr_lsh[7]_i_9_n_0 ;
  wire [7:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire \sig_child_addr_cntr_lsh_reg[7]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[7]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[7]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[7]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[7]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[7]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[7]_i_1_n_7 ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_dre_tvalid_i_i_10_n_0;
  wire sig_ibtt2dre_tready;
  wire sig_stream_rst;
  wire \sig_xfer_len_reg[1]_i_3_n_0 ;
  wire \sig_xfer_len_reg[2]_i_2_n_0 ;
  wire \sig_xfer_len_reg[5]_i_2_n_0 ;
  wire \sig_xfer_len_reg[5]_i_3_n_0 ;
  wire \sig_xfer_len_reg[6]_i_2_n_0 ;
  wire \sig_xfer_len_reg[7]_i_2_n_0 ;
  wire \sig_xfer_len_reg[7]_i_3_n_0 ;
  wire \sig_xfer_len_reg_reg[0] ;
  wire [3:0]\sig_xfer_len_reg_reg[0]_0 ;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_35 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_sig_csm_state[1]_i_2 
       (.I0(dout[13]),
        .I1(p_32_out),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_sig_csm_state[4]_i_2 
       (.I0(dout[13]),
        .I1(dout[14]),
        .I2(sig_child_qual_first_of_2),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[15]_i_3 
       (.I0(dout[12]),
        .I1(sig_csm_pop_child_cmd),
        .O(DI[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[15]_i_4 
       (.I0(dout[11]),
        .I1(sig_csm_pop_child_cmd),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[15]_i_5 
       (.I0(dout[10]),
        .I1(sig_csm_pop_child_cmd),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[15]_i_6 
       (.I0(dout[9]),
        .I1(sig_csm_pop_child_cmd),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[15]_i_7 
       (.I0(dout[8]),
        .I1(sig_csm_pop_child_cmd),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[7]_i_2 
       (.I0(dout[7]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[7]_i_3 
       (.I0(dout[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[7]_i_4 
       (.I0(dout[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[7]_i_5 
       (.I0(dout[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[7]_i_6 
       (.I0(dout[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[7]_i_7 
       (.I0(dout[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[7]_i_8 
       (.I0(dout[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[7]_i_9 
       (.I0(dout[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[7]_i_9_n_0 ));
  CARRY8 \sig_child_addr_cntr_lsh_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,\sig_child_addr_cntr_lsh_reg[7]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[7]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[7]_i_1_n_3 ,\sig_child_addr_cntr_lsh_reg[7]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[7]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[7]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[7]_i_1_n_7 }),
        .DI({\sig_child_addr_cntr_lsh[7]_i_2_n_0 ,\sig_child_addr_cntr_lsh[7]_i_3_n_0 ,\sig_child_addr_cntr_lsh[7]_i_4_n_0 ,\sig_child_addr_cntr_lsh[7]_i_5_n_0 ,\sig_child_addr_cntr_lsh[7]_i_6_n_0 ,\sig_child_addr_cntr_lsh[7]_i_7_n_0 ,\sig_child_addr_cntr_lsh[7]_i_8_n_0 ,\sig_child_addr_cntr_lsh[7]_i_9_n_0 }),
        .O(D),
        .S(\sig_child_addr_cntr_lsh_reg[7] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    sig_dre_tvalid_i_i_10
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ),
        .O(sig_dre_tvalid_i_i_10_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    sig_dre_tvalid_i_i_4
       (.I0(sig_dre_tvalid_i_i_10_n_0),
        .I1(p_2_in),
        .I2(full),
        .O(sig_ibtt2dre_tready));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(dout[14]),
        .I2(dout[13]),
        .O(sig_child_qual_first_of_2_reg));
  LUT5 #(
    .INIT(32'h2BBDD442)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(\sig_xfer_len_reg_reg[0] ),
        .I1(\sig_xfer_len_reg_reg[0]_0 [3]),
        .I2(dout[3]),
        .I3(\sig_xfer_len_reg[1]_i_3_n_0 ),
        .I4(dout[4]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [0]));
  LUT6 #(
    .INIT(64'h3BBFBFFDC4404002)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(\sig_xfer_len_reg_reg[0] ),
        .I1(dout[4]),
        .I2(\sig_xfer_len_reg[1]_i_3_n_0 ),
        .I3(dout[3]),
        .I4(\sig_xfer_len_reg_reg[0]_0 [3]),
        .I5(dout[5]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [1]));
  LUT6 #(
    .INIT(64'hFFEAEAAAAA808000)) 
    \sig_xfer_len_reg[1]_i_3 
       (.I0(dout[2]),
        .I1(dout[0]),
        .I2(\sig_xfer_len_reg_reg[0]_0 [0]),
        .I3(dout[1]),
        .I4(\sig_xfer_len_reg_reg[0]_0 [1]),
        .I5(\sig_xfer_len_reg_reg[0]_0 [2]),
        .O(\sig_xfer_len_reg[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(\sig_xfer_len_reg[5]_i_2_n_0 ),
        .I1(\sig_xfer_len_reg[2]_i_2_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \sig_xfer_len_reg[2]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(\sig_xfer_len_reg[1]_i_3_n_0 ),
        .I3(dout[3]),
        .I4(\sig_xfer_len_reg_reg[0]_0 [3]),
        .I5(dout[5]),
        .O(\sig_xfer_len_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(\sig_xfer_len_reg[5]_i_2_n_0 ),
        .I1(dout[6]),
        .I2(\sig_xfer_len_reg[5]_i_3_n_0 ),
        .I3(dout[7]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hBFFD4002)) 
    \sig_xfer_len_reg[4]_i_1 
       (.I0(\sig_xfer_len_reg[5]_i_2_n_0 ),
        .I1(dout[7]),
        .I2(\sig_xfer_len_reg[5]_i_3_n_0 ),
        .I3(dout[6]),
        .I4(dout[8]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [4]));
  LUT6 #(
    .INIT(64'hBFFFFFFD40000002)) 
    \sig_xfer_len_reg[5]_i_1 
       (.I0(\sig_xfer_len_reg[5]_i_2_n_0 ),
        .I1(dout[8]),
        .I2(dout[6]),
        .I3(\sig_xfer_len_reg[5]_i_3_n_0 ),
        .I4(dout[7]),
        .I5(dout[9]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [5]));
  LUT6 #(
    .INIT(64'h0880800000000002)) 
    \sig_xfer_len_reg[5]_i_2 
       (.I0(\sig_xfer_len_reg_reg[0] ),
        .I1(dout[4]),
        .I2(\sig_xfer_len_reg[1]_i_3_n_0 ),
        .I3(dout[3]),
        .I4(\sig_xfer_len_reg_reg[0]_0 [3]),
        .I5(dout[5]),
        .O(\sig_xfer_len_reg[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8800000)) 
    \sig_xfer_len_reg[5]_i_3 
       (.I0(dout[5]),
        .I1(\sig_xfer_len_reg_reg[0]_0 [3]),
        .I2(dout[3]),
        .I3(\sig_xfer_len_reg[1]_i_3_n_0 ),
        .I4(dout[4]),
        .O(\sig_xfer_len_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \sig_xfer_len_reg[6]_i_1 
       (.I0(\sig_xfer_len_reg[7]_i_2_n_0 ),
        .I1(dout[9]),
        .I2(dout[7]),
        .I3(\sig_xfer_len_reg[6]_i_2_n_0 ),
        .I4(dout[8]),
        .I5(dout[10]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \sig_xfer_len_reg[6]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(\sig_xfer_len_reg[1]_i_3_n_0 ),
        .I3(dout[3]),
        .I4(\sig_xfer_len_reg_reg[0]_0 [3]),
        .I5(dout[5]),
        .O(\sig_xfer_len_reg[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBD42)) 
    \sig_xfer_len_reg[7]_i_1 
       (.I0(\sig_xfer_len_reg[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(\sig_xfer_len_reg[7]_i_3_n_0 ),
        .I3(dout[11]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [7]));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    \sig_xfer_len_reg[7]_i_2 
       (.I0(\sig_xfer_len_reg[5]_i_2_n_0 ),
        .I1(dout[8]),
        .I2(dout[6]),
        .I3(\sig_xfer_len_reg[5]_i_3_n_0 ),
        .I4(dout[7]),
        .I5(dout[9]),
        .O(\sig_xfer_len_reg[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_xfer_len_reg[7]_i_3 
       (.I0(dout[9]),
        .I1(dout[7]),
        .I2(\sig_xfer_len_reg[6]_i_2_n_0 ),
        .I3(dout[8]),
        .O(\sig_xfer_len_reg[7]_i_3_n_0 ));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "15" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "15" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  CNNA_BD_axi_dma_0_0_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_35 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(p_2_in),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module CNNA_BD_axi_dma_0_0_sync_fifo_fg__parameterized1
   (full,
    dout,
    empty,
    D,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_good_strm_dbeat1_out,
    din,
    rd_en,
    out,
    Q);
  output full;
  output [145:0]dout;
  output empty;
  output [4:0]D;
  output [4:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_good_strm_dbeat1_out;
  input [145:0]din;
  input rd_en;
  input out;
  input [4:0]Q;

  wire [4:0]D;
  wire [4:0]Q;
  wire [145:0]din;
  wire [145:0]dout;
  wire empty;
  wire full;
  wire [4:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire \sig_data_reg_out[131]_i_2_n_0 ;
  wire \sig_data_skid_reg[129]_i_10_n_0 ;
  wire \sig_data_skid_reg[129]_i_11_n_0 ;
  wire \sig_data_skid_reg[129]_i_12_n_0 ;
  wire \sig_data_skid_reg[129]_i_13_n_0 ;
  wire \sig_data_skid_reg[129]_i_14_n_0 ;
  wire \sig_data_skid_reg[129]_i_15_n_0 ;
  wire \sig_data_skid_reg[129]_i_16_n_0 ;
  wire \sig_data_skid_reg[129]_i_17_n_0 ;
  wire \sig_data_skid_reg[129]_i_18_n_0 ;
  wire \sig_data_skid_reg[129]_i_19_n_0 ;
  wire \sig_data_skid_reg[129]_i_20_n_0 ;
  wire \sig_data_skid_reg[129]_i_21_n_0 ;
  wire \sig_data_skid_reg[129]_i_22_n_0 ;
  wire \sig_data_skid_reg[129]_i_23_n_0 ;
  wire \sig_data_skid_reg[129]_i_24_n_0 ;
  wire \sig_data_skid_reg[129]_i_25_n_0 ;
  wire \sig_data_skid_reg[129]_i_2_n_0 ;
  wire \sig_data_skid_reg[129]_i_3_n_0 ;
  wire \sig_data_skid_reg[129]_i_4_n_0 ;
  wire \sig_data_skid_reg[129]_i_5_n_0 ;
  wire \sig_data_skid_reg[129]_i_6_n_0 ;
  wire \sig_data_skid_reg[129]_i_7_n_0 ;
  wire \sig_data_skid_reg[129]_i_8_n_0 ;
  wire \sig_data_skid_reg[129]_i_9_n_0 ;
  wire \sig_data_skid_reg[131]_i_2_n_0 ;
  wire \sig_data_skid_reg[131]_i_3_n_0 ;
  wire \sig_data_skid_reg[131]_i_4_n_0 ;
  wire \sig_data_skid_reg[131]_i_5_n_0 ;
  wire \sig_data_skid_reg[131]_i_6_n_0 ;
  wire \sig_data_skid_reg[131]_i_7_n_0 ;
  wire \sig_data_skid_reg[131]_i_8_n_0 ;
  wire \sig_data_skid_reg[132]_i_2_n_0 ;
  wire \sig_data_skid_reg[132]_i_3_n_0 ;
  wire \sig_data_skid_reg[132]_i_4_n_0 ;
  wire \sig_data_skid_reg[132]_i_5_n_0 ;
  wire sig_good_strm_dbeat1_out;
  wire sig_stream_rst;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_11 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_16 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_17 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_173 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sig_data_reg_out[128]_i_1 
       (.I0(\sig_data_skid_reg[129]_i_3_n_0 ),
        .I1(\sig_data_skid_reg[129]_i_2_n_0 ),
        .I2(out),
        .I3(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hD22DFFFFD22D0000)) 
    \sig_data_reg_out[129]_i_1 
       (.I0(\sig_data_skid_reg[129]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[129]_i_3_n_0 ),
        .I2(\sig_data_skid_reg[129]_i_4_n_0 ),
        .I3(\sig_data_skid_reg[129]_i_5_n_0 ),
        .I4(out),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \sig_data_reg_out[130]_i_1 
       (.I0(\sig_data_skid_reg[131]_i_3_n_0 ),
        .I1(\sig_data_skid_reg[131]_i_4_n_0 ),
        .I2(\sig_data_skid_reg[131]_i_2_n_0 ),
        .I3(out),
        .I4(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFF2BFFFFFF2B0000)) 
    \sig_data_reg_out[131]_i_1 
       (.I0(\sig_data_skid_reg[131]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[131]_i_3_n_0 ),
        .I2(\sig_data_skid_reg[131]_i_4_n_0 ),
        .I3(\sig_data_reg_out[131]_i_2_n_0 ),
        .I4(out),
        .I5(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_data_reg_out[131]_i_2 
       (.I0(\sig_data_skid_reg[132]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[132]_i_3_n_0 ),
        .O(\sig_data_reg_out[131]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \sig_data_reg_out[132]_i_2 
       (.I0(\sig_data_skid_reg[132]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[132]_i_3_n_0 ),
        .I2(out),
        .I3(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sig_data_skid_reg[128]_i_1 
       (.I0(\sig_data_skid_reg[129]_i_3_n_0 ),
        .I1(\sig_data_skid_reg[129]_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \sig_data_skid_reg[129]_i_1 
       (.I0(\sig_data_skid_reg[129]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[129]_i_3_n_0 ),
        .I2(\sig_data_skid_reg[129]_i_4_n_0 ),
        .I3(\sig_data_skid_reg[129]_i_5_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h0000A052)) 
    \sig_data_skid_reg[129]_i_10 
       (.I0(dout[136]),
        .I1(dout[139]),
        .I2(dout[138]),
        .I3(dout[137]),
        .I4(\sig_data_skid_reg[129]_i_19_n_0 ),
        .O(\sig_data_skid_reg[129]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A100)) 
    \sig_data_skid_reg[129]_i_11 
       (.I0(dout[138]),
        .I1(dout[140]),
        .I2(dout[139]),
        .I3(dout[137]),
        .I4(dout[136]),
        .I5(\sig_data_skid_reg[129]_i_20_n_0 ),
        .O(\sig_data_skid_reg[129]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551550)) 
    \sig_data_skid_reg[129]_i_12 
       (.I0(\sig_data_skid_reg[129]_i_21_n_0 ),
        .I1(dout[138]),
        .I2(dout[139]),
        .I3(dout[141]),
        .I4(dout[143]),
        .I5(\sig_data_skid_reg[129]_i_22_n_0 ),
        .O(\sig_data_skid_reg[129]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_data_skid_reg[129]_i_13 
       (.I0(dout[136]),
        .I1(dout[139]),
        .I2(dout[138]),
        .O(\sig_data_skid_reg[129]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h5FFFFFEE)) 
    \sig_data_skid_reg[129]_i_14 
       (.I0(dout[141]),
        .I1(dout[142]),
        .I2(dout[138]),
        .I3(dout[139]),
        .I4(dout[140]),
        .O(\sig_data_skid_reg[129]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551550)) 
    \sig_data_skid_reg[129]_i_15 
       (.I0(\sig_data_skid_reg[129]_i_23_n_0 ),
        .I1(dout[130]),
        .I2(dout[131]),
        .I3(dout[133]),
        .I4(dout[135]),
        .I5(\sig_data_skid_reg[129]_i_24_n_0 ),
        .O(\sig_data_skid_reg[129]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000044)) 
    \sig_data_skid_reg[129]_i_16 
       (.I0(dout[135]),
        .I1(dout[129]),
        .I2(dout[130]),
        .I3(dout[131]),
        .I4(dout[132]),
        .I5(\sig_data_skid_reg[129]_i_25_n_0 ),
        .O(\sig_data_skid_reg[129]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hDFFFEFFE)) 
    \sig_data_skid_reg[129]_i_17 
       (.I0(dout[134]),
        .I1(dout[135]),
        .I2(dout[131]),
        .I3(dout[132]),
        .I4(dout[133]),
        .O(\sig_data_skid_reg[129]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7BFE)) 
    \sig_data_skid_reg[129]_i_18 
       (.I0(dout[135]),
        .I1(dout[133]),
        .I2(dout[134]),
        .I3(dout[132]),
        .O(\sig_data_skid_reg[129]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hDEFFFFFE)) 
    \sig_data_skid_reg[129]_i_19 
       (.I0(dout[142]),
        .I1(dout[143]),
        .I2(dout[141]),
        .I3(dout[139]),
        .I4(dout[140]),
        .O(\sig_data_skid_reg[129]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \sig_data_skid_reg[129]_i_2 
       (.I0(\sig_data_skid_reg[129]_i_6_n_0 ),
        .I1(dout[128]),
        .I2(dout[129]),
        .I3(dout[130]),
        .I4(\sig_data_skid_reg[129]_i_7_n_0 ),
        .I5(\sig_data_skid_reg[129]_i_8_n_0 ),
        .O(\sig_data_skid_reg[129]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FBE)) 
    \sig_data_skid_reg[129]_i_20 
       (.I0(dout[143]),
        .I1(dout[140]),
        .I2(dout[141]),
        .I3(dout[142]),
        .O(\sig_data_skid_reg[129]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD8D)) 
    \sig_data_skid_reg[129]_i_21 
       (.I0(dout[140]),
        .I1(dout[143]),
        .I2(dout[142]),
        .I3(dout[139]),
        .I4(dout[137]),
        .O(\sig_data_skid_reg[129]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hE000000000000030)) 
    \sig_data_skid_reg[129]_i_22 
       (.I0(dout[137]),
        .I1(dout[143]),
        .I2(dout[138]),
        .I3(dout[142]),
        .I4(dout[141]),
        .I5(dout[140]),
        .O(\sig_data_skid_reg[129]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD8D)) 
    \sig_data_skid_reg[129]_i_23 
       (.I0(dout[132]),
        .I1(dout[135]),
        .I2(dout[134]),
        .I3(dout[131]),
        .I4(dout[129]),
        .O(\sig_data_skid_reg[129]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8080001080000010)) 
    \sig_data_skid_reg[129]_i_24 
       (.I0(dout[132]),
        .I1(dout[133]),
        .I2(dout[130]),
        .I3(dout[135]),
        .I4(dout[134]),
        .I5(dout[129]),
        .O(\sig_data_skid_reg[129]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h5E)) 
    \sig_data_skid_reg[129]_i_25 
       (.I0(dout[132]),
        .I1(dout[134]),
        .I2(dout[133]),
        .O(\sig_data_skid_reg[129]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \sig_data_skid_reg[129]_i_3 
       (.I0(\sig_data_skid_reg[129]_i_9_n_0 ),
        .I1(dout[138]),
        .I2(dout[136]),
        .I3(dout[137]),
        .I4(\sig_data_skid_reg[129]_i_10_n_0 ),
        .I5(\sig_data_skid_reg[129]_i_11_n_0 ),
        .O(\sig_data_skid_reg[129]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDD1DD)) 
    \sig_data_skid_reg[129]_i_4 
       (.I0(\sig_data_skid_reg[129]_i_12_n_0 ),
        .I1(\sig_data_skid_reg[129]_i_13_n_0 ),
        .I2(dout[143]),
        .I3(dout[137]),
        .I4(\sig_data_skid_reg[129]_i_14_n_0 ),
        .O(\sig_data_skid_reg[129]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \sig_data_skid_reg[129]_i_5 
       (.I0(\sig_data_skid_reg[129]_i_15_n_0 ),
        .I1(dout[128]),
        .I2(dout[131]),
        .I3(dout[130]),
        .I4(\sig_data_skid_reg[129]_i_16_n_0 ),
        .O(\sig_data_skid_reg[129]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h6FBEFE69)) 
    \sig_data_skid_reg[129]_i_6 
       (.I0(dout[131]),
        .I1(dout[132]),
        .I2(dout[133]),
        .I3(dout[135]),
        .I4(dout[134]),
        .O(\sig_data_skid_reg[129]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00008292)) 
    \sig_data_skid_reg[129]_i_7 
       (.I0(dout[130]),
        .I1(dout[129]),
        .I2(dout[128]),
        .I3(dout[131]),
        .I4(\sig_data_skid_reg[129]_i_17_n_0 ),
        .O(\sig_data_skid_reg[129]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000900)) 
    \sig_data_skid_reg[129]_i_8 
       (.I0(dout[131]),
        .I1(dout[130]),
        .I2(dout[128]),
        .I3(dout[129]),
        .I4(dout[132]),
        .I5(\sig_data_skid_reg[129]_i_18_n_0 ),
        .O(\sig_data_skid_reg[129]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h6FBEFE69)) 
    \sig_data_skid_reg[129]_i_9 
       (.I0(dout[139]),
        .I1(dout[140]),
        .I2(dout[141]),
        .I3(dout[143]),
        .I4(dout[142]),
        .O(\sig_data_skid_reg[129]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sig_data_skid_reg[130]_i_1 
       (.I0(\sig_data_skid_reg[131]_i_3_n_0 ),
        .I1(\sig_data_skid_reg[131]_i_4_n_0 ),
        .I2(\sig_data_skid_reg[131]_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h2BFFFF2B)) 
    \sig_data_skid_reg[131]_i_1 
       (.I0(\sig_data_skid_reg[131]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[131]_i_3_n_0 ),
        .I2(\sig_data_skid_reg[131]_i_4_n_0 ),
        .I3(\sig_data_skid_reg[132]_i_3_n_0 ),
        .I4(\sig_data_skid_reg[132]_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [3]));
  LUT6 #(
    .INIT(64'hCF004440CC004440)) 
    \sig_data_skid_reg[131]_i_2 
       (.I0(dout[134]),
        .I1(\sig_data_skid_reg[131]_i_5_n_0 ),
        .I2(dout[128]),
        .I3(dout[132]),
        .I4(dout[133]),
        .I5(\sig_data_skid_reg[131]_i_6_n_0 ),
        .O(\sig_data_skid_reg[131]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hB0FB)) 
    \sig_data_skid_reg[131]_i_3 
       (.I0(\sig_data_skid_reg[129]_i_3_n_0 ),
        .I1(\sig_data_skid_reg[129]_i_2_n_0 ),
        .I2(\sig_data_skid_reg[129]_i_4_n_0 ),
        .I3(\sig_data_skid_reg[129]_i_5_n_0 ),
        .O(\sig_data_skid_reg[131]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFBFBF00BFBF)) 
    \sig_data_skid_reg[131]_i_4 
       (.I0(\sig_data_skid_reg[131]_i_7_n_0 ),
        .I1(dout[141]),
        .I2(dout[140]),
        .I3(\sig_data_skid_reg[131]_i_8_n_0 ),
        .I4(dout[137]),
        .I5(dout[143]),
        .O(\sig_data_skid_reg[131]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \sig_data_skid_reg[131]_i_5 
       (.I0(dout[135]),
        .I1(dout[130]),
        .I2(dout[131]),
        .I3(dout[129]),
        .O(\sig_data_skid_reg[131]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hB010BA00)) 
    \sig_data_skid_reg[131]_i_6 
       (.I0(dout[130]),
        .I1(dout[129]),
        .I2(dout[134]),
        .I3(dout[131]),
        .I4(dout[135]),
        .O(\sig_data_skid_reg[131]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDD5DFFFFFF5DFF1F)) 
    \sig_data_skid_reg[131]_i_7 
       (.I0(dout[139]),
        .I1(dout[143]),
        .I2(dout[142]),
        .I3(dout[136]),
        .I4(dout[138]),
        .I5(dout[137]),
        .O(\sig_data_skid_reg[131]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDCDDFFFFFFFFFFFF)) 
    \sig_data_skid_reg[131]_i_8 
       (.I0(dout[140]),
        .I1(dout[142]),
        .I2(dout[141]),
        .I3(dout[136]),
        .I4(dout[139]),
        .I5(dout[138]),
        .O(\sig_data_skid_reg[131]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_data_skid_reg[132]_i_1 
       (.I0(\sig_data_skid_reg[132]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[132]_i_3_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [4]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \sig_data_skid_reg[132]_i_2 
       (.I0(dout[134]),
        .I1(dout[133]),
        .I2(dout[132]),
        .I3(\sig_data_skid_reg[132]_i_4_n_0 ),
        .I4(dout[135]),
        .I5(dout[128]),
        .O(\sig_data_skid_reg[132]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \sig_data_skid_reg[132]_i_3 
       (.I0(dout[136]),
        .I1(dout[139]),
        .I2(dout[138]),
        .I3(dout[143]),
        .I4(dout[137]),
        .I5(\sig_data_skid_reg[132]_i_5_n_0 ),
        .O(\sig_data_skid_reg[132]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_data_skid_reg[132]_i_4 
       (.I0(dout[129]),
        .I1(dout[131]),
        .I2(dout[130]),
        .O(\sig_data_skid_reg[132]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_data_skid_reg[132]_i_5 
       (.I0(dout[141]),
        .I1(dout[142]),
        .I2(dout[140]),
        .O(\sig_data_skid_reg[132]_i_5_n_0 ));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "2048" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "146" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "146" *) 
  (* WR_DATA_COUNT_WIDTH = "12" *) 
  (* XPM_MODULE = "TRUE" *) 
  CNNA_BD_axi_dma_0_0_xpm_fifo_sync__parameterized3 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_16 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_173 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_17 ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_11 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_13 }),
        .wr_en(sig_good_strm_dbeat1_out),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized0
   (d_out_reg,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    Q,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output d_out_reg;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire d_out_reg;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire ram_wr_en_pf;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(\count_value_i_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .O(d_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized0_12
   (sig_clr_dbc_reg_reg,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    Q,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output sig_clr_dbc_reg_reg;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire ram_wr_en_pf;
  wire sig_clr_dbc_reg_reg;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(\count_value_i_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .O(sig_clr_dbc_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized1
   (\count_value_i_reg[1]_0 ,
    D,
    \count_value_i_reg[1]_1 ,
    Q,
    ram_empty_i,
    rd_en,
    \grdc.rd_data_count_i_reg[2] ,
    \grdc.rd_data_count_i_reg[2]_0 ,
    SR,
    wr_clk);
  output [1:0]\count_value_i_reg[1]_0 ;
  output [1:0]D;
  output \count_value_i_reg[1]_1 ;
  input [1:0]Q;
  input ram_empty_i;
  input rd_en;
  input [2:0]\grdc.rd_data_count_i_reg[2] ;
  input [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[1]_1 ;
  wire \gen_fwft.count_en ;
  wire [2:0]\grdc.rd_data_count_i_reg[2] ;
  wire [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h3CDCC323)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[1]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(Q[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'h9AAAA6669AAAAA66)) 
    \count_value_i[1]_i_3 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[1]),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(\count_value_i_reg[1]_0 [1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I2(\grdc.rd_data_count_i_reg[2] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h65A69A599A5965A6)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[2] [1]),
        .I2(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(\grdc.rd_data_count_i_reg[2] [2]),
        .I5(\grdc.rd_data_count_i_reg[2]_0 [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9696009696FF9696)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I5(\grdc.rd_data_count_i_reg[2] [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4DFFFF4D004D4D00)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [2]),
        .I4(\grdc.rd_data_count_i_reg[2] [2]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\count_value_i_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized1_14
   (Q,
    S,
    DI,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    rd_en,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    SR,
    wr_clk);
  output [0:0]Q;
  output [1:0]S;
  output [0:0]DI;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input [1:0]\gwdc.wr_data_count_i_reg[7] ;
  input [1:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [0:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \gen_fwft.count_en ;
  wire [1:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [1:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__4 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[0]_0 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[0]_0 [0]),
        .I5(count_value_i),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(count_value_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[7]_i_15 
       (.I0(DI),
        .I1(\gwdc.wr_data_count_i_reg[7] [1]),
        .I2(Q),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[7]_i_16 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .O(S[0]));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized1_6
   (\count_value_i_reg[1]_0 ,
    D,
    \count_value_i_reg[1]_1 ,
    Q,
    ram_empty_i,
    rd_en,
    \grdc.rd_data_count_i_reg[2] ,
    \grdc.rd_data_count_i_reg[2]_0 ,
    SR,
    wr_clk);
  output [1:0]\count_value_i_reg[1]_0 ;
  output [1:0]D;
  output \count_value_i_reg[1]_1 ;
  input [1:0]Q;
  input ram_empty_i;
  input rd_en;
  input [2:0]\grdc.rd_data_count_i_reg[2] ;
  input [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[1]_1 ;
  wire \gen_fwft.count_en ;
  wire [2:0]\grdc.rd_data_count_i_reg[2] ;
  wire [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h3CDCC323)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[1]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(Q[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'h9AAAA6669AAAAA66)) 
    \count_value_i[1]_i_3 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[1]),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(\count_value_i_reg[1]_0 [1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I2(\grdc.rd_data_count_i_reg[2] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h65A69A599A5965A6)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[2] [1]),
        .I2(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(\grdc.rd_data_count_i_reg[2] [2]),
        .I5(\grdc.rd_data_count_i_reg[2]_0 [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9696009696FF9696)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I5(\grdc.rd_data_count_i_reg[2] [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4DFFFF4D004D4D00)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [2]),
        .I4(\grdc.rd_data_count_i_reg[2] [2]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\count_value_i_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized2
   (D,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ,
    \count_value_i_reg[4]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [0:0]E;
  output \count_value_i_reg[0]_0 ;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ;
  input [1:0]\count_value_i_reg[4]_0 ;
  input rd_en;
  input ram_empty_i;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[4]_0 ;
  wire [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .I4(Q[0]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[1]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT6 #(
    .INIT(64'hFFF6FFFFFFFFFFF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(Q[3]),
        .I5(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .O(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ),
        .I3(Q[0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] [0]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hD400FFD42BFF002B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .I4(Q[1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized2_10
   (D,
    \count_value_i_reg[3]_0 ,
    ram_empty_i0,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[4]_0 ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \grdc.rd_data_count_i_reg[4] ,
    \grdc.rd_data_count_i_reg[1] ,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output [2:0]D;
  output [3:0]\count_value_i_reg[3]_0 ;
  output ram_empty_i0;
  output \count_value_i_reg[1]_0 ;
  output [2:0]\count_value_i_reg[4]_0 ;
  input [4:0]Q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \grdc.rd_data_count_i_reg[4] ;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [2:0]D;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [2:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  wire [1:0]\grdc.rd_data_count_i_reg[1] ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__3 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [0]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DFFFF7D)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[3]_0 [0]),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ),
        .O(\count_value_i_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h88CF88CC)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h9A5959599A9A9A59)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ),
        .I4(Q[0]),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA6A665A665A66565)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hBBBBBBB2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9696699696699696)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[1] [1]),
        .I3(\grdc.rd_data_count_i_reg[1] [0]),
        .I4(Q[0]),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h96966996)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[4] ),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(Q[3]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(Q[2]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h4BB4D22D2DD24BB4)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] ),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .I5(Q[3]),
        .O(\count_value_i_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(Q[2]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized2_4
   (D,
    \count_value_i_reg[3]_0 ,
    ram_empty_i0,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[4]_0 ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \grdc.rd_data_count_i_reg[4] ,
    \grdc.rd_data_count_i_reg[1] ,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output [2:0]D;
  output [3:0]\count_value_i_reg[3]_0 ;
  output ram_empty_i0;
  output \count_value_i_reg[1]_0 ;
  output [2:0]\count_value_i_reg[4]_0 ;
  input [4:0]Q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \grdc.rd_data_count_i_reg[4] ;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [2:0]D;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [2:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  wire [1:0]\grdc.rd_data_count_i_reg[1] ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__3 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [0]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DFFFF7D)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[3]_0 [0]),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ),
        .O(\count_value_i_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h88CF88CC)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h9A5959599A9A9A59)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ),
        .I4(Q[0]),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA6A665A665A66565)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hBBBBBBB2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9696699696699696)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[1] [1]),
        .I3(\grdc.rd_data_count_i_reg[1] [0]),
        .I4(Q[0]),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h96966996)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[4] ),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(Q[3]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(Q[2]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h4BB4D22D2DD24BB4)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] ),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .I5(Q[3]),
        .O(\count_value_i_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(Q[2]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized2_7
   (D,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ,
    \count_value_i_reg[4]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [0:0]E;
  output \count_value_i_reg[0]_0 ;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ;
  input [1:0]\count_value_i_reg[4]_0 ;
  input rd_en;
  input ram_empty_i;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[4]_0 ;
  wire [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .I4(Q[0]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[1]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT6 #(
    .INIT(64'hFFF6FFFFFFFFFFF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(Q[3]),
        .I5(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .O(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ),
        .I3(Q[0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] [0]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hD400FFD42BFF002B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .I4(Q[1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized3
   (\count_value_i_reg[3]_0 ,
    \count_value_i_reg[2]_0 ,
    Q,
    rd_en,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  input \count_value_i_reg[2]_0 ;
  input [3:0]Q;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__4_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__4 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__4 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__4_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(Q[0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(\count_value_i_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized3_11
   (D,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [1:0]D;
  output [3:0]Q;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6999999966666999)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6966696699696966)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [2]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6FFFFFFF66666FFF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized3_5
   (D,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [1:0]D;
  output [3:0]Q;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6999999966666999)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6966696699696966)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [2]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6FFFFFFF66666FFF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized3_8
   (\count_value_i_reg[3]_0 ,
    \count_value_i_reg[2]_0 ,
    Q,
    rd_en,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  input \count_value_i_reg[2]_0 ;
  input [3:0]Q;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__4_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__4 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__4 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__4_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(Q[0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(\count_value_i_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized5
   (Q,
    ram_wr_en_pf,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    wr_clk);
  output [10:0]Q;
  input ram_wr_en_pf;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input wr_clk;

  wire [10:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[10]_i_1__1_n_0 ;
  wire \count_value_i[10]_i_2__0_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__1_n_0 ;
  wire \count_value_i[9]_i_1__1_n_0 ;
  wire \count_value_i[9]_i_2__1_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__1 
       (.I0(Q[8]),
        .I1(\count_value_i[10]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[10]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[10]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__1_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__1_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__1_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized6
   (\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    DI,
    Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    S,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[10]_0 ,
    leaving_empty0,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[6]_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[7]_0 ,
    \count_value_i_reg[10]_1 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    clr_full,
    rst,
    almost_full,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] ,
    \gwdc.wr_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[11] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output [0:0]DI;
  output [10:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output [2:0]S;
  output [0:0]\count_value_i_reg[1]_0 ;
  output [3:0]\count_value_i_reg[10]_0 ;
  output leaving_empty0;
  output [5:0]\count_value_i_reg[6]_0 ;
  output [4:0]\count_value_i_reg[6]_1 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [6:0]\count_value_i_reg[7]_0 ;
  output [2:0]\count_value_i_reg[10]_1 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input clr_full;
  input rst;
  input almost_full;
  input ram_wr_en_pf;
  input [10:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] ;
  input [0:0]\gwdc.wr_data_count_i_reg[7] ;
  input [11:0]\grdc.rd_data_count_i_reg[11] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input [10:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [10:0]Q;
  wire [2:0]S;
  wire almost_full;
  wire clr_full;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[10]_i_1__2_n_0 ;
  wire \count_value_i[11]_i_1__0_n_0 ;
  wire \count_value_i[11]_i_2__0_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_2__2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [3:0]\count_value_i_reg[10]_0 ;
  wire [2:0]\count_value_i_reg[10]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [5:0]\count_value_i_reg[6]_0 ;
  wire [4:0]\count_value_i_reg[6]_1 ;
  wire [6:0]\count_value_i_reg[7]_0 ;
  wire \count_value_i_reg_n_0_[11] ;
  wire [10:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire [10:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] ;
  wire going_afull;
  wire going_full1;
  wire [11:0]\grdc.rd_data_count_i_reg[11] ;
  wire [0:0]\gwdc.wr_data_count_i_reg[7] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire rst;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__2 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1__0 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2__0_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(\count_value_i_reg_n_0_[11] ),
        .O(\count_value_i[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__2 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[11]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[11] ),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFF00F7000000F0)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(going_full1),
        .I2(going_afull),
        .I3(clr_full),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0 ),
        .I4(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I5(ram_wr_en_pf),
        .O(going_afull));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [9]),
        .I2(Q[10]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [10]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [3]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [0]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [3]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8000008000000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I3(Q[9]),
        .I4(\grdc.rd_data_count_i_reg[11] [9]),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h8000008000000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ),
        .I3(Q[9]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [9]),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[11] [6]),
        .I2(\grdc.rd_data_count_i_reg[11] [8]),
        .I3(Q[8]),
        .I4(\grdc.rd_data_count_i_reg[11] [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[11] [0]),
        .I2(\grdc.rd_data_count_i_reg[11] [2]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[11] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[11] [3]),
        .I2(\grdc.rd_data_count_i_reg[11] [5]),
        .I3(Q[5]),
        .I4(\grdc.rd_data_count_i_reg[11] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [6]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[10]_i_2 
       (.I0(Q[10]),
        .I1(\grdc.rd_data_count_i_reg[11] [10]),
        .O(\count_value_i_reg[10]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[10]_i_3 
       (.I0(Q[9]),
        .I1(\grdc.rd_data_count_i_reg[11] [9]),
        .O(\count_value_i_reg[10]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[10]_i_4 
       (.I0(Q[8]),
        .I1(\grdc.rd_data_count_i_reg[11] [8]),
        .O(\count_value_i_reg[10]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3 
       (.I0(Q[7]),
        .I1(\grdc.rd_data_count_i_reg[11] [7]),
        .O(\count_value_i_reg[7]_0 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[11] [6]),
        .O(\count_value_i_reg[7]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[11] [5]),
        .O(\count_value_i_reg[7]_0 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[11] [4]),
        .O(\count_value_i_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[11] [3]),
        .O(\count_value_i_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[11] [2]),
        .O(\count_value_i_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[11] [1]),
        .O(\count_value_i_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_4 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [9]),
        .I2(Q[10]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [10]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_5 
       (.I0(Q[8]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [8]),
        .I2(Q[9]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [9]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_6 
       (.I0(Q[7]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [7]),
        .I2(Q[8]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [8]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [5]),
        .I2(Q[6]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [6]),
        .O(\count_value_i_reg[6]_0 [4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_11 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [4]),
        .I2(Q[5]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [5]),
        .O(\count_value_i_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_12 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [3]),
        .I2(Q[4]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [4]),
        .O(\count_value_i_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_13 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [2]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [3]),
        .O(\count_value_i_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_14 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [1]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [2]),
        .O(\count_value_i_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'h7510)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8 
       (.I0(Q[0]),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [6]),
        .I2(Q[7]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] [7]),
        .O(\count_value_i_reg[6]_0 [5]));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_5 
       (.I0(Q[10]),
        .I1(\grdc.rd_data_count_i_reg[11] [10]),
        .I2(\count_value_i_reg_n_0_[11] ),
        .I3(\grdc.rd_data_count_i_reg[11] [11]),
        .O(\count_value_i_reg[10]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_6 
       (.I0(Q[9]),
        .I1(\grdc.rd_data_count_i_reg[11] [9]),
        .I2(Q[10]),
        .I3(\grdc.rd_data_count_i_reg[11] [10]),
        .O(\count_value_i_reg[10]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_7 
       (.I0(Q[8]),
        .I1(\grdc.rd_data_count_i_reg[11] [8]),
        .I2(Q[9]),
        .I3(\grdc.rd_data_count_i_reg[11] [9]),
        .O(\count_value_i_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_8 
       (.I0(Q[7]),
        .I1(\grdc.rd_data_count_i_reg[11] [7]),
        .I2(Q[8]),
        .I3(\grdc.rd_data_count_i_reg[11] [8]),
        .O(\count_value_i_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_10 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[11] [5]),
        .I2(Q[6]),
        .I3(\grdc.rd_data_count_i_reg[11] [6]),
        .O(\count_value_i_reg[6]_1 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_11 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[11] [4]),
        .I2(Q[5]),
        .I3(\grdc.rd_data_count_i_reg[11] [5]),
        .O(\count_value_i_reg[6]_1 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_12 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[11] [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[11] [4]),
        .O(\count_value_i_reg[6]_1 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_13 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[11] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[11] [3]),
        .O(\count_value_i_reg[6]_1 [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[7] ),
        .I2(\grdc.rd_data_count_i_reg[11] [1]),
        .O(\count_value_i_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[11] [6]),
        .I2(Q[7]),
        .I3(\grdc.rd_data_count_i_reg[11] [7]),
        .O(\count_value_i_reg[6]_1 [4]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized6_16
   (ram_empty_i0,
    Q,
    D,
    \count_value_i_reg[9]_0 ,
    \count_value_i_reg[10]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[11]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    S,
    \grdc.rd_data_count_i_reg[11] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10] ,
    \gwdc.wr_data_count_i_reg[7] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 ,
    wr_clk);
  output ram_empty_i0;
  output [11:0]Q;
  output [11:0]D;
  output [10:0]\count_value_i_reg[9]_0 ;
  output \count_value_i_reg[10]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[11]_0 ;
  input rst_d1;
  input [10:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]DI;
  input [6:0]S;
  input [3:0]\grdc.rd_data_count_i_reg[11] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  input [7:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ;
  input [2:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10] ;
  input [0:0]\gwdc.wr_data_count_i_reg[7] ;
  input [9:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 ;
  input wr_clk;

  wire [11:0]D;
  wire [1:0]DI;
  wire [11:0]Q;
  wire [6:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[10]_i_1__0_n_0 ;
  wire \count_value_i[11]_i_1_n_0 ;
  wire \count_value_i[11]_i_2_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire \count_value_i_reg[10]_0 ;
  wire [0:0]\count_value_i_reg[11]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [10:0]\count_value_i_reg[9]_0 ;
  wire [9:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [10:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire [2:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_7 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  wire [7:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7 ;
  wire [3:0]\grdc.rd_data_count_i_reg[11] ;
  wire \gwdc.wr_data_count_i[11]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_14_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_1_n_7 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[7] ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_7 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_gwdc.wr_data_count_i_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_gwdc.wr_data_count_i_reg[11]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__0 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\count_value_i[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[11]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[10]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [9]),
        .O(\count_value_i_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00008080)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(leaving_empty0),
        .I4(ram_wr_en_pf),
        .I5(ram_empty_i),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_0 [10]),
        .I1(Q[10]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [9]),
        .I3(Q[9]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_CO_UNCONNECTED [7:2],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[9:8]}),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_O_UNCONNECTED [7:3],\count_value_i_reg[9]_0 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7 }),
        .DI({Q[7:1],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] }),
        .O(\count_value_i_reg[9]_0 [7:0]),
        .S(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[11]_i_2 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [8]),
        .O(\gwdc.wr_data_count_i[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[11]_i_3 
       (.I0(Q[8]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [7]),
        .O(\gwdc.wr_data_count_i[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[11]_i_4 
       (.I0(Q[7]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [6]),
        .O(\gwdc.wr_data_count_i[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[7]_i_14 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[7] ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [0]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [1]),
        .O(\gwdc.wr_data_count_i[7]_i_6_n_0 ));
  CARRY8 \gwdc.wr_data_count_i_reg[11]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gwdc.wr_data_count_i_reg[11]_i_1_CO_UNCONNECTED [7:3],\gwdc.wr_data_count_i_reg[11]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[11]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\gwdc.wr_data_count_i[11]_i_2_n_0 ,\gwdc.wr_data_count_i[11]_i_3_n_0 ,\gwdc.wr_data_count_i[11]_i_4_n_0 }),
        .O({\NLW_gwdc.wr_data_count_i_reg[11]_i_1_O_UNCONNECTED [7:4],D[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,\grdc.rd_data_count_i_reg[11] }));
  CARRY8 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_7 }),
        .DI({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 ,\gwdc.wr_data_count_i[7]_i_6_n_0 ,DI,Q[0]}),
        .O(D[7:0]),
        .S({S[6:2],\gwdc.wr_data_count_i[7]_i_14_n_0 ,S[1:0]}));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized7
   (Q,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [10:0]Q;
  input \count_value_i_reg[0]_0 ;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [10:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[10]_i_1__3_n_0 ;
  wire \count_value_i[10]_i_2__1_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_1__3_n_0 ;
  wire \count_value_i[8]_i_1__3_n_0 ;
  wire \count_value_i[9]_i_1__3_n_0 ;
  wire \count_value_i[9]_i_2__3_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__3 
       (.I0(Q[8]),
        .I1(\count_value_i[10]_i_2__1_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[10]_i_2__1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__3_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[10]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__3_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__3 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__3_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__3 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__3_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__3 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__3_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[10]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[7]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[8]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[9]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized7_17
   (Q,
    D,
    \count_value_i_reg[10]_0 ,
    ram_wr_en_pf,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ,
    wr_clk);
  output [10:0]Q;
  output [10:0]D;
  output \count_value_i_reg[10]_0 ;
  input ram_wr_en_pf;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]DI;
  input [5:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  input [2:0]S;
  input [9:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ;
  input wr_clk;

  wire [10:0]D;
  wire [0:0]DI;
  wire [10:0]Q;
  wire [2:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[10]_i_1_n_0 ;
  wire \count_value_i[10]_i_2_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[10]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [9:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_7 ;
  wire [5:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1 
       (.I0(Q[8]),
        .I1(\count_value_i[10]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[10]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12 
       (.I0(Q[10]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [9]),
        .O(\count_value_i_reg[10]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2 
       (.I0(Q[8]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [8]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3 
       (.I0(Q[7]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF75108AE08AEF751)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15 
       (.I0(Q[0]),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [0]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [0]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ));
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED [7:2],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED [7:3],D[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7 }),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ,DI,1'b0}),
        .O(D[7:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0 }));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "368" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "23" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "23" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) 
(* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "5" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [22:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [22:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [2:2]diff_pntr_pe;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [22:0]din;
  wire [22:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_1;
  wire rdp_inst_n_6;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_10;
  wire rst_d1_inst_n_6;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_0;
  wire wrp_inst_n_2;
  wire wrp_inst_n_8;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [22:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hA888EAAA)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h15DD)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.D({\grdc.diff_wr_rd_pntr_rdc [2],\gen_fwft.rdpp1_inst_n_3 }),
        .Q(curr_fwft_state),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\count_value_i_reg[1]_1 (\gen_fwft.rdpp1_inst_n_4 ),
        .\grdc.rd_data_count_i_reg[2] (wr_pntr_ext[2:0]),
        .\grdc.rd_data_count_i_reg[2]_0 (rd_pntr_ext[2:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_10),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_2),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_9),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_0),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[4]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_8),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "23" *) 
  (* BYTE_WRITE_WIDTH_B = "23" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "368" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "23" *) 
  (* P_MIN_WIDTH_DATA_A = "23" *) 
  (* P_MIN_WIDTH_DATA_B = "23" *) 
  (* P_MIN_WIDTH_DATA_ECC = "23" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "23" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "23" *) 
  (* P_WIDTH_COL_WRITE_B = "23" *) 
  (* READ_DATA_WIDTH_A = "23" *) 
  (* READ_DATA_WIDTH_B = "23" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "23" *) 
  (* WRITE_DATA_WIDTH_B = "23" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "24" *) 
  (* rstb_loop_iter = "24" *) 
  CNNA_BD_axi_dma_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [22:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized2 rdp_inst
       (.D(diff_pntr_pf_q0[3]),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .\count_value_i_reg[0]_0 (rdp_inst_n_8),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (rdp_inst_n_9),
        .\count_value_i_reg[4]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] (wr_pntr_ext[1:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] (rst_d1_inst_n_6),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[2]_0 (rdp_inst_n_6),
        .\count_value_i_reg[3]_0 (rdpp1_inst_n_0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.D(diff_pntr_pf_q0[1]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] (rst_d1_inst_n_6),
        .Q(xpm_fifo_rst_inst_n_1),
        .almost_full(almost_full),
        .\gen_fwft.empty_fwft_i_reg (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_10),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wrp_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 (wrpp1_inst_n_5),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_8),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized2_4 wrp_inst
       (.D({wrp_inst_n_0,diff_pntr_pe,wrp_inst_n_2}),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .\count_value_i_reg[1]_0 (wrp_inst_n_8),
        .\count_value_i_reg[3]_0 (wr_pntr_ext),
        .\count_value_i_reg[4]_0 ({\grdc.diff_wr_rd_pntr_rdc [4:3],\grdc.diff_wr_rd_pntr_rdc [1]}),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] (rst_d1_inst_n_9),
        .\grdc.rd_data_count_i_reg[1] (count_value_i),
        .\grdc.rd_data_count_i_reg[4] (\gen_fwft.rdpp1_inst_n_4 ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized3_5 wrpp1_inst
       (.D({diff_pntr_pf_q0[4],diff_pntr_pf_q0[2]}),
        .Q({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (rd_pntr_ext),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized0 wrpp2_inst
       (.Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .d_out_reg(wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_6),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1] (curr_fwft_state),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (xpm_fifo_rst_inst_n_2),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (\grdc.rd_data_count_i0 ),
        .\guf.underflow_i_reg (empty),
        .prog_empty(prog_empty),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "240" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "15" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "15" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) 
(* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "4" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [14:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [14:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [2:2]diff_pntr_pe;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [14:0]din;
  wire [14:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_1;
  wire rdp_inst_n_6;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_10;
  wire rst_d1_inst_n_6;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_0;
  wire wrp_inst_n_2;
  wire wrp_inst_n_8;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [14:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hA888EAAA)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h15DD)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized1_6 \gen_fwft.rdpp1_inst 
       (.D({\grdc.diff_wr_rd_pntr_rdc [2],\gen_fwft.rdpp1_inst_n_3 }),
        .Q(curr_fwft_state),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\count_value_i_reg[1]_1 (\gen_fwft.rdpp1_inst_n_4 ),
        .\grdc.rd_data_count_i_reg[2] (wr_pntr_ext[2:0]),
        .\grdc.rd_data_count_i_reg[2]_0 (rd_pntr_ext[2:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_10),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_2),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_9),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_0),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[4]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_8),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "15" *) 
  (* BYTE_WRITE_WIDTH_B = "15" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "240" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "15" *) 
  (* P_MIN_WIDTH_DATA_A = "15" *) 
  (* P_MIN_WIDTH_DATA_B = "15" *) 
  (* P_MIN_WIDTH_DATA_ECC = "15" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "15" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "15" *) 
  (* P_WIDTH_COL_WRITE_B = "15" *) 
  (* READ_DATA_WIDTH_A = "15" *) 
  (* READ_DATA_WIDTH_B = "15" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "15" *) 
  (* WRITE_DATA_WIDTH_B = "15" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "16" *) 
  (* rstb_loop_iter = "16" *) 
  CNNA_BD_axi_dma_0_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [14:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized2_7 rdp_inst
       (.D(diff_pntr_pf_q0[3]),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .\count_value_i_reg[0]_0 (rdp_inst_n_8),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (rdp_inst_n_9),
        .\count_value_i_reg[4]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] (wr_pntr_ext[1:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] (rst_d1_inst_n_6),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized3_8 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[2]_0 (rdp_inst_n_6),
        .\count_value_i_reg[3]_0 (rdpp1_inst_n_0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_fifo_reg_bit_9 rst_d1_inst
       (.D(diff_pntr_pf_q0[1]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] (rst_d1_inst_n_6),
        .Q(xpm_fifo_rst_inst_n_1),
        .almost_full(almost_full),
        .\gen_fwft.empty_fwft_i_reg (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_10),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wrp_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 (wrpp1_inst_n_5),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_8),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized2_10 wrp_inst
       (.D({wrp_inst_n_0,diff_pntr_pe,wrp_inst_n_2}),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .\count_value_i_reg[1]_0 (wrp_inst_n_8),
        .\count_value_i_reg[3]_0 (wr_pntr_ext),
        .\count_value_i_reg[4]_0 ({\grdc.diff_wr_rd_pntr_rdc [4:3],\grdc.diff_wr_rd_pntr_rdc [1]}),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] (rst_d1_inst_n_9),
        .\grdc.rd_data_count_i_reg[1] (count_value_i),
        .\grdc.rd_data_count_i_reg[4] (\gen_fwft.rdpp1_inst_n_4 ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized3_11 wrpp1_inst
       (.D({diff_pntr_pf_q0[4],diff_pntr_pf_q0[2]}),
        .Q({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (rd_pntr_ext),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized0_12 wrpp2_inst
       (.Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_6),
        .ram_wr_en_pf(ram_wr_en_pf),
        .sig_clr_dbc_reg_reg(wrpp2_inst_n_0),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_fifo_rst_13 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1] (curr_fwft_state),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (xpm_fifo_rst_inst_n_2),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (\grdc.rd_data_count_i0 ),
        .\guf.underflow_i_reg (empty),
        .prog_empty(prog_empty),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "2048" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "299008" *) (* FIFO_WRITE_DEPTH = "2048" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "2043" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "2043" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "12" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "11" *) 
(* READ_DATA_WIDTH = "146" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "146" *) (* WR_DATA_COUNT_WIDTH = "12" *) (* WR_DC_WIDTH_EXT = "12" *) 
(* WR_DEPTH_LOG = "11" *) (* WR_PNTR_WIDTH = "11" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "8" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [145:0]din;
  output full;
  output full_n;
  output prog_full;
  output [11:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [145:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire clr_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [10:0]diff_pntr_pe;
  wire [11:1]diff_pntr_pf_q;
  wire [11:1]diff_pntr_pf_q0;
  wire [145:0]din;
  wire [145:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ;
  wire [11:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire p_1_in__0;
  wire prog_empty;
  wire prog_empty_i1;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [10:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdp_inst_n_15;
  wire rdp_inst_n_16;
  wire rdp_inst_n_17;
  wire rdp_inst_n_18;
  wire rdp_inst_n_19;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_29;
  wire rdp_inst_n_30;
  wire rdp_inst_n_31;
  wire rdp_inst_n_32;
  wire rdp_inst_n_33;
  wire rdp_inst_n_34;
  wire rdp_inst_n_35;
  wire rdp_inst_n_36;
  wire rdp_inst_n_37;
  wire rdp_inst_n_38;
  wire rdp_inst_n_39;
  wire rdp_inst_n_40;
  wire rdp_inst_n_41;
  wire rdp_inst_n_42;
  wire rdp_inst_n_43;
  wire rdp_inst_n_44;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_3;
  wire rst_d1_inst_n_7;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire [10:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrp_inst_n_36;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_10;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_22;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp1_inst_n_8;
  wire wrpp1_inst_n_9;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_10;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrpp2_inst_n_4;
  wire wrpp2_inst_n_5;
  wire wrpp2_inst_n_6;
  wire wrpp2_inst_n_7;
  wire wrpp2_inst_n_8;
  wire wrpp2_inst_n_9;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_2;
  wire xpm_fifo_rst_inst_n_5;
  wire xpm_fifo_rst_inst_n_8;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [145:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_2));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_2));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFDDD4000)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(almost_empty),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_2));
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_2));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized1_14 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(count_value_i),
        .S({\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\gwdc.wr_data_count_i_reg[7] (rd_pntr_ext[1:0]),
        .\gwdc.wr_data_count_i_reg[7]_0 (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_0),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_2));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_34),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_2));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[10]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[7]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[8]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[9]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ),
        .R(xpm_fifo_rst_inst_n_2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .O(prog_empty_i1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_5),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[10]),
        .Q(diff_pntr_pf_q[10]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[11]),
        .Q(diff_pntr_pf_q[11]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[8]),
        .Q(diff_pntr_pf_q[8]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[9]),
        .Q(diff_pntr_pf_q[9]),
        .R(xpm_fifo_rst_inst_n_2));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[10]),
        .I1(diff_pntr_pf_q[11]),
        .I2(diff_pntr_pf_q[4]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ),
        .O(prog_full_i216_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[5]),
        .I2(diff_pntr_pf_q[2]),
        .I3(diff_pntr_pf_q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4 
       (.I0(diff_pntr_pf_q[8]),
        .I1(diff_pntr_pf_q[9]),
        .I2(diff_pntr_pf_q[6]),
        .I3(diff_pntr_pf_q[7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_13),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "146" *) 
  (* BYTE_WRITE_WIDTH_B = "146" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "145" *) 
  (* \MEM.ADDRESS_SPACE_END  = "2047" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "146" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "299008" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "2048" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "146" *) 
  (* P_MIN_WIDTH_DATA_A = "146" *) 
  (* P_MIN_WIDTH_DATA_B = "146" *) 
  (* P_MIN_WIDTH_DATA_ECC = "146" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "146" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "11" *) 
  (* P_WIDTH_ADDR_READ_B = "11" *) 
  (* P_WIDTH_ADDR_WRITE_A = "11" *) 
  (* P_WIDTH_ADDR_WRITE_B = "11" *) 
  (* P_WIDTH_COL_WRITE_A = "146" *) 
  (* P_WIDTH_COL_WRITE_B = "146" *) 
  (* READ_DATA_WIDTH_A = "146" *) 
  (* READ_DATA_WIDTH_B = "146" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "146" *) 
  (* WRITE_DATA_WIDTH_B = "146" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "148" *) 
  (* rstb_loop_iter = "148" *) 
  CNNA_BD_axi_dma_0_0_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [145:0]),
        .doutb(dout),
        .ena(ram_wr_en_pf),
        .enb(rdp_inst_n_13),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_2),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [10]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [11]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_3),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [10]),
        .Q(wr_data_count[10]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [11]),
        .Q(wr_data_count[11]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(wr_data_count[8]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(wr_data_count[9]),
        .R(xpm_fifo_rst_inst_n_2));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized6 rdp_inst
       (.DI(rdp_inst_n_1),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_13),
        .Q(rd_pntr_ext),
        .S({rdp_inst_n_14,rdp_inst_n_15,rdp_inst_n_16}),
        .almost_full(almost_full),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[10]_0 ({rdp_inst_n_18,rdp_inst_n_19,rdp_inst_n_20,rdp_inst_n_21}),
        .\count_value_i_reg[10]_1 ({rdp_inst_n_42,rdp_inst_n_43,rdp_inst_n_44}),
        .\count_value_i_reg[1]_0 (rdp_inst_n_17),
        .\count_value_i_reg[6]_0 ({rdp_inst_n_23,rdp_inst_n_24,rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\count_value_i_reg[6]_1 ({rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,rdp_inst_n_32,rdp_inst_n_33}),
        .\count_value_i_reg[7]_0 ({rdp_inst_n_35,rdp_inst_n_36,rdp_inst_n_37,rdp_inst_n_38,rdp_inst_n_39,rdp_inst_n_40,rdp_inst_n_41}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7,wrpp2_inst_n_8,wrpp2_inst_n_9,wrpp2_inst_n_10}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_34),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wrp_inst_n_36),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (wrpp1_inst_n_22),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10}),
        .\grdc.rd_data_count_i_reg[11] ({wrp_inst_n_1,wr_pntr_ext}),
        .\gwdc.wr_data_count_i_reg[7] (count_value_i),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized7 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10}),
        .\count_value_i_reg[0]_0 (rdp_inst_n_13),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  CNNA_BD_axi_dma_0_0_xpm_fifo_reg_bit_15 rst_d1_inst
       (.DI(p_1_in__0),
        .Q(xpm_fifo_rst_inst_n_2),
        .clr_full(clr_full),
        .d_out_reg_0(rst_d1_inst_n_3),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (rdp_inst_n_13),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg (rst_d1_inst_n_7),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .prog_full_i216_in(prog_full_i216_in),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only(write_only));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized6_16 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_17,\gen_fwft.rdpp1_inst_n_3 }),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S({rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,rdp_inst_n_32,rdp_inst_n_33,\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .\count_value_i_reg[10]_0 (wrp_inst_n_36),
        .\count_value_i_reg[11]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[9]_0 (diff_pntr_pe),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 (rd_pntr_ext[10:1]),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_13),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10] ({rdp_inst_n_42,rdp_inst_n_43,rdp_inst_n_44}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] (p_1_in__0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ({rdp_inst_n_35,rdp_inst_n_36,rdp_inst_n_37,rdp_inst_n_38,rdp_inst_n_39,rdp_inst_n_40,rdp_inst_n_41,xpm_fifo_rst_inst_n_8}),
        .\grdc.rd_data_count_i_reg[11] ({rdp_inst_n_18,rdp_inst_n_19,rdp_inst_n_20,rdp_inst_n_21}),
        .\gwdc.wr_data_count_i_reg[7] (count_value_i),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized7_17 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .DI(rdp_inst_n_1),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10}),
        .S({rdp_inst_n_14,rdp_inst_n_15,rdp_inst_n_16}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[10]_0 (wrpp1_inst_n_22),
        .\count_value_i_reg[5]_0 (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 ({rd_pntr_ext[10],rd_pntr_ext[8:0]}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ({rdp_inst_n_23,rdp_inst_n_24,rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 (rdp_inst_n_13),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  CNNA_BD_axi_dma_0_0_xpm_counter_updn__parameterized5 wrpp2_inst
       (.Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7,wrpp2_inst_n_8,wrpp2_inst_n_9,wrpp2_inst_n_10}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[5]_0 (full),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  CNNA_BD_axi_dma_0_0_xpm_fifo_rst_18 xpm_fifo_rst_inst
       (.Q(curr_fwft_state),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[10] (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_8),
        .\gen_pntr_flags_cc.ram_empty_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] (rdp_inst_n_13),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (xpm_fifo_rst_inst_n_5),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (xpm_fifo_rst_inst_n_2),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 (\gen_fwft.count_rst ),
        .\guf.underflow_i_reg (empty),
        .prog_empty(prog_empty),
        .prog_empty_i1(prog_empty_i1),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only_q(write_only_q));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_reg_bit
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    D,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    rst,
    almost_full,
    wr_en,
    \gof.overflow_i_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 );
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output [0:0]D;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output \gen_fwft.empty_fwft_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input rst;
  input almost_full;
  input wr_en;
  input \gof.overflow_i_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;

  wire [0:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  wire [0:0]Q;
  wire almost_full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire ram_afull_i;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00FE000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I3(ram_afull_i),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(rst),
        .O(ram_afull_i));
  LUT6 #(
    .INIT(64'h0101010101000101)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I1(ram_wr_en_pf),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .O(\gen_fwft.empty_fwft_i_reg ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(write_only));
  LUT4 #(
    .INIT(16'h7887)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFF040000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_afull_i),
        .I1(ram_rd_en_pf_q),
        .I2(ram_wr_en_pf_q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gof.overflow_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_reg_bit_15
   (rst_d1,
    overflow_i0,
    DI,
    d_out_reg_0,
    clr_full,
    write_only,
    read_only,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ,
    Q,
    wr_clk,
    \gof.overflow_i_reg ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    rst,
    prog_full_i216_in,
    ram_wr_en_pf_q,
    ram_rd_en_pf_q,
    prog_full);
  output rst_d1;
  output overflow_i0;
  output [0:0]DI;
  output d_out_reg_0;
  output clr_full;
  output write_only;
  output read_only;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gof.overflow_i_reg ;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input rst;
  input prog_full_i216_in;
  input ram_wr_en_pf_q;
  input ram_rd_en_pf_q;
  input prog_full;

  wire [0:0]DI;
  wire [0:0]Q;
  wire clr_full;
  wire d_out_reg_0;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf_q;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2 
       (.I0(rst_d1),
        .I1(Q),
        .I2(wr_en),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h44444044)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .I4(rst_d1),
        .O(read_only));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h04000404)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .O(write_only));
  LUT5 #(
    .INIT(32'h51550040)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(clr_full),
        .I1(prog_full_i216_in),
        .I2(ram_wr_en_pf_q),
        .I3(ram_rd_en_pf_q),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst_d1),
        .I1(\gof.overflow_i_reg ),
        .I2(wr_en),
        .I3(Q),
        .I4(rst),
        .O(d_out_reg_0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_reg_bit_9
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    D,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    rst,
    almost_full,
    wr_en,
    \gof.overflow_i_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 );
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output [0:0]D;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output \gen_fwft.empty_fwft_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input rst;
  input almost_full;
  input wr_en;
  input \gof.overflow_i_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;

  wire [0:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  wire [0:0]Q;
  wire almost_full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire ram_afull_i;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00FE000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I3(ram_afull_i),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(rst),
        .O(ram_afull_i));
  LUT6 #(
    .INIT(64'h0101010101000101)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I1(ram_wr_en_pf),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .O(\gen_fwft.empty_fwft_i_reg ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(write_only));
  LUT4 #(
    .INIT(16'h7887)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFF040000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_afull_i),
        .I1(ram_rd_en_pf_q),
        .I2(ram_wr_en_pf_q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gof.overflow_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_rst
   (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    underflow_i0,
    rst,
    full,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \count_value_i_reg[1] ,
    ram_empty_i,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk);
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output underflow_i0;
  input rst;
  input full;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\count_value_i_reg[1] ;
  input ram_empty_i;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\count_value_i_reg[1] ;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire \guf.underflow_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire ram_empty_i;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[1] [1]),
        .I1(\count_value_i_reg[1] [0]),
        .I2(ram_empty_i),
        .I3(Q),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(read_only_q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I3(write_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[1] [0]),
        .I2(\count_value_i_reg[1] [1]),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \guf.underflow_i_i_1 
       (.I0(rd_en),
        .I1(\guf.underflow_i_reg ),
        .I2(Q),
        .O(underflow_i0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_rst_13
   (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    underflow_i0,
    rst,
    full,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \count_value_i_reg[1] ,
    ram_empty_i,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk);
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output underflow_i0;
  input rst;
  input full;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\count_value_i_reg[1] ;
  input ram_empty_i;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\count_value_i_reg[1] ;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire \guf.underflow_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire ram_empty_i;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[1] [1]),
        .I1(\count_value_i_reg[1] [0]),
        .I2(ram_empty_i),
        .I3(Q),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(read_only_q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I3(write_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[1] [0]),
        .I2(\count_value_i_reg[1] [1]),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \guf.underflow_i_i_1 
       (.I0(rd_en),
        .I1(\guf.underflow_i_reg ),
        .I2(Q),
        .O(underflow_i0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_rst_18
   (\gen_pntr_flags_cc.ram_empty_i_reg ,
    ram_wr_en_pf,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    wr_rst_busy,
    SR,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    underflow_i0,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    rst,
    ram_empty_i,
    rd_en,
    Q,
    wr_en,
    \count_value_i_reg[10] ,
    rst_d1,
    write_only_q,
    prog_empty,
    prog_empty_i1,
    read_only_q,
    \guf.underflow_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ,
    wr_clk);
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output ram_wr_en_pf;
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output wr_rst_busy;
  output [0:0]SR;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  output underflow_i0;
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input rst;
  input ram_empty_i;
  input rd_en;
  input [1:0]Q;
  input wr_en;
  input \count_value_i_reg[10] ;
  input rst_d1;
  input write_only_q;
  input prog_empty;
  input prog_empty_i1;
  input read_only_q;
  input \guf.underflow_i_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ;
  input wr_clk;

  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i_reg[10] ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ;
  wire \guf.underflow_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire prog_empty_i1;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only_q;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h00005455)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT5 #(
    .INIT(32'hFF2F00D0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_10 
       (.I0(ram_wr_en_pf),
        .I1(\count_value_i_reg[10] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ),
        .I3(\guf.underflow_i_reg ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'hFFFFFC4C)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(write_only_q),
        .I1(prog_empty),
        .I2(prog_empty_i1),
        .I3(read_only_q),
        .I4(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[10] ),
        .I2(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[11]_i_1 
       (.I0(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\guf.underflow_i_reg ),
        .I1(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "23" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "23" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [22:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [22:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [22:0]din;
  wire [22:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "368" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "23" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "23" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  CNNA_BD_axi_dma_0_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "15" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "15" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [14:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [14:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [14:0]din;
  wire [14:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "240" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "15" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "15" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  CNNA_BD_axi_dma_0_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "2048" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "146" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "146" *) (* WR_DATA_COUNT_WIDTH = "12" *) (* XPM_MODULE = "TRUE" *) 
module CNNA_BD_axi_dma_0_0_xpm_fifo_sync__parameterized3
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [145:0]din;
  output full;
  output prog_full;
  output [11:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [145:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [145:0]din;
  wire [145:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "2048" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "299008" *) 
  (* FIFO_WRITE_DEPTH = "2048" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "2043" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "2043" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "12" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "11" *) 
  (* READ_DATA_WIDTH = "146" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "146" *) 
  (* WR_DATA_COUNT_WIDTH = "12" *) 
  (* WR_DC_WIDTH_EXT = "12" *) 
  (* WR_DEPTH_LOG = "11" *) 
  (* WR_PNTR_WIDTH = "11" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  CNNA_BD_axi_dma_0_0_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "23" *) (* BYTE_WRITE_WIDTH_B = "23" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "368" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "23" *) (* P_MIN_WIDTH_DATA_A = "23" *) (* P_MIN_WIDTH_DATA_B = "23" *) 
(* P_MIN_WIDTH_DATA_ECC = "23" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "23" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "23" *) (* P_WIDTH_COL_WRITE_B = "23" *) (* READ_DATA_WIDTH_A = "23" *) 
(* READ_DATA_WIDTH_B = "23" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "23" *) (* WRITE_DATA_WIDTH_B = "23" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "24" *) 
(* rstb_loop_iter = "24" *) 
module CNNA_BD_axi_dma_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [22:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [22:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [22:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [22:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [22:0]dina;
  wire [22:0]doutb;
  wire enb;
  wire [22:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[12] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[13] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[14] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[15] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[16] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[17] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[18] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[19] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[20] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[21] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[22] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED ;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "22" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE({1'b0,dina[22]}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22_DOE_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [22]}),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "15" *) (* BYTE_WRITE_WIDTH_B = "15" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "240" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "15" *) (* P_MIN_WIDTH_DATA_A = "15" *) (* P_MIN_WIDTH_DATA_B = "15" *) 
(* P_MIN_WIDTH_DATA_ECC = "15" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "15" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "15" *) (* P_WIDTH_COL_WRITE_B = "15" *) (* READ_DATA_WIDTH_A = "15" *) 
(* READ_DATA_WIDTH_B = "15" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "15" *) (* WRITE_DATA_WIDTH_B = "15" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "16" *) 
(* rstb_loop_iter = "16" *) 
module CNNA_BD_axi_dma_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [14:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [14:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [14:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [14:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [14:0]dina;
  wire [14:0]doutb;
  wire enb;
  wire [14:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[12] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[13] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[14] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED ;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "240" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "240" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA({1'b0,dina[14]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOA_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [14]}),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "146" *) (* BYTE_WRITE_WIDTH_B = "146" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "299008" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "2048" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "146" *) (* P_MIN_WIDTH_DATA_A = "146" *) (* P_MIN_WIDTH_DATA_B = "146" *) 
(* P_MIN_WIDTH_DATA_ECC = "146" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "146" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "11" *) 
(* P_WIDTH_ADDR_READ_B = "11" *) (* P_WIDTH_ADDR_WRITE_A = "11" *) (* P_WIDTH_ADDR_WRITE_B = "11" *) 
(* P_WIDTH_COL_WRITE_A = "146" *) (* P_WIDTH_COL_WRITE_B = "146" *) (* READ_DATA_WIDTH_A = "146" *) 
(* READ_DATA_WIDTH_B = "146" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "146" *) (* WRITE_DATA_WIDTH_B = "146" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "148" *) 
(* rstb_loop_iter = "148" *) 
module CNNA_BD_axi_dma_0_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [145:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [145:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [145:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [145:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [145:0]dina;
  wire [145:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "299008" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1 
       (.I0(ena),
        .I1(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2 
       (.I0(enb),
        .I1(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "299008" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "1024" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(enb),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[35:32]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "299008" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "36" *) 
  (* bram_slice_end = "71" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN(dina[67:36]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[71:68]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "299008" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "1024" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "36" *) 
  (* bram_slice_end = "71" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(enb),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED ),
        .DINADIN(dina[67:36]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[71:68]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[67:36]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "107" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "107" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "299008" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "72" *) 
  (* bram_slice_end = "107" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "107" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED ),
        .DINADIN(dina[103:72]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[107:104]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "107" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "107" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "299008" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "1024" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "72" *) 
  (* bram_slice_end = "107" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "107" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(enb),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED ),
        .DINADIN(dina[103:72]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[107:104]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[103:72]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[107:104]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "108" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "108" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "299008" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "108" *) 
  (* bram_slice_end = "143" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "108" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED ),
        .DINADIN(dina[139:108]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[143:140]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "108" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "108" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "299008" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "1024" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "108" *) 
  (* bram_slice_end = "143" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "108" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(enb),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED ),
        .DINADIN(dina[139:108]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[143:140]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[139:108]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[143:140]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1 
       (.I0(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2 
       (.I0(ena),
        .I1(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3 
       (.I0(enb),
        .I1(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "145" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "145" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "299008" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "144" *) 
  (* bram_slice_end = "145" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "145" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[145:144]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED [15:2],doutb[145:144]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SLEEP(1'b0),
        .WEA({ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
