// Seed: 2863394744
module module_0 (
    input  wor  id_0,
    output tri1 id_1,
    input  wor  id_2
);
  assign id_1 = -1'd0 - -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd18,
    parameter id_3 = 32'd27
) (
    input  tri0  _id_0,
    output uwire id_1,
    output wire  id_2,
    input  tri   _id_3,
    output uwire id_4,
    input  wor   id_5,
    input  tri   id_6
);
  logic [7:0] id_8;
  logic [id_0 : 1] id_9;
  ;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_6
  );
  assign id_4 = -1;
endmodule
