Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 16:04:20 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  190         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (106)
6. checking no_output_delay (84)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (106)
--------------------------------
 There are 106 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (84)
--------------------------------
 There are 84 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.564        0.000                      0                 4820        0.071        0.000                      0                 4820        1.116        0.000                       0                  3540  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.564        0.000                      0                 4820        0.071        0.000                      0                 4820        1.116        0.000                       0                  3540  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.580ns (13.240%)  route 3.801ns (86.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         3.801     5.230    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/theta_address0[0][4]
    SLICE_X31Y44         LUT5 (Prop_lut5_I3_O)        0.124     5.354 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[29]_i_1__0/O
                         net (fo=1, routed)           0.000     5.354    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/grp_fu_309_p0[29]
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/ap_clk
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.029     5.918    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29]
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.580ns (13.317%)  route 3.775ns (86.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         3.775     5.204    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/theta_address0[0][4]
    SLICE_X37Y42         LUT6 (Prop_lut6_I4_O)        0.124     5.328 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din1_buf1[9]_i_1/O
                         net (fo=1, routed)           0.000     5.328    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/grp_fu_119_p1[9]
    SLICE_X37Y42         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X37Y42         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.031     5.920    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.985ns (45.485%)  route 2.379ns (54.515%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X32Y26         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.370     3.861    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     3.985 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.985    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.535 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.535    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.649 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.649    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.763 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.763    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.877 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.877    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.991 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.105 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     5.114    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.337 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X28Y25         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X28Y25         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.580ns (13.255%)  route 3.796ns (86.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         3.796     5.225    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/theta_address0[0][4]
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.349 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din1_buf1[22]_i_1/O
                         net (fo=1, routed)           0.000     5.349    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/grp_fu_119_p1[22]
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X36Y40         FDRE (Setup_fdre_C_D)        0.079     5.968    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                          5.968    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.982ns (45.542%)  route 2.370ns (54.458%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X32Y26         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.370     3.861    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     3.985 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.985    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.535 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.535    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.649 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.649    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.763 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.763    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.877 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.877    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.991 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.325 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.325    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[21]
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.961ns (45.278%)  route 2.370ns (54.722%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X32Y26         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.370     3.861    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     3.985 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.985    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.535 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.535    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.649 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.649    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.763 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.763    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.877 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.877    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.991 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.304 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     5.304    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[23]
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.118ns (26.260%)  route 3.139ns (73.740%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_clk
    SLICE_X26Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/Q
                         net (fo=46, routed)          1.379     2.870    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_pp0_stage1
    SLICE_X24Y35         LUT4 (Prop_lut4_I2_O)        0.150     3.020 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[30]_i_4/O
                         net (fo=31, routed)          0.969     3.988    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[30]_i_4_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.326     4.314 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[29]_i_2/O
                         net (fo=1, routed)           0.792     5.106    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[29]_i_2_n_2
    SLICE_X24Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[29]_i_1/O
                         net (fo=1, routed)           0.000     5.230    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/grp_fu_119_p0[29]
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[29]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.031     5.920    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[29]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.118ns (26.435%)  route 3.111ns (73.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_clk
    SLICE_X26Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/Q
                         net (fo=46, routed)          1.379     2.870    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_pp0_stage1
    SLICE_X24Y35         LUT4 (Prop_lut4_I2_O)        0.150     3.020 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[30]_i_4/O
                         net (fo=31, routed)          1.138     4.157    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[30]_i_4_n_2
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.326     4.483 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[28]_i_2/O
                         net (fo=1, routed)           0.595     5.078    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[28]_i_2_n_2
    SLICE_X24Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.202 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[28]_i_1/O
                         net (fo=1, routed)           0.000     5.202    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/grp_fu_119_p0[28]
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[28]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.029     5.918    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[28]
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.887ns (44.326%)  route 2.370ns (55.674%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X32Y26         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.370     3.861    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     3.985 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.985    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.535 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.535    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.649 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.649    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.763 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.763    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.877 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.877    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.991 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.230 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.230    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[22]
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.580ns (13.768%)  route 3.633ns (86.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         3.633     5.062    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/theta_address0[0][4]
    SLICE_X31Y44         LUT5 (Prop_lut5_I3_O)        0.124     5.186 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[31]_i_1__0/O
                         net (fo=1, routed)           0.000     5.186    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/grp_fu_309_p0[31]
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/ap_clk
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[31]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.031     5.920    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[31]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  0.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X31Y25         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          0.068     0.619    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5][0]
    SLICE_X30Y25         SRL16E                                       r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.432     0.432    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/aclk
    SLICE_X30Y25         SRL16E                                       r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl5
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/dout_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/gradient_U/ram_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.400%)  route 0.118ns (45.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/ap_clk
    SLICE_X33Y43         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/dout_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/dout_r_reg[25]/Q
                         net (fo=2, routed)           0.118     0.669    bd_0_i/hls_inst/inst/gradient_U/Q[25]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gradient_U/ram_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gradient_U/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gradient_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gradient_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/aclk
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[40]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[40]
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.432     0.432    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/aclk
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][40]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][40]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/aclk
    SLICE_X23Y16         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg_n_2_[15][0]
    SLICE_X23Y16         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.432     0.432    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/aclk
    SLICE_X23Y16         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/aclk
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[29]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[29]
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.432     0.432    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/aclk
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][29]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/aclk
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[26]
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.432     0.432    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/aclk
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][26]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/aclk
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[27]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[27]
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.432     0.432    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/aclk
    SLICE_X35Y15         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][27]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/dout_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/gradient_U/ram_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.744%)  route 0.120ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/ap_clk
    SLICE_X32Y44         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/dout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/dout_r_reg[27]/Q
                         net (fo=2, routed)           0.120     0.694    bd_0_i/hls_inst/inst/gradient_U/Q[27]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gradient_U/ram_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gradient_U/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gradient_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gradient_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/MANT_P0_REG/i_pipe/aclk
    SLICE_X23Y25         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=3, routed)           0.066     0.617    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/MANT_P0_REG/i_pipe/a_mant_p1[4]
    SLICE_X22Y25         LUT5 (Prop_lut5_I0_O)        0.045     0.662 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/MANT_P0_REG/i_pipe/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.662    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/zero_det_unreg[0]_9[1]
    SLICE_X22Y25         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.432     0.432    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/aclk
    SLICE_X22Y25         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y25         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X28Y40         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.065     0.616    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q[6]
    SLICE_X28Y40         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.432     0.432    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X28Y40         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.000       1.116      DSP48_X1Y14   bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         5.000       1.557      DSP48_X1Y12   bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y8   bd_0_i/hls_inst/inst/gradient_U/ram_reg/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         5.000       2.455      DSP48_X2Y14   bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         5.000       2.455      DSP48_X2Y15   bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X2Y7    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X1Y4    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X1Y2    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X1Y3    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X0Y4    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y38  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y38  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y37  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y37  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y37  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y37  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X30Y39  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][0]_srl24/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X30Y39  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][0]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y41  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][1]_srl24/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y41  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][1]_srl24/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y38  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y38  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y37  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y37  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y37  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X22Y37  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X30Y39  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][0]_srl24/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X30Y39  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][0]_srl24/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y41  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][1]_srl24/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y41  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][1]_srl24/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X23Y41         LUT2 (Prop_lut2_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.096    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.046ns (5.310%)  route 0.820ns (94.690%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X23Y41         LUT2 (Prop_lut2_I1_O)        0.046     0.456 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.866    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 0.608ns (9.865%)  route 5.555ns (90.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         4.582     6.011    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/ap_CS_fsm_reg[1][89]
    SLICE_X23Y43         LUT5 (Prop_lut5_I4_O)        0.152     6.163 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/theta_ce0_INST_0/O
                         net (fo=0)                   0.973     7.136    theta_ce0
                                                                      r  theta_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 0.580ns (9.454%)  route 5.555ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         4.582     6.011    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/ap_CS_fsm_reg[1][89]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.135 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/theta_we0_INST_0/O
                         net (fo=0)                   0.973     7.108    theta_we0
                                                                      r  theta_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 0.580ns (9.625%)  route 5.446ns (90.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         4.473     5.902    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[0][2]
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.026 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[8]_INST_0/O
                         net (fo=0)                   0.973     6.999    theta_address0[8]
                                                                      r  theta_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.947ns  (logic 0.580ns (9.753%)  route 5.367ns (90.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         4.394     5.823    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[0][2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.947 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[7]_INST_0/O
                         net (fo=0)                   0.973     6.920    theta_address0[7]
                                                                      r  theta_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.756ns  (logic 0.580ns (10.077%)  route 5.176ns (89.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         4.203     5.632    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[0][2]
    SLICE_X27Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.756 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[0]_INST_0/O
                         net (fo=0)                   0.973     6.729    theta_address0[0]
                                                                      r  theta_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_address0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.741ns  (logic 0.580ns (10.102%)  route 5.161ns (89.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         4.188     5.617    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[0][2]
    SLICE_X27Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.741 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[9]_INST_0/O
                         net (fo=0)                   0.973     6.714    theta_address0[9]
                                                                      r  theta_address0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.582ns  (logic 0.580ns (10.391%)  route 5.002ns (89.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         4.029     5.458    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[0][2]
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.582 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[4]_INST_0/O
                         net (fo=0)                   0.973     6.555    theta_address0[4]
                                                                      r  theta_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.561ns  (logic 0.580ns (10.430%)  route 4.981ns (89.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         4.008     5.437    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[0][2]
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.561 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[2]_INST_0/O
                         net (fo=0)                   0.973     6.534    theta_address0[2]
                                                                      r  theta_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.425ns  (logic 0.580ns (10.691%)  route 4.845ns (89.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         3.872     5.301    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[0][2]
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.425 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[3]_INST_0/O
                         net (fo=0)                   0.973     6.398    theta_address0[3]
                                                                      r  theta_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.346ns  (logic 0.580ns (10.849%)  route 4.766ns (89.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         3.793     5.222    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[0][2]
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.346 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U/theta_address0[1]_INST_0/O
                         net (fo=0)                   0.973     6.319    theta_address0[1]
                                                                      r  theta_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            label_r_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y45         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[4]/Q
                         net (fo=4, unset)            0.410     0.948    label_r_address0[4]
                                                                      r  label_r_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            label_r_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y45         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[5]/Q
                         net (fo=3, unset)            0.410     0.948    label_r_address0[5]
                                                                      r  label_r_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            label_r_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y45         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[6]/Q
                         net (fo=2, unset)            0.410     0.948    label_r_address0[6]
                                                                      r  label_r_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X24Y33         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[10]/Q
                         net (fo=0)                   0.410     0.948    theta_d0[10]
                                                                      r  theta_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_d0[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X23Y40         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[23]/Q
                         net (fo=0)                   0.410     0.948    theta_d0[23]
                                                                      r  theta_d0[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_d0[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X19Y36         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[25]/Q
                         net (fo=0)                   0.410     0.948    theta_d0[25]
                                                                      r  theta_d0[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_d0[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X25Y37         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[26]/Q
                         net (fo=0)                   0.410     0.948    theta_d0[26]
                                                                      r  theta_d0[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_d0[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X24Y38         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[27]/Q
                         net (fo=0)                   0.410     0.948    theta_d0[27]
                                                                      r  theta_d0[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_d0[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X19Y36         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[28]/Q
                         net (fo=0)                   0.410     0.948    theta_d0[28]
                                                                      r  theta_d0[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            theta_d0[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.410     0.410    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X24Y38         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/dout_r_reg[31]/Q
                         net (fo=0)                   0.410     0.948    theta_d0[31]
                                                                      r  theta_d0[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           312 Endpoints
Min Delay           312 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/training_id_fu_64_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.905ns  (logic 0.124ns (6.509%)  route 1.781ns (93.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X23Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/training_id_fu_64[6]_i_1/O
                         net (fo=16, routed)          0.808     1.905    bd_0_i/hls_inst/inst/ap_NS_fsm12_out
    SLICE_X22Y45         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y45         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[2]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/training_id_fu_64_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.905ns  (logic 0.124ns (6.509%)  route 1.781ns (93.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X23Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/training_id_fu_64[6]_i_1/O
                         net (fo=16, routed)          0.808     1.905    bd_0_i/hls_inst/inst/ap_NS_fsm12_out
    SLICE_X22Y45         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y45         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[3]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.905ns  (logic 0.124ns (6.509%)  route 1.781ns (93.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X23Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/training_id_fu_64[6]_i_1/O
                         net (fo=16, routed)          0.808     1.905    bd_0_i/hls_inst/inst/ap_NS_fsm12_out
    SLICE_X22Y45         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y45         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/training_id_fu_64_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.905ns  (logic 0.124ns (6.509%)  route 1.781ns (93.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X23Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/training_id_fu_64[6]_i_1/O
                         net (fo=16, routed)          0.808     1.905    bd_0_i/hls_inst/inst/ap_NS_fsm12_out
    SLICE_X22Y45         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y45         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[5]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_GRAD_fu_103/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.692ns  (logic 0.154ns (9.104%)  route 1.538ns (90.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=127, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_GRAD_fu_103/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X25Y42         LUT4 (Prop_lut4_I0_O)        0.154     1.127 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_GRAD_fu_103/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0/O
                         net (fo=1, routed)           0.565     1.692    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_GRAD_fu_103/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0_n_2
    SLICE_X25Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_GRAD_fu_103/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_GRAD_fu_103/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X25Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_GRAD_fu_103/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.637ns  (logic 0.124ns (7.576%)  route 1.513ns (92.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X23Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/training_id_fu_64[6]_i_1/O
                         net (fo=16, routed)          0.540     1.637    bd_0_i/hls_inst/inst/ap_NS_fsm12_out
    SLICE_X20Y41         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y41         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.626ns  (logic 0.124ns (7.624%)  route 1.502ns (92.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X23Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/training_id_fu_64[6]_i_1/O
                         net (fo=16, routed)          0.529     1.626    bd_0_i/hls_inst/inst/ap_NS_fsm12_out
    SLICE_X20Y40         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y40         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.626ns  (logic 0.124ns (7.624%)  route 1.502ns (92.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X23Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/training_id_fu_64[6]_i_1/O
                         net (fo=16, routed)          0.529     1.626    bd_0_i/hls_inst/inst/ap_NS_fsm12_out
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[2]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.626ns  (logic 0.124ns (7.624%)  route 1.502ns (92.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X23Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/training_id_fu_64[6]_i_1/O
                         net (fo=16, routed)          0.529     1.626    bd_0_i/hls_inst/inst/ap_NS_fsm12_out
    SLICE_X20Y40         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y40         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[3]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.626ns  (logic 0.124ns (7.624%)  route 1.502ns (92.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X23Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/training_id_fu_64[6]_i_1/O
                         net (fo=16, routed)          0.529     1.626    bd_0_i/hls_inst/inst/ap_NS_fsm12_out
    SLICE_X20Y40         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y40         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_68_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





