// Seed: 1168264581
module module_0 #(
    parameter id_6 = 32'd52
) (
    output tri0  id_0,
    input  uwire id_1,
    output tri   id_2,
    output tri0  id_3,
    input  wand  id_4
);
  wire [1 : 1] _id_6;
  wire id_7;
  logic id_8;
  integer ['b0 ==  -1 : !  id_6] id_9;
  id_10(
      id_9, id_1 - "", id_10
  ); id_11 :
  assert property (@(id_1, posedge -1) id_6 * id_7)
  else;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output tri1 id_4
    , id_6
);
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_0
  );
endmodule
