/* Generated by Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/carlos/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

/* top =  1  */
/* src = "SOC.v:1.1-127.10" */
module SOC(clk, resetn, LEDS, RXD, TXD);
  /* hdlname = "CPU Bimm" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:75.14-75.18" */
  wire [31:0] \CPU.Bimm ;
  /* hdlname = "CPU Iimm" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:72.14-72.18" */
  wire [31:0] \CPU.Iimm ;
  /* hdlname = "CPU Jimm" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:76.14-76.18" */
  wire [31:0] \CPU.Jimm ;
  /* hdlname = "CPU PC" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:196.26-196.28" */
  wire [23:0] \CPU.PC ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_10_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_11_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_12_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_13_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_14_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_15_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_16_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_17_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_18_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_19_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_1_D ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_20_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_21_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_22_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_3_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_4_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_5_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_6_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_7_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_8_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I0 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_9_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I0 ;
  wire \CPU.PC_SB_DFFESR_Q_9_E ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_SB_DFFESR_Q_D ;
  wire \CPU.PC_SB_DFFESR_Q_E ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.PC_SB_DFFESR_Q_E_SB_LUT4_O_I1 ;
  /* hdlname = "CPU PCplus4" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.26-200.33" */
  /* unused_bits = "2" */
  wire [23:0] \CPU.PCplus4 ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [21:0] \CPU.PCplus4_SB_LUT4_O_I3 ;
  /* hdlname = "CPU PCplusImm" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.26-205.35" */
  wire [23:0] \CPU.PCplusImm ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:31.22-31.23" */
  wire [22:0] \CPU.PCplusImm_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [22:0] \CPU.PCplusImm_SB_LUT4_O_I3 ;
  /* hdlname = "CPU Simm" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:74.14-74.18" */
  wire [31:0] \CPU.Simm ;
  /* hdlname = "CPU Uimm" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:71.14-71.18" */
  wire [31:0] \CPU.Uimm ;
  /* hdlname = "CPU aluIn1" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:113.16-113.22" */
  wire [31:0] \CPU.aluIn1 ;
  /* hdlname = "CPU aluIn2" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:118.16-118.22" */
  /* unused_bits = "31" */
  wire [31:0] \CPU.aluIn2 ;
  /* hdlname = "CPU aluMinus" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.16-131.24" */
  /* unused_bits = "32" */
  wire [32:0] \CPU.aluMinus ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [32:0] \CPU.aluMinus_SB_LUT4_O_I3 ;
  /* hdlname = "CPU aluPlus" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.16-127.23" */
  wire [31:0] \CPU.aluPlus ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [31:0] \CPU.aluPlus_SB_LUT4_O_I3 ;
  /* hdlname = "CPU aluReg" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:120.16-120.22" */
  wire [31:0] \CPU.aluReg ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_10_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_11_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_12_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_13_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_14_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_15_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_16_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_17_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_18_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_19_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_20_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_21_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_22_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_23_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_24_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_25_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_26_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_27_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_28_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_29_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_30_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_31_D ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_3_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_4_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_5_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_6_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_7_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_8_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_9_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I2 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_SB_DFFE_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  /* hdlname = "CPU aluShamt" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:121.16-121.24" */
  wire [4:0] \CPU.aluShamt ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluShamt_SB_DFFE_Q_1_D ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluShamt_SB_DFFE_Q_2_D ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluShamt_SB_DFFE_Q_3_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" */
  /* unused_bits = "0 4" */
  wire [4:0] \CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1 ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluShamt_SB_DFFE_Q_4_D ;
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluShamt_SB_DFFE_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [4:0] \CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluShamt_SB_LUT4_I1_1_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.aluShamt_SB_LUT4_I1_O ;
  /* hdlname = "CPU clk" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:38.12-38.15" */
  wire \CPU.clk ;
  /* hdlname = "CPU cycles" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:378.16-378.22" */
  wire [31:0] \CPU.cycles ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" */
  wire [31:0] \CPU.cycles_SB_DFF_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [31:0] \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  /* hdlname = "CPU instr" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:197.16-197.21" */
  wire [31:2] \CPU.instr ;
  /* hdlname = "CPU isJAL" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:85.9-85.14" */
  wire \CPU.isJAL ;
  /* hdlname = "CPU loadstore_addr" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.26-211.40" */
  /* unused_bits = "14 15" */
  wire [23:0] \CPU.loadstore_addr ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:31.22-31.23" */
  wire [23:0] \CPU.loadstore_addr_SB_LUT4_O_7_I2 ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [23:0] \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO ;
  /* hdlname = "CPU mem_addr" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:40.18-40.26" */
  /* unused_bits = "0 1 13 16 17 18 19 20 21 22 23" */
  wire [31:0] \CPU.mem_addr ;
  /* hdlname = "CPU mem_rbusy" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:45.12-45.21" */
  wire \CPU.mem_rbusy ;
  /* hdlname = "CPU mem_rdata" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:43.18-43.27" */
  /* unused_bits = "0 1" */
  wire [31:0] \CPU.mem_rdata ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_10_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_11_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_12_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_13_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_14_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_16_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_17_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_18_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_19_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_20_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_21_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_22_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \CPU.mem_rdata_SB_LUT4_O_23_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_24_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \CPU.mem_rdata_SB_LUT4_O_25_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_26_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_27_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_28_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_29_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_2_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_3_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_4_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_5_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.mem_rdata_SB_LUT4_O_6_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_7_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_8_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.mem_rdata_SB_LUT4_O_9_I3 ;
  /* hdlname = "CPU mem_wbusy" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:46.12-46.21" */
  wire \CPU.mem_wbusy ;
  /* hdlname = "CPU mem_wdata" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:41.18-41.27" */
  wire [31:0] \CPU.mem_wdata ;
  /* hdlname = "CPU rdId" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:63.13-63.17" */
  wire [4:0] \CPU.rdId ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire \CPU.registerFile.0.0.0_WCLKE ;
  wire \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:31.22-31.23" */
  wire [32:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  /* hdlname = "CPU reset" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:48.12-48.17" */
  wire \CPU.reset ;
  /* hdlname = "CPU rs1" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:97.15-97.18" */
  wire [31:0] \CPU.rs1 ;
  /* hdlname = "CPU rs2" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:98.15-98.18" */
  wire [31:0] \CPU.rs2 ;
  /* hdlname = "CPU state" */
  /* onehot = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:307.24-307.29" */
  wire [3:0] \CPU.state ;
  wire \CPU.state_SB_DFFESR_Q_E ;
  wire \CPU.state_SB_DFFSR_Q_1_R ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:342.7-368.14|cores/cpu/femtorv32_quark.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:575.21-575.22" */
  /* unused_bits = "2" */
  wire [3:0] \CPU.state_SB_DFFSR_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.state_SB_DFFSR_Q_D_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \CPU.state_SB_LUT4_I0_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2 ;
  wire \CPU.state_SB_LUT4_I0_O ;
  /* hdlname = "CPU writeBackData" */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:225.16-225.29" */
  wire [31:0] \CPU.writeBackData ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_10_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_11_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_13_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_14_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_15_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_16_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_17_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_18_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_19_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_1_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_20_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_21_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_23_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_23_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_24_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_26_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_27_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_2_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_31_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \CPU.writeBackData_SB_LUT4_O_31_I1_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_31_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_3_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_4_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_5_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_6_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_2_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_7_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_2_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_8_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_9_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  /* src = "SOC.v:4.18-4.22" */
  output LEDS;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.0.0.0_RDATA_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  wire \RAM.MEM.0.0.0_WCLKE ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.0.1.0_RDATA ;
  wire \RAM.MEM.0.1.0_WCLKE ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.1.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.1.0.0_RDATA_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.1.0.0_RDATA_1_SB_LUT4_I0_O ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.1.0.0_RDATA_2 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.1.1.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.10.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.10.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.10.0.0_RDATA_2 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.10.1.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \RAM.MEM.11.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.11.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.11.0.0_RDATA_2 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.11.1.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.12.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.12.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.12.0.0_RDATA_2 ;
  wire \RAM.MEM.12.0.0_WCLKE ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.12.1.0_RDATA ;
  wire \RAM.MEM.12.1.0_WCLKE ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.13.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.13.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.13.0.0_RDATA_2 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.13.1.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.14.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.14.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.14.0.0_RDATA_2 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.14.1.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \RAM.MEM.15.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.15.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.15.0.0_RDATA_2 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.15.1.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.2.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.2.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.2.0.0_RDATA_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.2.0.0_RDATA_SB_LUT4_I0_O ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.2.1.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \RAM.MEM.3.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.3.0.0_RDATA_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.3.0.0_RDATA_1_SB_LUT4_I0_O ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.3.0.0_RDATA_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.3.0.0_RDATA_SB_LUT4_I1_O ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.3.1.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.4.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.4.0.0_RDATA_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.4.0.0_RDATA_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_1_I2 ;
  wire \RAM.MEM.4.0.0_WCLKE ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.4.1.0_RDATA ;
  wire \RAM.MEM.4.1.0_WCLKE ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.5.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.5.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.5.0.0_RDATA_2 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.5.1.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.6.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.6.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.6.0.0_RDATA_2 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.6.1.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \RAM.MEM.7.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.7.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.7.0.0_RDATA_2 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.7.1.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.8.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.8.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.8.0.0_RDATA_2 ;
  wire \RAM.MEM.8.0.0_WCLKE ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.8.1.0_RDATA ;
  wire \RAM.MEM.8.1.0_WCLKE ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \RAM.MEM.8.1.0_WCLKE_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.9.0.0_RDATA ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \RAM.MEM.9.0.0_RDATA_1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.9.0.0_RDATA_2 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" */
  /* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" */
  wire [15:0] \RAM.MEM.9.1.0_RDATA ;
  /* hdlname = "RAM clk" */
  /* src = "SOC.v:29.9-36.5|cores/bram/bram.v:4.22-4.25" */
  wire \RAM.clk ;
  /* hdlname = "RAM mem_addr" */
  /* src = "SOC.v:29.9-36.5|cores/bram/bram.v:5.22-5.30" */
  /* unused_bits = "0 1 13 16 17 18 19 20 21 22 23" */
  wire [31:0] \RAM.mem_addr ;
  /* hdlname = "RAM mem_rstrb" */
  /* src = "SOC.v:29.9-36.5|cores/bram/bram.v:7.18-7.27" */
  wire \RAM.mem_rstrb ;
  wire \RAM.mem_rstrb_SB_LUT4_I2_O ;
  wire \RAM.mem_rstrb_SB_LUT4_I3_O ;
  /* hdlname = "RAM mem_wdata" */
  /* src = "SOC.v:29.9-36.5|cores/bram/bram.v:8.22-8.31" */
  wire [31:0] \RAM.mem_wdata ;
  /* hdlname = "RAM word_addr" */
  /* src = "SOC.v:29.9-36.5|cores/bram/bram.v:18.16-18.25" */
  /* unused_bits = "11 14 15 16 17 18 19 20 21" */
  wire [29:0] \RAM.word_addr ;
  /* src = "SOC.v:5.17-5.20" */
  input RXD;
  /* src = "SOC.v:6.18-6.21" */
  output TXD;
  /* src = "SOC.v:41.16-41.28" */
  wire [31:0] bin2bcd_dout;
  /* src = "SOC.v:2.17-2.20" */
  input clk;
  /* src = "SOC.v:88.12-88.14" */
  /* unused_bits = "0 1 2 3 4 5 6" */
  wire [6:0] cs;
  /* src = "SOC.v:40.16-40.24" */
  wire [31:0] div_dout;
  /* src = "SOC.v:42.16-42.26" */
  wire [31:0] dpram_dout;
  /* src = "SOC.v:38.16-38.25" */
  wire [31:0] gpio_dout;
  /* unused_bits = "0 1 13 16 17 18 19 20 21 22 23" */
  wire [23:0] mem_addr;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] mem_addr_SB_LUT4_O_I3;
  /* src = "SOC.v:9.16-9.25" */
  /* unused_bits = "0 1" */
  wire [31:0] mem_rdata;
  wire [7:0] mem_wdata;
  /* hdlname = "mult1 A" */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:14.12-14.13" */
  wire [15:0] \mult1.A ;
  /* hdlname = "mult1 B" */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:15.12-15.13" */
  wire [15:0] \mult1.B ;
  wire \mult1.B_SB_DFFESR_Q_E ;
  /* hdlname = "mult1 addr" */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:7.16-7.20" */
  /* unused_bits = "0 1" */
  wire [4:0] \mult1.addr ;
  /* hdlname = "mult1 clk" */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:3.9-3.12" */
  wire \mult1.clk ;
  /* hdlname = "mult1 cs" */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:6.9-6.11" */
  /* unused_bits = "0" */
  wire \mult1.cs ;
  /* hdlname = "mult1 d_in" */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:5.16-5.20" */
  wire [15:0] \mult1.d_in ;
  /* hdlname = "mult1 d_out" */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:10.20-10.25" */
  wire [31:0] \mult1.d_out ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_10_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_11_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_12_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_13_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_14_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_15_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_16_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_17_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_18_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_19_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_1_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_20_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_21_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_22_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_23_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_24_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_25_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_26_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_27_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_28_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_29_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_2_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_30_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_31_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_3_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_4_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_5_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_6_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_7_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_8_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_9_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_SB_DFFESR_Q_D ;
  /* hdlname = "mult1 done" */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:18.6-18.10" */
  wire \mult1.done ;
  /* hdlname = "mult1 init" */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:16.5-16.9" */
  wire \mult1.init ;
  wire \mult1.init_SB_DFFESR_Q_E ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2 ;
  wire \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3 ;
  wire \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \mult1.init_SB_LUT4_I3_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_I3 ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:0.0-0.0|cores/mult/mult.v:39.3-89.10|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:575.21-575.22" */
  wire [2:0] \mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:84.14-84.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" */
  wire [3:0] \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1 ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:84.14-84.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [3:0] \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:84.14-84.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" */
  wire [3:0] \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  /* hdlname = "mult1 mult1 A" */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:21.12-21.13|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.A ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [31:0] \mult1.mult1.A_SB_CARRY_I0_CO ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_10_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_11_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_12_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_13_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_14_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_1_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_2_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_3_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_4_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_5_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_6_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_7_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_8_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_9_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_SB_DFFE_Q_D ;
  /* hdlname = "mult1 mult1 B" */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:22.12-22.13|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.B ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:0.0-0.0|cores/mult/mult.v:39.3-89.10|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:573.22-573.23" */
  /* unused_bits = "1 3 4 5" */
  wire [5:0] \mult1.mult1.B_SB_DFFESR_Q_R ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_10_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_11_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_12_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_13_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_14_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_1_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_2_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_3_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_4_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_5_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_6_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_7_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_8_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_9_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_SB_DFFE_Q_D ;
  /* hdlname = "mult1 mult1 clk" */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:3.21-3.24|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.clk ;
  /* hdlname = "mult1 mult1 count" */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:30.12-30.17|cores/mult/perip_mult.v:70.6-78.3" */
  wire [4:0] \mult1.mult1.count ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [4:0] \mult1.mult1.count_SB_CARRY_CI_CO ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" */
  wire [4:0] \mult1.mult1.count_SB_DFFESR_Q_4_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:84.14-84.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:31.22-31.23" */
  wire [3:0] \mult1.mult1.count_SB_DFFESR_Q_D ;
  wire \mult1.mult1.count_SB_DFFESR_Q_E ;
  wire \mult1.mult1.count_SB_DFFESR_Q_R ;
  /* hdlname = "mult1 mult1 done" */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:6.21-6.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.done ;
  wire \mult1.mult1.done_SB_DFFER_Q_E ;
  /* hdlname = "mult1 mult1 init" */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:5.21-5.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.init ;
  /* hdlname = "mult1 mult1 op_A" */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:9.21-9.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.op_A ;
  /* hdlname = "mult1 mult1 op_B" */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:10.21-10.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.op_B ;
  /* hdlname = "mult1 mult1 result" */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:8.21-8.27|cores/mult/perip_mult.v:70.6-78.3" */
  wire [31:0] \mult1.mult1.result ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_10_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_11_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_12_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_13_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_14_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_15_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_16_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_17_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_18_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_19_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_1_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_20_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_21_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_22_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_23_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_24_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_25_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_26_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_27_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_28_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_29_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_2_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_30_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_31_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_3_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_4_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_5_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_6_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_7_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_8_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_9_D ;
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_SB_DFFER_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" */
  wire [31:0] \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 ;
  wire \mult1.mult1.result_SB_DFFER_Q_E ;
  /* hdlname = "mult1 mult1 state" */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:20.12-20.17|cores/mult/perip_mult.v:70.6-78.3" */
  wire [2:0] \mult1.mult1.state ;
  /* hdlname = "mult1 result" */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:17.13-17.19" */
  wire [31:0] \mult1.result ;
  /* src = "SOC.v:39.16-39.25" */
  wire [31:0] mult_dout;
  /* hdlname = "per_uart addr" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:9.16-9.20" */
  /* unused_bits = "0 1" */
  wire [4:0] \per_uart.addr ;
  /* hdlname = "per_uart clk" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:5.11-5.14" */
  wire \per_uart.clk ;
  /* hdlname = "per_uart cs" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:8.11-8.13" */
  /* unused_bits = "0" */
  wire \per_uart.cs ;
  /* hdlname = "per_uart d_in" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:7.17-7.21" */
  wire [31:0] \per_uart.d_in ;
  /* hdlname = "per_uart d_in_uart" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:20.11-20.20" */
  wire [7:0] \per_uart.d_in_uart ;
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:39.15-39.24" */
  wire \per_uart.d_in_uart_SB_DFFE_Q_E ;
  /* hdlname = "per_uart d_out" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:12.22-12.27" */
  wire [31:0] \per_uart.d_out ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:46.2-50.9|cores/uart/perip_uart.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:578.19-578.22" */
  wire [9:0] \per_uart.d_out_SB_DFFSR_Q_7_D ;
  wire \per_uart.d_out_SB_DFFSR_Q_R ;
  /* hdlname = "per_uart ledout" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:15.16-15.22" */
  wire \per_uart.ledout ;
  wire \per_uart.ledout_SB_DFFE_Q_E ;
  /* hdlname = "per_uart rx_avail" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:25.6-25.14" */
  wire \per_uart.rx_avail ;
  /* hdlname = "per_uart rx_data" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:22.12-22.19" */
  wire [7:0] \per_uart.rx_data ;
  /* hdlname = "per_uart rx_error" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:24.6-24.14" */
  wire \per_uart.rx_error ;
  /* hdlname = "per_uart tx_busy" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:23.6-23.13" */
  wire \per_uart.tx_busy ;
  /* hdlname = "per_uart uart0 clk" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:10.21-10.24|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.clk ;
  /* hdlname = "per_uart uart0 enable16_counter" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:29.12-29.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire [15:0] \per_uart.uart0.enable16_counter ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [15:0] \per_uart.uart0.enable16_counter_SB_CARRY_CI_CO ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" */
  wire [15:0] \per_uart.uart0.enable16_counter_SB_DFFSS_Q_D ;
  /* hdlname = "per_uart uart0 rx_ack" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:18.21-18.27|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_ack ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \per_uart.uart0.rx_ack_SB_LUT4_I0_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \per_uart.uart0.rx_ack_SB_LUT4_I1_I3 ;
  wire \per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_O_I2 ;
  /* hdlname = "per_uart uart0 rx_avail" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:16.21-16.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_avail ;
  wire \per_uart.uart0.rx_avail_SB_DFFSR_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:46.2-50.9|cores/uart/perip_uart.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:583.28-583.35" */
  /* unused_bits = "7 17" */
  wire [19:0] \per_uart.uart0.rx_avail_SB_LUT4_I3_O ;
  /* hdlname = "per_uart uart0 rx_bitcount" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:63.11-63.22|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.rx_bitcount ;
  wire \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_1_D ;
  wire \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_2_D ;
  wire \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_3_D ;
  wire \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:91.21-91.36|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [3:0] \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D_SB_LUT4_O_I3 ;
  wire \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_E ;
  /* hdlname = "per_uart uart0 rx_busy" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:61.11-61.18|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_busy ;
  wire \per_uart.uart0.rx_busy_SB_DFFESR_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \per_uart.uart0.rx_busy_SB_DFFESR_Q_E ;
  /* hdlname = "per_uart uart0 rx_count16" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:62.11-62.21|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.rx_count16 ;
  wire \per_uart.uart0.rx_count16_SB_DFFESR_Q_1_D ;
  wire \per_uart.uart0.rx_count16_SB_DFFESR_Q_2_D ;
  wire \per_uart.uart0.rx_count16_SB_DFFESR_Q_3_D ;
  wire \per_uart.uart0.rx_count16_SB_DFFESR_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:88.19-88.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [3:0] \per_uart.uart0.rx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 ;
  /* hdlname = "per_uart uart0 rx_data" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:15.21-15.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.rx_data ;
  /* hdlname = "per_uart uart0 rx_error" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:17.21-17.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_error ;
  wire \per_uart.uart0.rx_error_SB_DFFSR_Q_D ;
  /* hdlname = "per_uart uart0 rxd_reg" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:64.11-64.18|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.rxd_reg ;
  wire \per_uart.uart0.rxd_reg_SB_DFFE_Q_E ;
  /* hdlname = "per_uart uart0 tx_bitcount" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:118.11-118.22|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.tx_bitcount ;
  wire \per_uart.uart0.tx_bitcount_SB_DFFE_Q_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.tx_bitcount_SB_DFFE_Q_1_D_SB_LUT4_O_I3 ;
  wire \per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:140.20-140.35|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" */
  /* unused_bits = "0 3" */
  wire [3:0] \per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I3 ;
  wire \per_uart.uart0.tx_bitcount_SB_DFFE_Q_3_D ;
  wire \per_uart.uart0.tx_bitcount_SB_DFFE_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:140.20-140.35|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I1 ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:140.20-140.35|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [3:0] \per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  /* hdlname = "per_uart uart0 tx_busy" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:21.21-21.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.tx_busy ;
  wire \per_uart.uart0.tx_busy_SB_DFFSR_Q_D ;
  /* hdlname = "per_uart uart0 tx_count16" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:119.11-119.21|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.tx_count16 ;
  wire \per_uart.uart0.tx_count16_SB_DFFESR_Q_1_D ;
  wire \per_uart.uart0.tx_count16_SB_DFFESR_Q_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \per_uart.uart0.tx_count16_SB_DFFESR_Q_3_D ;
  wire \per_uart.uart0.tx_count16_SB_DFFESR_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:137.19-137.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" */
  wire [3:0] \per_uart.uart0.tx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 ;
  wire \per_uart.uart0.tx_count16_SB_DFFESR_Q_E ;
  /* hdlname = "per_uart uart0 tx_data" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:19.21-19.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.tx_data ;
  /* hdlname = "per_uart uart0 tx_wr" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:20.21-20.26|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.tx_wr ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.tx_wr_SB_LUT4_I1_I2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \per_uart.uart0.tx_wr_SB_LUT4_I1_I3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [1:0] \per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2_O ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.tx_wr_SB_LUT4_I3_O ;
  /* hdlname = "per_uart uart0 txd_reg" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:120.11-120.18|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.txd_reg ;
  wire \per_uart.uart0.txd_reg_SB_DFFE_Q_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.txd_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1 ;
  wire \per_uart.uart0.txd_reg_SB_DFFE_Q_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.txd_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1 ;
  wire \per_uart.uart0.txd_reg_SB_DFFE_Q_3_D ;
  wire \per_uart.uart0.txd_reg_SB_DFFE_Q_4_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.txd_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I1 ;
  wire \per_uart.uart0.txd_reg_SB_DFFE_Q_5_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.txd_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I1 ;
  wire \per_uart.uart0.txd_reg_SB_DFFE_Q_6_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.txd_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I1 ;
  wire \per_uart.uart0.txd_reg_SB_DFFE_Q_7_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.txd_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I1 ;
  wire \per_uart.uart0.txd_reg_SB_DFFE_Q_D ;
  /* hdlname = "per_uart uart0 uart_rxd" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:12.21-12.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_rxd ;
  /* hdlname = "per_uart uart0 uart_rxd1" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:49.5-49.14|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_rxd1 ;
  /* hdlname = "per_uart uart0 uart_rxd2" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:50.5-50.14|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_rxd2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \per_uart.uart0.uart_rxd2_SB_LUT4_I1_O ;
  /* hdlname = "per_uart uart0 uart_txd" */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:13.21-13.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_txd ;
  wire \per_uart.uart0.uart_txd_SB_DFFESS_Q_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [3:0] \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" */
  wire [2:0] \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  wire \per_uart.uart0.uart_txd_SB_DFFESS_Q_E ;
  /* hdlname = "per_uart uart_ctrl" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:21.11-21.20" */
  wire [7:0] \per_uart.uart_ctrl ;
  /* hdlname = "per_uart uart_rx" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:14.12-14.19" */
  wire \per_uart.uart_rx ;
  /* hdlname = "per_uart uart_tx" */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:13.12-13.19" */
  wire \per_uart.uart_tx ;
  /* src = "SOC.v:3.17-3.23" */
  input resetn;
  wire resetn_SB_LUT4_I2_O;
  wire resetn_SB_LUT4_I3_1_O;
  wire resetn_SB_LUT4_I3_2_O;
  /* src = "SOC.v:37.16-37.25" */
  wire [31:0] uart_dout;
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_D ),
    .E(\CPU.PC_SB_DFFESR_Q_E ),
    .Q(\CPU.PC [1]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_1_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [23]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_10  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_10_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [14]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_10_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [14]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_10_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [14]),
    .O(\CPU.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [14]),
    .O(\CPU.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_11  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_11_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [13]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_11_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [13]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_11_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [13]),
    .O(\CPU.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [13]),
    .O(\CPU.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_12  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_12_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [12]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_12_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [12]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_12_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [12]),
    .O(\CPU.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [12]),
    .O(\CPU.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_13  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_13_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [11]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_13_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [11]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_13_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [11]),
    .O(\CPU.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [11]),
    .O(\CPU.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_14  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_14_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [10]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_14_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [10]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_14_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [10]),
    .O(\CPU.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [10]),
    .O(\CPU.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_15  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_15_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [9]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_15_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [9]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_15_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [9]),
    .O(\CPU.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [9]),
    .O(\CPU.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_16  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_16_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [8]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_16_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [8]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_16_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [8]),
    .O(\CPU.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [8]),
    .O(\CPU.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_17  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_17_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [7]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_17_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [7]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_17_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [7]),
    .O(\CPU.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [7]),
    .O(\CPU.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_18  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_18_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [6]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_18_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [6]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_18_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [6]),
    .O(\CPU.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [6]),
    .O(\CPU.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_19  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_19_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [5]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_19_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [5]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_19_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [5]),
    .O(\CPU.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [5]),
    .O(\CPU.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [1]),
    .I2(\CPU.aluPlus [23]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_2_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [22]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_20  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_20_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [4]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_20_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [4]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_20_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [4]),
    .O(\CPU.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [4]),
    .O(\CPU.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_21  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_21_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [3]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [3]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_21_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [3]),
    .O(\CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [3]),
    .O(\CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_22  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_22_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [2]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_22_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_22_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [2]),
    .O(\CPU.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) \CPU.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PC [2]),
    .O(\CPU.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [22]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [22]),
    .O(\CPU.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [22]),
    .O(\CPU.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_3_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [21]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [21]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_3_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [21]),
    .O(\CPU.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [21]),
    .O(\CPU.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_4_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [20]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_4_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [20]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_4_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [20]),
    .O(\CPU.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [20]),
    .O(\CPU.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_5_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [19]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_5_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [19]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_5_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [19]),
    .O(\CPU.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [19]),
    .O(\CPU.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_6_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [18]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_6_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [18]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_6_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [18]),
    .O(\CPU.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [18]),
    .O(\CPU.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_7_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [17]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_7_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [17]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_7_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [17]),
    .O(\CPU.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [17]),
    .O(\CPU.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_8  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_8_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [16]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_8_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [16]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_8_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [16]),
    .O(\CPU.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [16]),
    .O(\CPU.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.PC_SB_DFFESR_Q_9  (
    .C(clk),
    .D(\CPU.PC_SB_DFFESR_Q_9_D ),
    .E(\CPU.PC_SB_DFFESR_Q_9_E ),
    .Q(\CPU.PC [15]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \CPU.PC_SB_DFFESR_Q_9_D_SB_LUT4_O  (
    .I0(\CPU.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I0 [1]),
    .I2(\CPU.aluPlus [15]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_9_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [15]),
    .O(\CPU.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [15]),
    .O(\CPU.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \CPU.PC_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplusImm [1]),
    .I2(\CPU.aluPlus [1]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .O(\CPU.PC_SB_DFFESR_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \CPU.PC_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PC_SB_DFFESR_Q_E_SB_LUT4_O_I1 [0]),
    .I2(\CPU.state [2]),
    .I3(resetn),
    .O(\CPU.PC_SB_DFFESR_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.PC_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .O(\CPU.PC_SB_DFFESR_Q_E_SB_LUT4_O_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [11]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [9]),
    .O(\CPU.PCplus4 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [10]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [8]),
    .O(\CPU.PCplus4 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [3]),
    .I3(\CPU.PC [2]),
    .O(\CPU.PCplus4 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [21]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [19]),
    .O(\CPU.PCplus4 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [20]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [18]),
    .O(\CPU.PCplus4 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [19]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [17]),
    .O(\CPU.PCplus4 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [18]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [16]),
    .O(\CPU.PCplus4 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [17]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [15]),
    .O(\CPU.PCplus4 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [16]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [14]),
    .O(\CPU.PCplus4 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [15]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [13]),
    .O(\CPU.PCplus4 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [14]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [12]),
    .O(\CPU.PCplus4 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [13]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [11]),
    .O(\CPU.PCplus4 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [9]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [7]),
    .O(\CPU.PCplus4 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [12]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [10]),
    .O(\CPU.PCplus4 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [8]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [6]),
    .O(\CPU.PCplus4 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [7]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [5]),
    .O(\CPU.PCplus4 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [6]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [4]),
    .O(\CPU.PCplus4 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [5]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [3]),
    .O(\CPU.PCplus4 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [4]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [2]),
    .O(\CPU.PCplus4 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [23]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [21]),
    .O(\CPU.PCplus4 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplus4_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.PC [22]),
    .I3(\CPU.PCplus4_SB_LUT4_O_I3 [20]),
    .O(\CPU.PCplus4 [22])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [9]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [10]),
    .I0(1'h0),
    .I1(\CPU.PC [11])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [8]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [9]),
    .I0(1'h0),
    .I1(\CPU.PC [10])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [19]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [20]),
    .I0(1'h0),
    .I1(\CPU.PC [21])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [18]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [19]),
    .I0(1'h0),
    .I1(\CPU.PC [20])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [17]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [18]),
    .I0(1'h0),
    .I1(\CPU.PC [19])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [16]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [17]),
    .I0(1'h0),
    .I1(\CPU.PC [18])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [15]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [16]),
    .I0(1'h0),
    .I1(\CPU.PC [17])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [14]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [15]),
    .I0(1'h0),
    .I1(\CPU.PC [16])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [13]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [14]),
    .I0(1'h0),
    .I1(\CPU.PC [15])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [12]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [13]),
    .I0(1'h0),
    .I1(\CPU.PC [14])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_18  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [11]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [12]),
    .I0(1'h0),
    .I1(\CPU.PC [13])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_19  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [10]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [11]),
    .I0(1'h0),
    .I1(\CPU.PC [12])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [7]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [8]),
    .I0(1'h0),
    .I1(\CPU.PC [9])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [6]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [7]),
    .I0(1'h0),
    .I1(\CPU.PC [8])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [5]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\CPU.PC [7])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [4]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\CPU.PC [6])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [3]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\CPU.PC [5])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [2]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\CPU.PC [4])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\CPU.PCplus4_SB_LUT4_O_I3 [20]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [21]),
    .I0(1'h0),
    .I1(\CPU.PC [22])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplus4_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\CPU.PC [2]),
    .CO(\CPU.PCplus4_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\CPU.PC [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PC [10]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [9]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [9]),
    .O(\CPU.PCplusImm [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.PC [9]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [8]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [8]),
    .O(\CPU.PCplusImm [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\CPU.PC [21]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [20]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [20]),
    .O(\CPU.PCplusImm [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\CPU.PC [2]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [1]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [1]),
    .O(\CPU.PCplusImm [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\CPU.PC [20]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [19]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [19]),
    .O(\CPU.PCplusImm [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\CPU.PC [19]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [18]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [18]),
    .O(\CPU.PCplusImm [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\CPU.PC [18]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [17]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [17]),
    .O(\CPU.PCplusImm [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\CPU.PC [17]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [16]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [16]),
    .O(\CPU.PCplusImm [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\CPU.PC [16]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [15]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [15]),
    .O(\CPU.PCplusImm [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\CPU.PC [15]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [14]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [14]),
    .O(\CPU.PCplusImm [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\CPU.PC [14]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [13]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [13]),
    .O(\CPU.PCplusImm [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\CPU.PC [13]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [12]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [12]),
    .O(\CPU.PCplusImm [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.PC [8]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [7]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [7]),
    .O(\CPU.PCplusImm [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\CPU.PC [12]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [11]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [11]),
    .O(\CPU.PCplusImm [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\CPU.PC [11]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [10]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [10]),
    .O(\CPU.PCplusImm [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\CPU.PC [1]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [0]),
    .I3(1'h0),
    .O(\CPU.PCplusImm [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\CPU.PC [7]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [6]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [6]),
    .O(\CPU.PCplusImm [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\CPU.PC [6]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [5]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [5]),
    .O(\CPU.PCplusImm [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\CPU.PC [5]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [4]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [4]),
    .O(\CPU.PCplusImm [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\CPU.PC [4]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [3]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [3]),
    .O(\CPU.PCplusImm [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\CPU.PC [3]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [2]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [2]),
    .O(\CPU.PCplusImm [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\CPU.PC [23]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [22]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [22]),
    .O(\CPU.PCplusImm [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.PCplusImm_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\CPU.PC [22]),
    .I2(\CPU.PCplusImm_SB_LUT4_O_I2 [21]),
    .I3(\CPU.PCplusImm_SB_LUT4_O_I3 [21]),
    .O(\CPU.PCplusImm [22])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [9]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [10]),
    .I0(\CPU.PC [10]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [9])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [8]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [9]),
    .I0(\CPU.PC [9]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [8])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [1]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [2]),
    .I0(\CPU.PC [2]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [1])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [19]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [20]),
    .I0(\CPU.PC [20]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [19])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [18]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [19]),
    .I0(\CPU.PC [19]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [18])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [17]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [18]),
    .I0(\CPU.PC [18]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [17])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [16]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [17]),
    .I0(\CPU.PC [17]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [16])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [15]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [16]),
    .I0(\CPU.PC [16]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [15])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [14]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [15]),
    .I0(\CPU.PC [15]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [14])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [13]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [14]),
    .I0(\CPU.PC [14]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [13])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_18  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [12]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [13]),
    .I0(\CPU.PC [13]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [12])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_19  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [11]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [12]),
    .I0(\CPU.PC [12]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [11])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [7]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [8]),
    .I0(\CPU.PC [8]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [7])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_20  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [10]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [11]),
    .I0(\CPU.PC [11]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [10])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_21  (
    .CI(1'h0),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [1]),
    .I0(\CPU.PC [1]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [0])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [6]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [7]),
    .I0(\CPU.PC [7]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [6])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [5]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [6]),
    .I0(\CPU.PC [6]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [5])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [4]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [5]),
    .I0(\CPU.PC [5]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [4])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [3]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [4]),
    .I0(\CPU.PC [4]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [3])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [2]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [3]),
    .I0(\CPU.PC [3]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [2])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [21]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [22]),
    .I0(\CPU.PC [22]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [21])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.PCplusImm_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\CPU.PCplusImm_SB_LUT4_O_I3 [20]),
    .CO(\CPU.PCplusImm_SB_LUT4_O_I3 [21]),
    .I0(\CPU.PC [21]),
    .I1(\CPU.PCplusImm_SB_LUT4_O_I2 [20])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [9]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [10]),
    .I0(\CPU.aluIn2 [9]),
    .I1(\CPU.rs1 [9])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_1  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [8]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [9]),
    .I0(\CPU.aluIn2 [8]),
    .I1(\CPU.rs1 [8])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_10  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [28]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [29]),
    .I0(\CPU.aluIn2 [28]),
    .I1(\CPU.rs1 [28])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_11  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [27]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [28]),
    .I0(\CPU.aluIn2 [27]),
    .I1(\CPU.rs1 [27])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_12  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [26]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [27]),
    .I0(\CPU.aluIn2 [26]),
    .I1(\CPU.rs1 [26])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_13  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [25]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [26]),
    .I0(\CPU.aluIn2 [25]),
    .I1(\CPU.rs1 [25])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_14  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [24]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [25]),
    .I0(\CPU.aluIn2 [24]),
    .I1(\CPU.rs1 [24])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_15  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [23]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [24]),
    .I0(\CPU.aluIn2 [23]),
    .I1(\CPU.rs1 [23])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_16  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [22]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [23]),
    .I0(\CPU.aluIn2 [22]),
    .I1(\CPU.rs1 [22])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_17  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [21]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [22]),
    .I0(\CPU.aluIn2 [21]),
    .I1(\CPU.rs1 [21])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_18  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [20]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [21]),
    .I0(\CPU.aluIn2 [20]),
    .I1(\CPU.rs1 [20])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_19  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [1]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [2]),
    .I0(\CPU.aluIn2 [1]),
    .I1(\CPU.rs1 [1])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_2  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [7]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [8]),
    .I0(\CPU.aluIn2 [7]),
    .I1(\CPU.rs1 [7])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_20  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [19]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [20]),
    .I0(\CPU.aluIn2 [19]),
    .I1(\CPU.rs1 [19])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_21  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [18]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [19]),
    .I0(\CPU.aluIn2 [18]),
    .I1(\CPU.rs1 [18])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_22  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [17]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [18]),
    .I0(\CPU.aluIn2 [17]),
    .I1(\CPU.rs1 [17])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_23  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [16]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [17]),
    .I0(\CPU.aluIn2 [16]),
    .I1(\CPU.rs1 [16])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_24  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [15]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [16]),
    .I0(\CPU.aluIn2 [15]),
    .I1(\CPU.rs1 [15])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_25  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [14]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [15]),
    .I0(\CPU.aluIn2 [14]),
    .I1(\CPU.rs1 [14])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_26  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [13]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [14]),
    .I0(\CPU.aluIn2 [13]),
    .I1(\CPU.rs1 [13])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_27  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [12]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [13]),
    .I0(\CPU.aluIn2 [12]),
    .I1(\CPU.rs1 [12])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_28  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [11]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [12]),
    .I0(\CPU.aluIn2 [11]),
    .I1(\CPU.rs1 [11])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_29  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [10]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [11]),
    .I0(\CPU.aluIn2 [10]),
    .I1(\CPU.rs1 [10])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_3  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [6]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [7]),
    .I0(\CPU.aluIn2 [6]),
    .I1(\CPU.rs1 [6])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_30  (
    .CI(1'h0),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [1]),
    .I0(\CPU.aluIn2 [0]),
    .I1(\CPU.rs1 [0])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_4  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [5]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [6]),
    .I0(\CPU.aluIn2 [5]),
    .I1(\CPU.rs1 [5])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_5  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [4]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [5]),
    .I0(\CPU.aluIn2 [4]),
    .I1(\CPU.rs1 [4])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_6  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [3]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [4]),
    .I0(\CPU.aluIn2 [3]),
    .I1(\CPU.rs1 [3])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_7  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [30]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [31]),
    .I0(\CPU.aluIn2 [30]),
    .I1(\CPU.rs1 [30])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_8  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [2]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [3]),
    .I0(\CPU.aluIn2 [2]),
    .I1(\CPU.rs1 [2])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluIn2_SB_CARRY_I0_9  (
    .CI(\CPU.aluPlus_SB_LUT4_O_I3 [29]),
    .CO(\CPU.aluPlus_SB_LUT4_O_I3 [30]),
    .I0(\CPU.aluIn2 [29]),
    .I1(\CPU.rs1 [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [30]),
    .O(\CPU.aluIn2 [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [29]),
    .O(\CPU.aluIn2 [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [20]),
    .O(\CPU.aluIn2 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [19]),
    .O(\CPU.aluIn2 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [18]),
    .O(\CPU.aluIn2 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [17]),
    .O(\CPU.aluIn2 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [16]),
    .O(\CPU.aluIn2 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [15]),
    .O(\CPU.aluIn2 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [14]),
    .O(\CPU.aluIn2 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [13]),
    .O(\CPU.aluIn2 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [12]),
    .O(\CPU.aluIn2 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [11]),
    .O(\CPU.aluIn2 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [28]),
    .O(\CPU.aluIn2 [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [10]),
    .O(\CPU.aluIn2 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [9]),
    .O(\CPU.aluIn2 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [8]),
    .O(\CPU.aluIn2 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [7]),
    .O(\CPU.aluIn2 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [6]),
    .O(\CPU.aluIn2 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [5]),
    .O(\CPU.aluIn2 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [4]),
    .O(\CPU.aluIn2 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [3]),
    .O(\CPU.aluIn2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [2]),
    .O(\CPU.aluIn2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [1]),
    .O(\CPU.aluIn2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [27]),
    .O(\CPU.aluIn2 [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [0]),
    .O(\CPU.aluIn2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [26]),
    .O(\CPU.aluIn2 [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [25]),
    .O(\CPU.aluIn2 [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [24]),
    .O(\CPU.aluIn2 [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [23]),
    .O(\CPU.aluIn2 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [22]),
    .O(\CPU.aluIn2 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.aluIn2_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [21]),
    .O(\CPU.aluIn2 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [9]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [9]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [9]),
    .O(\CPU.aluMinus [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.rs1 [8]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [8]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [8]),
    .O(\CPU.aluMinus [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\CPU.rs1 [29]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [29]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [29]),
    .O(\CPU.aluMinus [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\CPU.rs1 [28]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [28]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [28]),
    .O(\CPU.aluMinus [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\CPU.rs1 [27]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [27]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [27]),
    .O(\CPU.aluMinus [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\CPU.rs1 [26]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [26]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [26]),
    .O(\CPU.aluMinus [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\CPU.rs1 [25]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [25]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [25]),
    .O(\CPU.aluMinus [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\CPU.rs1 [24]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [24]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [24]),
    .O(\CPU.aluMinus [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\CPU.rs1 [23]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [23]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [23]),
    .O(\CPU.aluMinus [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\CPU.rs1 [22]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [22]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [22]),
    .O(\CPU.aluMinus [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\CPU.rs1 [21]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [21]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [21]),
    .O(\CPU.aluMinus [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\CPU.rs1 [20]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [20]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [20]),
    .O(\CPU.aluMinus [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.rs1 [7]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [7]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [7]),
    .O(\CPU.aluMinus [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\CPU.rs1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [1]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [1]),
    .O(\CPU.aluMinus [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\CPU.rs1 [19]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [19]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [19]),
    .O(\CPU.aluMinus [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\CPU.rs1 [18]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [18]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [18]),
    .O(\CPU.aluMinus [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\CPU.rs1 [17]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [17]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [17]),
    .O(\CPU.aluMinus [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\CPU.rs1 [16]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [16]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [16]),
    .O(\CPU.aluMinus [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\CPU.rs1 [15]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [15]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [15]),
    .O(\CPU.aluMinus [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\CPU.rs1 [14]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [14]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [14]),
    .O(\CPU.aluMinus [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\CPU.rs1 [13]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [13]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [13]),
    .O(\CPU.aluMinus [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\CPU.rs1 [12]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [12]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [12]),
    .O(\CPU.aluMinus [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\CPU.rs1 [11]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [11]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [11]),
    .O(\CPU.aluMinus [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\CPU.rs1 [6]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [6]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [6]),
    .O(\CPU.aluMinus [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\CPU.rs1 [10]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [10]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [10]),
    .O(\CPU.aluMinus [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\CPU.rs1 [0]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [0]),
    .I3(1'h1),
    .O(\CPU.aluMinus [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\CPU.rs1 [5]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [5]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [5]),
    .O(\CPU.aluMinus [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\CPU.rs1 [4]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [4]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [4]),
    .O(\CPU.aluMinus [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\CPU.rs1 [3]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [3]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [3]),
    .O(\CPU.aluMinus [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\CPU.rs1 [31]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [31]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [31]),
    .O(\CPU.aluMinus [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\CPU.rs1 [30]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [30]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [30]),
    .O(\CPU.aluMinus [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluMinus_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\CPU.rs1 [2]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [2]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [2]),
    .O(\CPU.aluMinus [2])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [9]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [10]),
    .I0(\CPU.rs1 [9]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [9])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [8]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [9]),
    .I0(\CPU.rs1 [8]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [8])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [29]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [30]),
    .I0(\CPU.rs1 [29]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [29])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [28]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [29]),
    .I0(\CPU.rs1 [28]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [28])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [27]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [28]),
    .I0(\CPU.rs1 [27]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [27])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [26]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [27]),
    .I0(\CPU.rs1 [26]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [26])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [25]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [26]),
    .I0(\CPU.rs1 [25]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [25])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [24]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [25]),
    .I0(\CPU.rs1 [24]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [24])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [23]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [24]),
    .I0(\CPU.rs1 [23]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [23])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [22]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [23]),
    .I0(\CPU.rs1 [22]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [22])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_18  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [21]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [22]),
    .I0(\CPU.rs1 [21]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [21])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_19  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [20]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [21]),
    .I0(\CPU.rs1 [20]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [20])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [7]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [8]),
    .I0(\CPU.rs1 [7]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [7])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_20  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [1]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [2]),
    .I0(\CPU.rs1 [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [1])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_21  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [19]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [20]),
    .I0(\CPU.rs1 [19]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [19])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_22  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [18]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [19]),
    .I0(\CPU.rs1 [18]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [18])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_23  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [17]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [18]),
    .I0(\CPU.rs1 [17]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [17])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_24  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [16]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [17]),
    .I0(\CPU.rs1 [16]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [16])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_25  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [15]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [16]),
    .I0(\CPU.rs1 [15]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [15])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_26  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [14]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [15]),
    .I0(\CPU.rs1 [14]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [14])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_27  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [13]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [14]),
    .I0(\CPU.rs1 [13]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [13])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_28  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [12]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [13]),
    .I0(\CPU.rs1 [12]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [12])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_29  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [11]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [12]),
    .I0(\CPU.rs1 [11]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [11])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [6]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [7]),
    .I0(\CPU.rs1 [6]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [6])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_30  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [10]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [11]),
    .I0(\CPU.rs1 [10]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [10])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_31  (
    .CI(1'h1),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [1]),
    .I0(\CPU.rs1 [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [0])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [5]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [6]),
    .I0(\CPU.rs1 [5]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [5])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [4]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [5]),
    .I0(\CPU.rs1 [4]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [4])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [3]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [4]),
    .I0(\CPU.rs1 [3]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [3])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [31]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [32]),
    .I0(\CPU.rs1 [31]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [30]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [31]),
    .I0(\CPU.rs1 [30]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [30])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluMinus_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\CPU.aluMinus_SB_LUT4_O_I3 [2]),
    .CO(\CPU.aluMinus_SB_LUT4_O_I3 [3]),
    .I0(\CPU.rs1 [2]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [9]),
    .I2(\CPU.rs1 [9]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [9]),
    .O(\CPU.aluPlus [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [8]),
    .I2(\CPU.rs1 [8]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [8]),
    .O(\CPU.aluPlus [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [29]),
    .I2(\CPU.rs1 [29]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [29]),
    .O(\CPU.aluPlus [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [28]),
    .I2(\CPU.rs1 [28]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [28]),
    .O(\CPU.aluPlus [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [27]),
    .I2(\CPU.rs1 [27]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [27]),
    .O(\CPU.aluPlus [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [26]),
    .I2(\CPU.rs1 [26]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [26]),
    .O(\CPU.aluPlus [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [25]),
    .I2(\CPU.rs1 [25]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [25]),
    .O(\CPU.aluPlus [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [24]),
    .I2(\CPU.rs1 [24]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [24]),
    .O(\CPU.aluPlus [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [23]),
    .I2(\CPU.rs1 [23]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [23]),
    .O(\CPU.aluPlus [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [22]),
    .I2(\CPU.rs1 [22]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [22]),
    .O(\CPU.aluPlus [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [21]),
    .I2(\CPU.rs1 [21]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [21]),
    .O(\CPU.aluPlus [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [20]),
    .I2(\CPU.rs1 [20]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [20]),
    .O(\CPU.aluPlus [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [7]),
    .I2(\CPU.rs1 [7]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [7]),
    .O(\CPU.aluPlus [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [1]),
    .I2(\CPU.rs1 [1]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [1]),
    .O(\CPU.aluPlus [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [19]),
    .I2(\CPU.rs1 [19]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [19]),
    .O(\CPU.aluPlus [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [18]),
    .I2(\CPU.rs1 [18]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [18]),
    .O(\CPU.aluPlus [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [17]),
    .I2(\CPU.rs1 [17]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [17]),
    .O(\CPU.aluPlus [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [16]),
    .I2(\CPU.rs1 [16]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [16]),
    .O(\CPU.aluPlus [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [15]),
    .I2(\CPU.rs1 [15]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [15]),
    .O(\CPU.aluPlus [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [14]),
    .I2(\CPU.rs1 [14]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [14]),
    .O(\CPU.aluPlus [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [13]),
    .I2(\CPU.rs1 [13]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [13]),
    .O(\CPU.aluPlus [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [12]),
    .I2(\CPU.rs1 [12]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [12]),
    .O(\CPU.aluPlus [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [11]),
    .I2(\CPU.rs1 [11]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [11]),
    .O(\CPU.aluPlus [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [6]),
    .I2(\CPU.rs1 [6]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [6]),
    .O(\CPU.aluPlus [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [10]),
    .I2(\CPU.rs1 [10]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [10]),
    .O(\CPU.aluPlus [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [0]),
    .I2(\CPU.rs1 [0]),
    .I3(1'h0),
    .O(\CPU.aluPlus [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [5]),
    .I2(\CPU.rs1 [5]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [5]),
    .O(\CPU.aluPlus [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [4]),
    .I2(\CPU.rs1 [4]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [4]),
    .O(\CPU.aluPlus [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [3]),
    .I2(\CPU.rs1 [3]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [3]),
    .O(\CPU.aluPlus [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \CPU.aluPlus_SB_LUT4_O_7  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [31]),
    .I1(1'h0),
    .I2(\CPU.rs1 [31]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [31]),
    .O(\CPU.aluPlus [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [30]),
    .I2(\CPU.rs1 [30]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [30]),
    .O(\CPU.aluPlus [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluPlus_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\CPU.aluIn2 [2]),
    .I2(\CPU.rs1 [2]),
    .I3(\CPU.aluPlus_SB_LUT4_O_I3 [2]),
    .O(\CPU.aluPlus [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_1  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_1_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_10  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_10_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [21]),
    .I2(\CPU.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_10_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [22]),
    .I2(\CPU.aluReg [20]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_11  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_11_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [20]),
    .I2(\CPU.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_11_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [21]),
    .I2(\CPU.aluReg [19]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_12  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_12_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [19]),
    .I2(\CPU.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_12_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [20]),
    .I2(\CPU.aluReg [18]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_13  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_13_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [18]),
    .I2(\CPU.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_13_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [19]),
    .I2(\CPU.aluReg [17]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_14  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_14_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [17]),
    .I2(\CPU.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_14_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [18]),
    .I2(\CPU.aluReg [16]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_15  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_15_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [16]),
    .I2(\CPU.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_15_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [17]),
    .I2(\CPU.aluReg [15]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_16  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_16_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [15]),
    .I2(\CPU.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_16_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [16]),
    .I2(\CPU.aluReg [14]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_17  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_17_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [14]),
    .I2(\CPU.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_17_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [15]),
    .I2(\CPU.aluReg [13]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_18  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_18_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [13]),
    .I2(\CPU.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_18_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [14]),
    .I2(\CPU.aluReg [12]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_19  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_19_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [12]),
    .I2(\CPU.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_19_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [13]),
    .I2(\CPU.aluReg [11]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [30]),
    .I2(\CPU.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [31]),
    .I2(\CPU.aluReg [29]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_2  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_2_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_20  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_20_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [11]),
    .I2(\CPU.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_20_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [12]),
    .I2(\CPU.aluReg [10]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_21  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_21_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [10]),
    .I2(\CPU.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_21_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [11]),
    .I2(\CPU.aluReg [9]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_22  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_22_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [9]),
    .I2(\CPU.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_22_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [10]),
    .I2(\CPU.aluReg [8]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_23  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_23_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [8]),
    .I2(\CPU.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_23_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [9]),
    .I2(\CPU.aluReg [7]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_24  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_24_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [7]),
    .I2(\CPU.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_24_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [8]),
    .I2(\CPU.aluReg [6]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_25  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_25_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [6]),
    .I2(\CPU.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_25_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [7]),
    .I2(\CPU.aluReg [5]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_26  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_26_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [5]),
    .I2(\CPU.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_26_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [6]),
    .I2(\CPU.aluReg [4]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_27  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_27_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [4]),
    .I2(\CPU.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_27_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [5]),
    .I2(\CPU.aluReg [3]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_28  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_28_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [3]),
    .I2(\CPU.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_28_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [4]),
    .I2(\CPU.aluReg [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_29  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_29_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [2]),
    .I2(\CPU.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_29_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [3]),
    .I2(\CPU.aluReg [1]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [29]),
    .I2(\CPU.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [30]),
    .I2(\CPU.aluReg [28]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_3  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_3_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_30  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_30_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [1]),
    .I2(\CPU.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_30_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [2]),
    .I2(\CPU.aluReg [0]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_31  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_31_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \CPU.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O  (
    .I0(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .I1(\CPU.aluReg [1]),
    .I2(\CPU.rs1 [0]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_31_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [28]),
    .I2(\CPU.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_3_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [29]),
    .I2(\CPU.aluReg [27]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_4  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_4_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [27]),
    .I2(\CPU.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_4_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [28]),
    .I2(\CPU.aluReg [26]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_5  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_5_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [26]),
    .I2(\CPU.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_5_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [27]),
    .I2(\CPU.aluReg [25]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_6  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_6_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [25]),
    .I2(\CPU.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_6_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [26]),
    .I2(\CPU.aluReg [24]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_7  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_7_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [24]),
    .I2(\CPU.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_7_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [25]),
    .I2(\CPU.aluReg [23]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_8  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_8_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [23]),
    .I2(\CPU.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_8_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [24]),
    .I2(\CPU.aluReg [22]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluReg_SB_DFFE_Q_9  (
    .C(clk),
    .D(\CPU.aluReg_SB_DFFE_Q_9_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluReg [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [22]),
    .I2(\CPU.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_9_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [23]),
    .I2(\CPU.aluReg [21]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \CPU.aluReg_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [31]),
    .I2(\CPU.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluReg_SB_DFFE_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) \CPU.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\CPU.instr [30]),
    .I1(\CPU.aluReg [31]),
    .I2(\CPU.aluReg [30]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluShamt_SB_DFFE_Q  (
    .C(clk),
    .D(\CPU.aluShamt_SB_DFFE_Q_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluShamt [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluShamt_SB_DFFE_Q_1  (
    .C(clk),
    .D(\CPU.aluShamt_SB_DFFE_Q_1_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluShamt [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \CPU.aluShamt_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [3]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [3]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluShamt_SB_DFFE_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluShamt_SB_DFFE_Q_2  (
    .C(clk),
    .D(\CPU.aluShamt_SB_DFFE_Q_2_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluShamt [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \CPU.aluShamt_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [2]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [2]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluShamt_SB_DFFE_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluShamt_SB_DFFE_Q_3  (
    .C(clk),
    .D(\CPU.aluShamt_SB_DFFE_Q_3_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluShamt [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.aluShamt_SB_DFFE_Q_3_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluShamt [3]),
    .I2(1'h1),
    .I3(\CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .O(\CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.aluShamt [2]),
    .I2(1'h1),
    .I3(\CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluShamt [1]),
    .I2(1'h1),
    .I3(\CPU.aluShamt [0]),
    .O(\CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.aluShamt_SB_DFFE_Q_4  (
    .C(clk),
    .D(\CPU.aluShamt_SB_DFFE_Q_4_D ),
    .E(\CPU.state_SB_LUT4_I0_O ),
    .Q(\CPU.aluShamt [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \CPU.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [0]),
    .I3(\CPU.aluShamt [0]),
    .O(\CPU.aluShamt_SB_DFFE_Q_4_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h5c53)
  ) \CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [4]),
    .I1(\CPU.aluShamt [4]),
    .I2(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .I3(\CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3 [4]),
    .O(\CPU.aluShamt_SB_DFFE_Q_D )
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3 [4]),
    .I0(\CPU.aluShamt [3]),
    .I1(1'h1)
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .I0(\CPU.aluShamt [2]),
    .I1(1'h1)
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\CPU.aluShamt [0]),
    .CO(\CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\CPU.aluShamt [1]),
    .I1(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \CPU.aluShamt_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\CPU.aluShamt [2]),
    .I2(\CPU.aluShamt [3]),
    .I3(\CPU.aluShamt [4]),
    .O(\CPU.aluShamt_SB_LUT4_I1_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \CPU.aluShamt_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\CPU.aluShamt [0]),
    .I2(\CPU.aluShamt [1]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_O [2]),
    .O(\CPU.aluShamt_SB_LUT4_I1_1_O [2])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_CI  (
    .CI(\CPU.cycles [0]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\CPU.cycles [1])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [10]),
    .I0(1'h0),
    .I1(\CPU.cycles [9])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_1  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [9]),
    .I0(1'h0),
    .I1(\CPU.cycles [8])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_10  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [28]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [29]),
    .I0(1'h0),
    .I1(\CPU.cycles [28])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_11  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [27]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [28]),
    .I0(1'h0),
    .I1(\CPU.cycles [27])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_12  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [26]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [27]),
    .I0(1'h0),
    .I1(\CPU.cycles [26])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_13  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [25]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [26]),
    .I0(1'h0),
    .I1(\CPU.cycles [25])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_14  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [24]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [25]),
    .I0(1'h0),
    .I1(\CPU.cycles [24])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_15  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [23]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [24]),
    .I0(1'h0),
    .I1(\CPU.cycles [23])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_16  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [22]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [23]),
    .I0(1'h0),
    .I1(\CPU.cycles [22])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_17  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [21]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [22]),
    .I0(1'h0),
    .I1(\CPU.cycles [21])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_18  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [20]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [21]),
    .I0(1'h0),
    .I1(\CPU.cycles [20])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_19  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [19]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [20]),
    .I0(1'h0),
    .I1(\CPU.cycles [19])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_2  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [8]),
    .I0(1'h0),
    .I1(\CPU.cycles [7])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_20  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [18]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [19]),
    .I0(1'h0),
    .I1(\CPU.cycles [18])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_21  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [17]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [18]),
    .I0(1'h0),
    .I1(\CPU.cycles [17])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_22  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [16]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [17]),
    .I0(1'h0),
    .I1(\CPU.cycles [16])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_23  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [15]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [16]),
    .I0(1'h0),
    .I1(\CPU.cycles [15])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_24  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [14]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [15]),
    .I0(1'h0),
    .I1(\CPU.cycles [14])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_25  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [13]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [14]),
    .I0(1'h0),
    .I1(\CPU.cycles [13])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_26  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [13]),
    .I0(1'h0),
    .I1(\CPU.cycles [12])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_27  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [12]),
    .I0(1'h0),
    .I1(\CPU.cycles [11])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_28  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [11]),
    .I0(1'h0),
    .I1(\CPU.cycles [10])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_3  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .I0(1'h0),
    .I1(\CPU.cycles [6])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_4  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\CPU.cycles [5])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_5  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\CPU.cycles [4])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_6  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\CPU.cycles [3])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_7  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [30]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [31]),
    .I0(1'h0),
    .I1(\CPU.cycles [30])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_8  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\CPU.cycles [2])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.cycles_SB_CARRY_I1_9  (
    .CI(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [29]),
    .CO(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [30]),
    .I0(1'h0),
    .I1(\CPU.cycles [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [31]),
    .Q(\CPU.cycles [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_1  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [30]),
    .Q(\CPU.cycles [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_10  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [21]),
    .Q(\CPU.cycles [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_11  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [20]),
    .Q(\CPU.cycles [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_12  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [19]),
    .Q(\CPU.cycles [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_13  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [18]),
    .Q(\CPU.cycles [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_14  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [17]),
    .Q(\CPU.cycles [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_15  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [16]),
    .Q(\CPU.cycles [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_16  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [15]),
    .Q(\CPU.cycles [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_17  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [14]),
    .Q(\CPU.cycles [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_18  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [13]),
    .Q(\CPU.cycles [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_19  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [12]),
    .Q(\CPU.cycles [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_2  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [29]),
    .Q(\CPU.cycles [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_20  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [11]),
    .Q(\CPU.cycles [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_21  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [10]),
    .Q(\CPU.cycles [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_22  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [9]),
    .Q(\CPU.cycles [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_23  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [8]),
    .Q(\CPU.cycles [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_24  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [7]),
    .Q(\CPU.cycles [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_25  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [6]),
    .Q(\CPU.cycles [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_26  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [5]),
    .Q(\CPU.cycles [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_27  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [4]),
    .Q(\CPU.cycles [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_28  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [3]),
    .Q(\CPU.cycles [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_29  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [2]),
    .Q(\CPU.cycles [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_3  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [28]),
    .Q(\CPU.cycles [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_30  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [1]),
    .Q(\CPU.cycles [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_31  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [0]),
    .Q(\CPU.cycles [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_4  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [27]),
    .Q(\CPU.cycles [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_5  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [26]),
    .Q(\CPU.cycles [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_6  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [25]),
    .Q(\CPU.cycles [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_7  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [24]),
    .Q(\CPU.cycles [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_8  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [23]),
    .Q(\CPU.cycles [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \CPU.cycles_SB_DFF_Q_9  (
    .C(clk),
    .D(\CPU.cycles_SB_DFF_Q_D [22]),
    .Q(\CPU.cycles [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [9]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [9]),
    .O(\CPU.cycles_SB_DFF_Q_D [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [8]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [8]),
    .O(\CPU.cycles_SB_DFF_Q_D [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [29]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [29]),
    .O(\CPU.cycles_SB_DFF_Q_D [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [28]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [28]),
    .O(\CPU.cycles_SB_DFF_Q_D [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [27]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [27]),
    .O(\CPU.cycles_SB_DFF_Q_D [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [26]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [26]),
    .O(\CPU.cycles_SB_DFF_Q_D [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [25]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [25]),
    .O(\CPU.cycles_SB_DFF_Q_D [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [24]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [24]),
    .O(\CPU.cycles_SB_DFF_Q_D [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [23]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [23]),
    .O(\CPU.cycles_SB_DFF_Q_D [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [22]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [22]),
    .O(\CPU.cycles_SB_DFF_Q_D [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [21]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [21]),
    .O(\CPU.cycles_SB_DFF_Q_D [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [20]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [20]),
    .O(\CPU.cycles_SB_DFF_Q_D [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [7]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .O(\CPU.cycles_SB_DFF_Q_D [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [1]),
    .I3(\CPU.cycles [0]),
    .O(\CPU.cycles_SB_DFF_Q_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [19]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [19]),
    .O(\CPU.cycles_SB_DFF_Q_D [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [18]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [18]),
    .O(\CPU.cycles_SB_DFF_Q_D [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [17]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [17]),
    .O(\CPU.cycles_SB_DFF_Q_D [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [16]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [16]),
    .O(\CPU.cycles_SB_DFF_Q_D [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [15]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [15]),
    .O(\CPU.cycles_SB_DFF_Q_D [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [14]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [14]),
    .O(\CPU.cycles_SB_DFF_Q_D [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [13]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [13]),
    .O(\CPU.cycles_SB_DFF_Q_D [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [12]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [12]),
    .O(\CPU.cycles_SB_DFF_Q_D [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [11]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [11]),
    .O(\CPU.cycles_SB_DFF_Q_D [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [6]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [6]),
    .O(\CPU.cycles_SB_DFF_Q_D [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [10]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [10]),
    .O(\CPU.cycles_SB_DFF_Q_D [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.cycles [0]),
    .O(\CPU.cycles_SB_DFF_Q_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [5]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [5]),
    .O(\CPU.cycles_SB_DFF_Q_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [4]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [4]),
    .O(\CPU.cycles_SB_DFF_Q_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [3]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [3]),
    .O(\CPU.cycles_SB_DFF_Q_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [31]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [31]),
    .O(\CPU.cycles_SB_DFF_Q_D [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [30]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [30]),
    .O(\CPU.cycles_SB_DFF_Q_D [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.cycles [2]),
    .I3(\CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\CPU.cycles_SB_DFF_Q_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q  (
    .C(clk),
    .D(\CPU.mem_rdata [31]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_1  (
    .C(clk),
    .D(\CPU.mem_rdata [30]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_10  (
    .C(clk),
    .D(\CPU.mem_rdata [21]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_11  (
    .C(clk),
    .D(\CPU.mem_rdata [20]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_12  (
    .C(clk),
    .D(\CPU.mem_rdata [19]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_13  (
    .C(clk),
    .D(\CPU.mem_rdata [18]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_14  (
    .C(clk),
    .D(\CPU.mem_rdata [17]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_15  (
    .C(clk),
    .D(\CPU.mem_rdata [16]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_16  (
    .C(clk),
    .D(\CPU.mem_rdata [15]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_17  (
    .C(clk),
    .D(\CPU.mem_rdata [14]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_18  (
    .C(clk),
    .D(\CPU.mem_rdata [13]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_19  (
    .C(clk),
    .D(\CPU.mem_rdata [12]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_2  (
    .C(clk),
    .D(\CPU.mem_rdata [29]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_20  (
    .C(clk),
    .D(\CPU.mem_rdata [11]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_21  (
    .C(clk),
    .D(\CPU.mem_rdata [10]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_22  (
    .C(clk),
    .D(\CPU.mem_rdata [9]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_23  (
    .C(clk),
    .D(\CPU.mem_rdata [8]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_24  (
    .C(clk),
    .D(\CPU.mem_rdata [7]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_25  (
    .C(clk),
    .D(\CPU.mem_rdata [6]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_26  (
    .C(clk),
    .D(\CPU.mem_rdata [5]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_27  (
    .C(clk),
    .D(\CPU.mem_rdata [4]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_28  (
    .C(clk),
    .D(\CPU.mem_rdata [2]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_3  (
    .C(clk),
    .D(\CPU.mem_rdata [28]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_4  (
    .C(clk),
    .D(\CPU.mem_rdata [27]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_5  (
    .C(clk),
    .D(\CPU.mem_rdata [26]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_6  (
    .C(clk),
    .D(\CPU.mem_rdata [25]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_7  (
    .C(clk),
    .D(\CPU.mem_rdata [24]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_8  (
    .C(clk),
    .D(\CPU.mem_rdata [23]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.instr_SB_DFFE_Q_9  (
    .C(clk),
    .D(\CPU.mem_rdata [22]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.instr [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \CPU.isJAL_SB_DFFE_Q  (
    .C(clk),
    .D(\CPU.mem_rdata [3]),
    .E(resetn_SB_LUT4_I2_O),
    .Q(\CPU.isJAL )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \CPU.isJAL_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\CPU.isJAL ),
    .I2(\CPU.instr [4]),
    .I3(\CPU.instr [30]),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \CPU.isJAL_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\CPU.isJAL ),
    .I2(\CPU.instr [4]),
    .I3(\CPU.instr [29]),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \CPU.isJAL_SB_LUT4_I1_2  (
    .I0(1'h0),
    .I1(\CPU.isJAL ),
    .I2(\CPU.instr [4]),
    .I3(\CPU.instr [28]),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \CPU.isJAL_SB_LUT4_I1_3  (
    .I0(1'h0),
    .I1(\CPU.isJAL ),
    .I2(\CPU.instr [4]),
    .I3(\CPU.instr [27]),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \CPU.isJAL_SB_LUT4_I1_4  (
    .I0(1'h0),
    .I1(\CPU.isJAL ),
    .I2(\CPU.instr [4]),
    .I3(\CPU.instr [26]),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \CPU.isJAL_SB_LUT4_I1_5  (
    .I0(1'h0),
    .I1(\CPU.isJAL ),
    .I2(\CPU.instr [4]),
    .I3(\CPU.instr [25]),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \CPU.isJAL_SB_LUT4_I2  (
    .I0(\CPU.instr [23]),
    .I1(\CPU.instr [31]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.instr [4]),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \CPU.isJAL_SB_LUT4_I2_1  (
    .I0(\CPU.instr [22]),
    .I1(\CPU.instr [31]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.instr [4]),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \CPU.isJAL_SB_LUT4_I2_2  (
    .I0(\CPU.instr [21]),
    .I1(\CPU.instr [31]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.instr [4]),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \CPU.isJAL_SB_LUT4_I2_3  (
    .I0(\CPU.instr [20]),
    .I1(\CPU.instr [31]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.instr [4]),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \CPU.isJAL_SB_LUT4_I3  (
    .I0(\CPU.instr [31]),
    .I1(\CPU.instr [19]),
    .I2(\CPU.instr [4]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \CPU.isJAL_SB_LUT4_I3_1  (
    .I0(\CPU.instr [31]),
    .I1(\CPU.instr [18]),
    .I2(\CPU.instr [4]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \CPU.isJAL_SB_LUT4_I3_10  (
    .I0(\CPU.instr [4]),
    .I1(\CPU.instr [10]),
    .I2(\CPU.instr [23]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \CPU.isJAL_SB_LUT4_I3_11  (
    .I0(\CPU.instr [4]),
    .I1(\CPU.instr [9]),
    .I2(\CPU.instr [22]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \CPU.isJAL_SB_LUT4_I3_12  (
    .I0(\CPU.instr [4]),
    .I1(\CPU.instr [8]),
    .I2(\CPU.instr [21]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \CPU.isJAL_SB_LUT4_I3_2  (
    .I0(\CPU.instr [31]),
    .I1(\CPU.instr [17]),
    .I2(\CPU.instr [4]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \CPU.isJAL_SB_LUT4_I3_3  (
    .I0(\CPU.instr [31]),
    .I1(\CPU.instr [16]),
    .I2(\CPU.instr [4]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \CPU.isJAL_SB_LUT4_I3_4  (
    .I0(\CPU.instr [31]),
    .I1(\CPU.instr [15]),
    .I2(\CPU.instr [4]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \CPU.isJAL_SB_LUT4_I3_5  (
    .I0(\CPU.instr [31]),
    .I1(\CPU.instr [14]),
    .I2(\CPU.instr [4]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \CPU.isJAL_SB_LUT4_I3_6  (
    .I0(\CPU.instr [31]),
    .I1(\CPU.instr [13]),
    .I2(\CPU.instr [4]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \CPU.isJAL_SB_LUT4_I3_7  (
    .I0(\CPU.instr [31]),
    .I1(\CPU.instr [12]),
    .I2(\CPU.instr [4]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \CPU.isJAL_SB_LUT4_I3_8  (
    .I0(\CPU.instr [4]),
    .I1(\CPU.instr [7]),
    .I2(\CPU.instr [20]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \CPU.isJAL_SB_LUT4_I3_9  (
    .I0(\CPU.instr [4]),
    .I1(\CPU.instr [11]),
    .I2(\CPU.instr [24]),
    .I3(\CPU.isJAL ),
    .O(\CPU.PCplusImm_SB_LUT4_O_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs1 [9]),
    .I2(\CPU.instr [29]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [9]),
    .O(\CPU.loadstore_addr [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.rs1 [8]),
    .I2(\CPU.instr [28]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [8]),
    .O(\CPU.loadstore_addr [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\CPU.rs1 [21]),
    .I2(\CPU.instr [31]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [21]),
    .O(\CPU.loadstore_addr [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\CPU.rs1 [20]),
    .I2(\CPU.instr [31]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [20]),
    .O(\CPU.loadstore_addr [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\CPU.rs1 [1]),
    .I2(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [1]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [1]),
    .O(\CPU.loadstore_addr [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\CPU.rs1 [19]),
    .I2(\CPU.instr [31]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [19]),
    .O(\CPU.loadstore_addr [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\CPU.rs1 [18]),
    .I2(\CPU.instr [31]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [18]),
    .O(\CPU.loadstore_addr [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\CPU.rs1 [17]),
    .I2(\CPU.instr [31]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [17]),
    .O(\CPU.loadstore_addr [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\CPU.rs1 [16]),
    .I2(\CPU.instr [31]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [16]),
    .O(\CPU.loadstore_addr [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\CPU.rs1 [13]),
    .I2(\CPU.instr [31]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [13]),
    .O(\CPU.loadstore_addr [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\CPU.rs1 [12]),
    .I2(\CPU.instr [31]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [12]),
    .O(\CPU.loadstore_addr [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\CPU.rs1 [11]),
    .I2(\CPU.instr [31]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [11]),
    .O(\CPU.loadstore_addr [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.rs1 [7]),
    .I2(\CPU.instr [27]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [7]),
    .O(\CPU.loadstore_addr [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\CPU.rs1 [10]),
    .I2(\CPU.instr [30]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [10]),
    .O(\CPU.loadstore_addr [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\CPU.rs1 [0]),
    .I2(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [0]),
    .I3(1'h0),
    .O(\CPU.loadstore_addr [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\CPU.rs1 [6]),
    .I2(\CPU.instr [26]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [6]),
    .O(\CPU.loadstore_addr [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\CPU.rs1 [5]),
    .I2(\CPU.instr [25]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [5]),
    .O(\CPU.loadstore_addr [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\CPU.rs1 [4]),
    .I2(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [4]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [4]),
    .O(\CPU.loadstore_addr [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\CPU.rs1 [3]),
    .I2(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [3]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [3]),
    .O(\CPU.loadstore_addr [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\CPU.rs1 [2]),
    .I2(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [2]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [2]),
    .O(\CPU.loadstore_addr [2])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [4]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [5]),
    .I0(\CPU.rs1 [4]),
    .I1(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [4])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_1  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [3]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [4]),
    .I0(\CPU.rs1 [3]),
    .I1(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [3])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_2  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [2]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [3]),
    .I0(\CPU.rs1 [2]),
    .I1(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [2])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_3  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [1]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [2]),
    .I0(\CPU.rs1 [1]),
    .I1(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [1])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_4  (
    .CI(1'h0),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [1]),
    .I0(\CPU.rs1 [0]),
    .I1(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [0])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [9]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [10]),
    .I0(\CPU.rs1 [9]),
    .I1(\CPU.instr [29])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [8]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [9]),
    .I0(\CPU.rs1 [8]),
    .I1(\CPU.instr [28])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [17]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [18]),
    .I0(\CPU.rs1 [17]),
    .I1(\CPU.instr [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [16]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [17]),
    .I0(\CPU.rs1 [16]),
    .I1(\CPU.instr [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [15]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [16]),
    .I0(\CPU.rs1 [15]),
    .I1(\CPU.instr [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [14]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [15]),
    .I0(\CPU.rs1 [14]),
    .I1(\CPU.instr [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [13]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [14]),
    .I0(\CPU.rs1 [13]),
    .I1(\CPU.instr [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [12]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [13]),
    .I0(\CPU.rs1 [12]),
    .I1(\CPU.instr [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [11]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [12]),
    .I0(\CPU.rs1 [11]),
    .I1(\CPU.instr [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [10]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [11]),
    .I0(\CPU.rs1 [10]),
    .I1(\CPU.instr [30])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [7]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [8]),
    .I0(\CPU.rs1 [7]),
    .I1(\CPU.instr [27])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [6]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [7]),
    .I0(\CPU.rs1 [6]),
    .I1(\CPU.instr [26])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [5]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [6]),
    .I0(\CPU.rs1 [5]),
    .I1(\CPU.instr [25])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [22]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [23]),
    .I0(\CPU.rs1 [22]),
    .I1(\CPU.instr [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [21]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [22]),
    .I0(\CPU.rs1 [21]),
    .I1(\CPU.instr [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [20]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [21]),
    .I0(\CPU.rs1 [20]),
    .I1(\CPU.instr [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [19]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [20]),
    .I0(\CPU.rs1 [19]),
    .I1(\CPU.instr [31])
  );
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9  (
    .CI(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [18]),
    .CO(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [19]),
    .I0(\CPU.rs1 [18]),
    .I1(\CPU.instr [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.instr [24]),
    .I2(\CPU.instr [11]),
    .I3(\CPU.instr [5]),
    .O(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.instr [23]),
    .I2(\CPU.instr [10]),
    .I3(\CPU.instr [5]),
    .O(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.instr [22]),
    .I2(\CPU.instr [9]),
    .I3(\CPU.instr [5]),
    .O(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\CPU.instr [21]),
    .I2(\CPU.instr [8]),
    .I3(\CPU.instr [5]),
    .O(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\CPU.instr [20]),
    .I2(\CPU.instr [7]),
    .I3(\CPU.instr [5]),
    .O(\CPU.loadstore_addr_SB_LUT4_O_7_I2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\CPU.rs1 [23]),
    .I2(\CPU.instr [31]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [23]),
    .O(\CPU.loadstore_addr [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \CPU.loadstore_addr_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\CPU.rs1 [22]),
    .I2(\CPU.instr [31]),
    .I3(\CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [22]),
    .O(\CPU.loadstore_addr [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff4)
  ) \CPU.mem_rdata_SB_LUT4_O  (
    .I0(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [0]),
    .I1(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [1]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [3]),
    .O(\CPU.mem_rdata [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \CPU.mem_rdata_SB_LUT4_O_1  (
    .I0(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I3(\mult1.d_out [31]),
    .O(\CPU.mem_rdata [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \CPU.mem_rdata_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mult1.d_out [11]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_10_I3 [2]),
    .O(\CPU.mem_rdata [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_11  (
    .I0(\mult1.d_out [26]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_11_I3 [3]),
    .O(\CPU.mem_rdata [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_12  (
    .I0(\mult1.d_out [10]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_12_I3 [3]),
    .O(\CPU.mem_rdata [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_13  (
    .I0(\mult1.d_out [25]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_13_I3 [3]),
    .O(\CPU.mem_rdata [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \CPU.mem_rdata_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mult1.d_out [24]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_14_I3 [2]),
    .O(\CPU.mem_rdata [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_15  (
    .I0(\per_uart.d_out [8]),
    .I1(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I2(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [2]),
    .I3(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [3]),
    .O(\CPU.mem_rdata [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \CPU.mem_rdata_SB_LUT4_O_16  (
    .I0(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\CPU.mem_rdata_SB_LUT4_O_16_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I3(\mult1.d_out [23]),
    .O(\CPU.mem_rdata [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_17  (
    .I0(\mult1.d_out [7]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2 [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_17_I2 [3]),
    .O(\CPU.mem_rdata [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O  (
    .I0(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [1]),
    .I1(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [0]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [2]),
    .I3(\RAM.MEM.3.0.0_RDATA_SB_LUT4_I1_O [3]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_1  (
    .I0(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [0]),
    .I1(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [2]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1]),
    .I3(\per_uart.d_out [7]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [0]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [1]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\RAM.MEM.15.0.0_RDATA [0]),
    .I2(\RAM.MEM.15.0.0_RDATA [1]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.PC [17]),
    .I1(\CPU.loadstore_addr [17]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hd000)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3  (
    .I0(\CPU.PC [16]),
    .I1(mem_addr_SB_LUT4_O_I3[2]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PC [17]),
    .I2(\CPU.loadstore_addr [17]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\CPU.loadstore_addr [16]),
    .I1(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3335)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\CPU.loadstore_addr [18]),
    .I1(\CPU.PC [18]),
    .I2(\CPU.state [1]),
    .I3(\CPU.state [0]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3335)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\CPU.loadstore_addr [19]),
    .I1(\CPU.PC [19]),
    .I2(\CPU.state [1]),
    .I3(\CPU.state [0]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\CPU.loadstore_addr [20]),
    .I1(\CPU.loadstore_addr [21]),
    .I2(\CPU.loadstore_addr [23]),
    .I3(\CPU.loadstore_addr [22]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\CPU.PC [20]),
    .I1(\CPU.PC [21]),
    .I2(\CPU.PC [23]),
    .I3(\CPU.PC [22]),
    .O(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_18  (
    .I0(\mult1.d_out [22]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_18_I3 [3]),
    .O(\CPU.mem_rdata [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \CPU.mem_rdata_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I2(\per_uart.d_out [6]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_19_I3 [2]),
    .O(\CPU.mem_rdata [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \CPU.mem_rdata_SB_LUT4_O_19_I3_SB_LUT4_O  (
    .I0(\mult1.d_out [6]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\RAM.MEM.3.0.0_RDATA_1_SB_LUT4_I0_O [3]),
    .O(\CPU.mem_rdata_SB_LUT4_O_19_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \CPU.mem_rdata_SB_LUT4_O_2  (
    .I0(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\CPU.mem_rdata_SB_LUT4_O_2_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I3(\mult1.d_out [15]),
    .O(\CPU.mem_rdata [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_20  (
    .I0(\mult1.d_out [21]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_20_I3 [3]),
    .O(\CPU.mem_rdata [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \CPU.mem_rdata_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mult1.d_out [5]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_21_I3 [2]),
    .O(\CPU.mem_rdata [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \CPU.mem_rdata_SB_LUT4_O_21_I3_SB_LUT4_O  (
    .I0(\per_uart.d_out [5]),
    .I1(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I2(\RAM.MEM.2.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_21_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \CPU.mem_rdata_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mult1.d_out [20]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_22_I3 [2]),
    .O(\CPU.mem_rdata [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \CPU.mem_rdata_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata_SB_LUT4_O_23_I2 [0]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_23_I2 [1]),
    .O(\CPU.mem_rdata [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.mem_rdata_SB_LUT4_O_23_I2_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I1(\mult1.d_out [4]),
    .I2(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I3(\per_uart.d_out [4]),
    .O(\CPU.mem_rdata_SB_LUT4_O_23_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \CPU.mem_rdata_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mult1.d_out [19]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_24_I3 [2]),
    .O(\CPU.mem_rdata [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \CPU.mem_rdata_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata_SB_LUT4_O_25_I2 [0]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_25_I2 [1]),
    .O(\CPU.mem_rdata [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.mem_rdata_SB_LUT4_O_25_I2_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I1(\mult1.d_out [3]),
    .I2(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I3(\per_uart.d_out [3]),
    .O(\CPU.mem_rdata_SB_LUT4_O_25_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_26  (
    .I0(\mult1.d_out [18]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_26_I3 [3]),
    .O(\CPU.mem_rdata [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \CPU.mem_rdata_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I2(\per_uart.d_out [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_27_I3 [2]),
    .O(\CPU.mem_rdata [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \CPU.mem_rdata_SB_LUT4_O_27_I3_SB_LUT4_O  (
    .I0(\mult1.d_out [2]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\RAM.MEM.1.0.0_RDATA_1_SB_LUT4_I0_O [3]),
    .O(\CPU.mem_rdata_SB_LUT4_O_27_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_28  (
    .I0(\mult1.d_out [17]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_28_I3 [3]),
    .O(\CPU.mem_rdata [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \CPU.mem_rdata_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mult1.d_out [16]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_29_I3 [2]),
    .O(\CPU.mem_rdata [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_3  (
    .I0(\mult1.d_out [30]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_3_I3 [3]),
    .O(\CPU.mem_rdata [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_4  (
    .I0(\mult1.d_out [14]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_4_I3 [3]),
    .O(\CPU.mem_rdata [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_5  (
    .I0(\mult1.d_out [29]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_5_I3 [3]),
    .O(\CPU.mem_rdata [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.mem_rdata_SB_LUT4_O_6  (
    .I0(\mult1.d_out [13]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_6_I3 [3]),
    .O(\CPU.mem_rdata [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \CPU.mem_rdata_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mult1.d_out [28]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_7_I3 [2]),
    .O(\CPU.mem_rdata [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \CPU.mem_rdata_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mult1.d_out [12]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_8_I3 [2]),
    .O(\CPU.mem_rdata [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \CPU.mem_rdata_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mult1.d_out [27]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_9_I3 [2]),
    .O(\CPU.mem_rdata [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h0),
    .WRITE_MODE(2'h0)
  ) \CPU.registerFile.0.0.0  (
    .MASK({ \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O  }),
    .RADDR({ 6'h00, \CPU.mem_rdata [24:20] }),
    .RCLK(clk),
    .RCLKE(resetn_SB_LUT4_I2_O),
    .RDATA(\CPU.rs2 [15:0]),
    .RE(1'h1),
    .WADDR({ 6'h00, \CPU.instr [11:7] }),
    .WCLK(clk),
    .WCLKE(\CPU.registerFile.0.0.0_WCLKE ),
    .WDATA(\CPU.writeBackData [15:0]),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\CPU.registerFile.0.0.0_WCLKE ),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.instr [10]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2 [1]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2 [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\CPU.instr [7]),
    .I1(\CPU.instr [8]),
    .I2(\CPU.instr [9]),
    .I3(\CPU.instr [11]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.state [3]),
    .I2(\CPU.state [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\CPU.instr [6]),
    .I2(\CPU.state [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [0]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.instr [4]),
    .I2(\CPU.instr [5]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3 [3]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3  (
    .I0(\CPU.instr [6]),
    .I1(\CPU.instr [5]),
    .I2(\CPU.instr [4]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3 [3]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1  (
    .I0(\CPU.instr [5]),
    .I1(\CPU.instr [6]),
    .I2(\CPU.instr [4]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3 [3]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.isJAL ),
    .I3(\CPU.instr [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3]),
    .I3(\CPU.isJAL ),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplusImm [23]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\CPU.isJAL ),
    .I3(\CPU.PCplus4 [23]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6000)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2  (
    .I0(\CPU.instr [4]),
    .I1(\CPU.instr [6]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I3(\CPU.instr [5]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [30]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [29]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_10  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [20]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_11  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [19]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_12  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [18]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_13  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [17]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_14  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [16]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_15  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [15]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_16  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [14]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_17  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [13]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_18  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [12]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_19  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [11]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_2  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [28]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_20  (
    .I0(1'h0),
    .I1(\CPU.instr [30]),
    .I2(\CPU.rs2 [10]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_21  (
    .I0(1'h0),
    .I1(\CPU.instr [29]),
    .I2(\CPU.rs2 [9]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_22  (
    .I0(1'h0),
    .I1(\CPU.instr [28]),
    .I2(\CPU.rs2 [8]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_23  (
    .I0(1'h0),
    .I1(\CPU.instr [27]),
    .I2(\CPU.rs2 [7]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_24  (
    .I0(1'h0),
    .I1(\CPU.instr [26]),
    .I2(\CPU.rs2 [6]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_25  (
    .I0(1'h0),
    .I1(\CPU.instr [25]),
    .I2(\CPU.rs2 [5]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_26  (
    .I0(1'h0),
    .I1(\CPU.instr [24]),
    .I2(\CPU.rs2 [4]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_27  (
    .I0(1'h0),
    .I1(\CPU.instr [23]),
    .I2(\CPU.rs2 [3]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_28  (
    .I0(1'h0),
    .I1(\CPU.instr [22]),
    .I2(\CPU.rs2 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_29  (
    .I0(1'h0),
    .I1(\CPU.instr [21]),
    .I2(\CPU.rs2 [1]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_3  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [27]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_30  (
    .I0(1'h0),
    .I1(\CPU.instr [20]),
    .I2(\CPU.rs2 [0]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_31  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [31]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_4  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [26]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_5  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [25]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_6  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [24]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_7  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [23]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_8  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [22]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_9  (
    .I0(1'h0),
    .I1(\CPU.instr [31]),
    .I2(\CPU.rs2 [21]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [3]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\CPU.instr [6]),
    .I2(\CPU.instr [4]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1  (
    .I0(\CPU.instr [5]),
    .I1(\CPU.instr [4]),
    .I2(\CPU.instr [6]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h110f)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O  (
    .I0(\CPU.loadstore_addr [1]),
    .I1(\CPU.loadstore_addr [0]),
    .I2(\CPU.PC [1]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.instr [4]),
    .I2(\CPU.instr [5]),
    .I3(\CPU.instr [6]),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.instr [2]),
    .I3(\CPU.isJAL ),
    .O(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h0),
    .WRITE_MODE(2'h0)
  ) \CPU.registerFile.0.0.1  (
    .MASK({ \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O  }),
    .RADDR({ 6'h00, \CPU.mem_rdata [19:15] }),
    .RCLK(clk),
    .RCLKE(resetn_SB_LUT4_I2_O),
    .RDATA(\CPU.rs1 [15:0]),
    .RE(1'h1),
    .WADDR({ 6'h00, \CPU.instr [11:7] }),
    .WCLK(clk),
    .WCLKE(\CPU.registerFile.0.0.0_WCLKE ),
    .WDATA(\CPU.writeBackData [15:0]),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h0),
    .WRITE_MODE(2'h0)
  ) \CPU.registerFile.1.0.0  (
    .MASK({ \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O  }),
    .RADDR({ 6'h00, \CPU.mem_rdata [24:20] }),
    .RCLK(clk),
    .RCLKE(resetn_SB_LUT4_I2_O),
    .RDATA(\CPU.rs2 [31:16]),
    .RE(1'h1),
    .WADDR({ 6'h00, \CPU.instr [11:7] }),
    .WCLK(clk),
    .WCLKE(\CPU.registerFile.0.0.0_WCLKE ),
    .WDATA(\CPU.writeBackData [31:16]),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h0),
    .WRITE_MODE(2'h0)
  ) \CPU.registerFile.1.0.1  (
    .MASK({ \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O , \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_I3_O  }),
    .RADDR({ 6'h00, \CPU.mem_rdata [19:15] }),
    .RCLK(clk),
    .RCLKE(resetn_SB_LUT4_I2_O),
    .RDATA(\CPU.rs1 [31:16]),
    .RE(1'h1),
    .WADDR({ 6'h00, \CPU.instr [11:7] }),
    .WCLK(clk),
    .WCLKE(\CPU.registerFile.0.0.0_WCLKE ),
    .WDATA(\CPU.writeBackData [31:16]),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \CPU.state_SB_DFFESR_Q  (
    .C(clk),
    .D(\CPU.state_SB_DFFSR_Q_D [0]),
    .E(\CPU.state_SB_DFFESR_Q_E ),
    .Q(\CPU.state [0]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) \CPU.state_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .I2(resetn),
    .I3(\CPU.state [3]),
    .O(\CPU.state_SB_DFFESR_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \CPU.state_SB_DFFSR_Q  (
    .C(clk),
    .D(\CPU.state_SB_DFFSR_Q_D [1]),
    .Q(\CPU.state [1]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \CPU.state_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\CPU.state [1]),
    .Q(\CPU.state [2]),
    .R(\CPU.state_SB_DFFSR_Q_1_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \CPU.state_SB_DFFSR_Q_1_R_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.state_SB_DFFSR_Q_D [1]),
    .I3(resetn),
    .O(\CPU.state_SB_DFFSR_Q_1_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f44)
  ) \CPU.state_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(\CPU.state_SB_DFFSR_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\CPU.state [2]),
    .I2(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .I3(\CPU.state [3]),
    .O(\CPU.state_SB_DFFSR_Q_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \CPU.state_SB_DFFSR_Q_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.state [2]),
    .I2(\CPU.state_SB_DFFSR_Q_D_SB_LUT4_O_I0 [0]),
    .I3(\CPU.state [3]),
    .O(\CPU.state_SB_DFFSR_Q_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \CPU.state_SB_DFFSR_Q_D_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.state [2]),
    .I2(\CPU.state [3]),
    .I3(\CPU.state [1]),
    .O(\CPU.state_SB_DFFSR_Q_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \CPU.state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.instr [4]),
    .I1(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I2(\CPU.instr [6]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .O(\CPU.state_SB_DFFSR_Q_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:20.59-20.105" */
  SB_DFFSS \CPU.state_SB_DFFSS_Q  (
    .C(clk),
    .D(\CPU.state_SB_DFFSR_Q_D [3]),
    .Q(\CPU.state [3]),
    .S(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h80ff)
  ) \CPU.state_SB_LUT4_I0  (
    .I0(\CPU.state [2]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.aluShamt_SB_LUT4_I1_1_O [2]),
    .O(\CPU.state_SB_LUT4_I0_O )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.instr [14]),
    .I3(\CPU.state_SB_LUT4_I0_I2 [0]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.instr [12]),
    .I2(\CPU.instr [13]),
    .I3(\CPU.instr [14]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [32]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0 [0]),
    .I1(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0 [1]),
    .I2(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0 [3]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\CPU.aluMinus [24]),
    .I1(\CPU.aluMinus [25]),
    .I2(\CPU.aluMinus [26]),
    .I3(\CPU.aluMinus [27]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\CPU.aluMinus [28]),
    .I1(\CPU.aluMinus [29]),
    .I2(\CPU.aluMinus [30]),
    .I3(\CPU.aluMinus [31]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [1]),
    .I2(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [3]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\CPU.aluMinus [8]),
    .I1(\CPU.aluMinus [9]),
    .I2(\CPU.aluMinus [10]),
    .I3(\CPU.aluMinus [11]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\CPU.aluMinus [12]),
    .I1(\CPU.aluMinus [13]),
    .I2(\CPU.aluMinus [14]),
    .I3(\CPU.aluMinus [15]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(\CPU.aluMinus [0]),
    .I1(\CPU.aluMinus [1]),
    .I2(\CPU.aluMinus [2]),
    .I3(\CPU.aluMinus [3]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(\CPU.aluMinus [4]),
    .I1(\CPU.aluMinus [5]),
    .I2(\CPU.aluMinus [6]),
    .I3(\CPU.aluMinus [7]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2 [0]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2 [1]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(\CPU.aluMinus [16]),
    .I1(\CPU.aluMinus [17]),
    .I2(\CPU.aluMinus [18]),
    .I3(\CPU.aluMinus [19]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\CPU.aluMinus [20]),
    .I1(\CPU.aluMinus [21]),
    .I2(\CPU.aluMinus [22]),
    .I3(\CPU.aluMinus [23]),
    .O(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.state_SB_LUT4_I0_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.instr [13]),
    .I3(\CPU.instr [12]),
    .O(\CPU.state_SB_LUT4_I0_I2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \CPU.writeBackData_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_I1 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_I2 [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_I1 [2]),
    .O(\CPU.writeBackData [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \CPU.writeBackData_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_1_I1 [2]),
    .O(\CPU.writeBackData [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \CPU.writeBackData_SB_LUT4_O_10  (
    .I0(\CPU.cycles [21]),
    .I1(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I2(\CPU.writeBackData_SB_LUT4_O_10_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_10_I2 [3]),
    .O(\CPU.writeBackData [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_10_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .I2(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_10_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [21]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [21]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [21]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [21]),
    .I3(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [21]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [21]),
    .I1(\CPU.aluMinus [21]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [21]),
    .I3(\CPU.rs1 [21]),
    .O(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I1(\CPU.instr [21]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.PCplusImm [21]),
    .O(\CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \CPU.writeBackData_SB_LUT4_O_11  (
    .I0(\CPU.instr [20]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_11_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_11_I2 [3]),
    .O(\CPU.writeBackData [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_11_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .I2(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_11_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [20]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [20]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [20]),
    .I3(\CPU.rs1 [20]),
    .O(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [20]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [20]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [20]),
    .I3(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [20]),
    .I1(\CPU.aluMinus [20]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [20]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [20]),
    .O(\CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \CPU.writeBackData_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_I2 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_I2 [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_I2 [2]),
    .O(\CPU.writeBackData [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \CPU.writeBackData_SB_LUT4_O_13  (
    .I0(\CPU.cycles [18]),
    .I1(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I2(\CPU.writeBackData_SB_LUT4_O_13_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_13_I2 [3]),
    .O(\CPU.writeBackData [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_13_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .I2(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_13_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [18]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [18]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [18]),
    .I3(\CPU.rs1 [18]),
    .O(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [18]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [18]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [18]),
    .I3(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [18]),
    .I1(\CPU.aluMinus [18]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I1(\CPU.instr [18]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.PCplusImm [18]),
    .O(\CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \CPU.writeBackData_SB_LUT4_O_14  (
    .I0(\CPU.instr [17]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_14_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_14_I2 [3]),
    .O(\CPU.writeBackData [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O  (
    .I0(\CPU.PCplus4 [17]),
    .I1(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I2(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_14_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .I2(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_14_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [17]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [17]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [17]),
    .O(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [17]),
    .I3(\CPU.rs1 [17]),
    .O(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\CPU.aluReg [17]),
    .I1(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\CPU.aluPlus [17]),
    .I1(\CPU.aluMinus [17]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [17]),
    .I3(\CPU.rs1 [17]),
    .O(\CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \CPU.writeBackData_SB_LUT4_O_15  (
    .I0(\CPU.instr [16]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_15_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_15_I2 [3]),
    .O(\CPU.writeBackData [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_15_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_15_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [16]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [16]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [16]),
    .I3(\CPU.rs1 [16]),
    .O(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [16]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [16]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [16]),
    .I3(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [16]),
    .I1(\CPU.aluMinus [16]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [16]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [16]),
    .O(\CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \CPU.writeBackData_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I2(\CPU.cycles [15]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3 [2]),
    .O(\CPU.writeBackData [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_16_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.instr [12]),
    .I2(\CPU.mem_rdata [15]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.mem_rdata [31]),
    .I2(\CPU.mem_rdata [15]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [15]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [15]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [15]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [15]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [15]),
    .I1(\CPU.aluMinus [15]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [15]),
    .I3(\CPU.rs1 [15]),
    .O(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I1(\CPU.instr [15]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.PCplusImm [15]),
    .O(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \CPU.writeBackData_SB_LUT4_O_17  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_17_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_17_I1 [3]),
    .O(\CPU.writeBackData [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.instr [12]),
    .I2(\CPU.mem_rdata [14]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0 [0]),
    .I2(\CPU.mem_rdata [22]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.PCplusImm [6]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I1(\CPU.cycles [6]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.PCplus4 [6]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [6]),
    .I3(\CPU.rs1 [6]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [6]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [6]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [6]),
    .I3(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [6]),
    .I1(\CPU.aluMinus [6]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [6]),
    .I3(\RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.mem_rdata [30]),
    .I2(\CPU.mem_rdata [14]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [14]),
    .I3(\CPU.rs1 [14]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [14]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.cycles [14]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.instr [14]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.PCplusImm [14]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [14]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [14]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [14]),
    .I3(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [14]),
    .I1(\CPU.aluMinus [14]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \CPU.writeBackData_SB_LUT4_O_18  (
    .I0(\CPU.cycles [13]),
    .I1(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I2(\CPU.writeBackData_SB_LUT4_O_18_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_18_I2 [3]),
    .O(\CPU.writeBackData [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_18_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_1  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_18_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [13]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\CPU.mem_rdata [29]),
    .I1(\CPU.mem_rdata [13]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.state_SB_LUT4_I0_I2 [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [13]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [13]),
    .I3(\CPU.rs1 [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [13]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [13]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [13]),
    .I3(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [13]),
    .I1(\CPU.aluMinus [13]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.instr [13]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.PCplusImm [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \CPU.writeBackData_SB_LUT4_O_19  (
    .I0(\CPU.instr [12]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_19_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_19_I2 [3]),
    .O(\CPU.writeBackData [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2 [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_19_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_1  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_19_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [12]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\CPU.mem_rdata [28]),
    .I1(\CPU.mem_rdata [12]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.state_SB_LUT4_I0_I2 [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [12]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\CPU.aluReg [12]),
    .I1(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [12]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [12]),
    .I3(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [12]),
    .I3(\CPU.rs1 [12]),
    .O(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [12]),
    .I1(\CPU.aluMinus [12]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [12]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [12]),
    .O(\CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\CPU.mem_rdata [30]),
    .I1(\CPU.instr [13]),
    .I2(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_1_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_1_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\CPU.instr [13]),
    .I1(\CPU.aluReg [30]),
    .I2(\CPU.instr [12]),
    .I3(\CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\CPU.instr [30]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [30]),
    .O(\CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [30]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [30]),
    .I3(\CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [30]),
    .I1(\CPU.aluMinus [30]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [30]),
    .I3(\CPU.rs1 [30]),
    .O(\CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \CPU.writeBackData_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_2_I1 [0]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_2_I1 [2]),
    .O(\CPU.writeBackData [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \CPU.writeBackData_SB_LUT4_O_20  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_20_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_20_I1 [3]),
    .O(\CPU.writeBackData [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.instr [12]),
    .I2(\CPU.mem_rdata [11]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\CPU.mem_rdata [19]),
    .I2(\CPU.mem_rdata [3]),
    .I3(\RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [3]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [3]),
    .I3(\CPU.rs1 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [3]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [3]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [3]),
    .I3(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [3]),
    .I1(\CPU.aluMinus [3]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [3]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.mem_rdata [27]),
    .I2(\CPU.mem_rdata [11]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [11]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [11]),
    .I3(\CPU.rs1 [11]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [11]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [11]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [11]),
    .I3(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [11]),
    .I1(\CPU.aluMinus [11]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [11]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [11]),
    .O(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \CPU.writeBackData_SB_LUT4_O_21  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_21_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_21_I1 [3]),
    .O(\CPU.writeBackData [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.instr [12]),
    .I2(\CPU.mem_rdata [10]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0 [0]),
    .I2(\CPU.mem_rdata [18]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [2]),
    .I3(\RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PC [2]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [2]),
    .I3(\CPU.rs1 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [2]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [2]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [2]),
    .I1(\CPU.aluMinus [2]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [2]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.mem_rdata [26]),
    .I2(\CPU.mem_rdata [10]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [10]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [10]),
    .I3(\CPU.rs1 [10]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [10]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [10]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [10]),
    .I3(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [10]),
    .I1(\CPU.aluMinus [10]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [10]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [10]),
    .O(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \CPU.writeBackData_SB_LUT4_O_22  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [3]),
    .O(\CPU.writeBackData [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \CPU.writeBackData_SB_LUT4_O_23  (
    .I0(\CPU.PCplus4 [8]),
    .I1(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2 [3]),
    .O(\CPU.writeBackData [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf100)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1 [0]),
    .I2(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3533)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\CPU.mem_rdata [24]),
    .I1(\CPU.mem_rdata [8]),
    .I2(\CPU.instr [13]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1 [0]),
    .I2(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1 [0]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1 [0]),
    .I3(\CPU.instr [14]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.instr [14]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1  (
    .I0(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0]),
    .I1(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .I2(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f03)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [31]),
    .I2(\CPU.rs1 [31]),
    .I3(\CPU.aluMinus_SB_LUT4_O_I3 [32]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.loadstore_addr [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1 [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.instr [12]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [8]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [8]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [8]),
    .I3(\CPU.rs1 [8]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [8]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [8]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [8]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [8]),
    .I1(\CPU.aluMinus [8]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \CPU.writeBackData_SB_LUT4_O_24  (
    .I0(\CPU.cycles [7]),
    .I1(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2 [3]),
    .O(\CPU.writeBackData [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0 [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PC [13]),
    .I2(\CPU.loadstore_addr [13]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.mem_rdata [23]),
    .I2(\CPU.mem_rdata [7]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1 [1]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.instr [13]),
    .I2(\CPU.mem_rdata [7]),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0 [1]),
    .I3(\CPU.state_SB_LUT4_I0_I2 [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.mem_rdata [31]),
    .I1(\CPU.mem_rdata [15]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I1(\CPU.PCplusImm [7]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.PCplus4 [7]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [7]),
    .I3(\CPU.rs1 [7]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [7]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [7]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [7]),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [7]),
    .I1(\CPU.aluMinus [7]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \CPU.writeBackData_SB_LUT4_O_25  (
    .I0(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \CPU.writeBackData_SB_LUT4_O_26  (
    .I0(\CPU.writeBackData_SB_LUT4_O_26_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_26_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_26_I0 [3]),
    .O(\CPU.writeBackData [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_26_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_1  (
    .I0(\CPU.mem_rdata [29]),
    .I1(\CPU.mem_rdata [13]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_26_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_2  (
    .I0(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\CPU.mem_rdata [21]),
    .I2(\CPU.mem_rdata [5]),
    .I3(\RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_26_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [5]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [5]),
    .I3(\CPU.rs1 [5]),
    .O(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [5]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [5]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [5]),
    .I3(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [5]),
    .I1(\CPU.aluMinus [5]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [5]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [5]),
    .O(\CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \CPU.writeBackData_SB_LUT4_O_27  (
    .I0(\CPU.writeBackData_SB_LUT4_O_27_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_27_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_27_I0 [3]),
    .O(\CPU.writeBackData [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_27_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1  (
    .I0(\CPU.mem_rdata [28]),
    .I1(\CPU.mem_rdata [12]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_27_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2  (
    .I0(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\CPU.mem_rdata [20]),
    .I2(\CPU.mem_rdata [4]),
    .I3(\RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_27_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [4]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [4]),
    .I3(\CPU.rs1 [4]),
    .O(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [4]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [4]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [4]),
    .I3(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [4]),
    .I1(\CPU.aluMinus [4]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [4]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [4]),
    .O(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \CPU.writeBackData_SB_LUT4_O_28  (
    .I0(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \CPU.writeBackData_SB_LUT4_O_29  (
    .I0(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\CPU.mem_rdata [28]),
    .I1(\CPU.instr [13]),
    .I2(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_2_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_2_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\CPU.instr [13]),
    .I1(\CPU.aluReg [28]),
    .I2(\CPU.instr [12]),
    .I3(\CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\CPU.instr [28]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [28]),
    .O(\CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [28]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [28]),
    .I3(\CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [28]),
    .I1(\CPU.aluMinus [28]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [28]),
    .I3(\CPU.rs1 [28]),
    .O(\CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \CPU.writeBackData_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_3_I1 [0]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_3_I1 [2]),
    .O(\CPU.writeBackData [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \CPU.writeBackData_SB_LUT4_O_30  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I1(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.writeBackData_SB_LUT4_O_31  (
    .I0(\CPU.cycles [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_31_I2 [3]),
    .O(\CPU.writeBackData [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_31_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.instr [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_31_I1_SB_LUT4_O_I3 [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_31_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \CPU.writeBackData_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.isJAL ),
    .I1(\CPU.instr [4]),
    .I2(\CPU.instr [6]),
    .I3(\CPU.instr [5]),
    .O(\CPU.writeBackData_SB_LUT4_O_31_I1_SB_LUT4_O_I3 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0 [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_31_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I1(\RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I3(\RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_31_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [0]),
    .I3(\CPU.rs1 [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [2]),
    .I1(\CPU.instr [12]),
    .I2(\CPU.instr [14]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluReg [0]),
    .I1(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\CPU.instr [14]),
    .I1(\CPU.aluMinus_SB_LUT4_O_I3 [32]),
    .I2(\CPU.instr [12]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\CPU.aluPlus [0]),
    .I1(\CPU.aluMinus [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(\CPU.mem_rdata [26]),
    .I1(\CPU.instr [13]),
    .I2(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_3_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_3_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\CPU.instr [13]),
    .I1(\CPU.aluReg [26]),
    .I2(\CPU.instr [12]),
    .I3(\CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\CPU.instr [26]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [26]),
    .O(\CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [26]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [26]),
    .I3(\CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [26]),
    .I1(\CPU.aluMinus [26]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [26]),
    .I3(\CPU.rs1 [26]),
    .O(\CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \CPU.writeBackData_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_4_I1 [0]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_4_I1 [2]),
    .O(\CPU.writeBackData [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O  (
    .I0(\CPU.mem_rdata [25]),
    .I1(\CPU.instr [13]),
    .I2(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_4_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_4_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\CPU.instr [13]),
    .I1(\CPU.aluReg [25]),
    .I2(\CPU.instr [12]),
    .I3(\CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\CPU.instr [25]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [25]),
    .O(\CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [25]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [25]),
    .I3(\CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [25]),
    .I1(\CPU.aluMinus [25]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [25]),
    .I3(\CPU.rs1 [25]),
    .O(\CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \CPU.writeBackData_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_5_I1 [0]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_5_I1 [2]),
    .O(\CPU.writeBackData [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O  (
    .I0(\CPU.mem_rdata [24]),
    .I1(\CPU.instr [13]),
    .I2(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_5_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_5_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\CPU.instr [13]),
    .I1(\CPU.aluReg [24]),
    .I2(\CPU.instr [12]),
    .I3(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\CPU.instr [24]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [24]),
    .O(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [24]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [24]),
    .I3(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [24]),
    .I1(\CPU.aluMinus [24]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.instr [5]),
    .I3(\CPU.instr [30]),
    .O(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [24]),
    .I3(\CPU.rs1 [24]),
    .O(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \CPU.writeBackData_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_6_I1 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_6_I1 [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_6_I1 [2]),
    .O(\CPU.writeBackData [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O  (
    .I0(\CPU.instr [29]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [29]),
    .O(\CPU.writeBackData_SB_LUT4_O_6_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1 [1]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_6_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [29]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [29]),
    .I3(\CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [29]),
    .I3(\CPU.rs1 [29]),
    .O(\CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [29]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [29]),
    .I1(\CPU.aluMinus [29]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_2  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .I2(\CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_6_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [29]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_2_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \CPU.writeBackData_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_7_I1 [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_7_I1 [2]),
    .O(\CPU.writeBackData [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O  (
    .I0(\CPU.instr [27]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [27]),
    .O(\CPU.writeBackData_SB_LUT4_O_7_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_7_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [27]),
    .I3(\CPU.rs1 [27]),
    .O(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\CPU.aluReg [27]),
    .I1(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\CPU.aluPlus [27]),
    .I1(\CPU.aluMinus [27]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [27]),
    .I3(\CPU.rs1 [27]),
    .O(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.instr [12]),
    .I2(\CPU.instr [13]),
    .I3(\CPU.instr [14]),
    .O(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.instr [12]),
    .I2(\CPU.instr [13]),
    .I3(\CPU.instr [14]),
    .O(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_2  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .I2(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_7_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [27]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_2_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \CPU.writeBackData_SB_LUT4_O_8  (
    .I0(\CPU.PCplusImm [23]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_8_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_8_I2 [3]),
    .O(\CPU.writeBackData [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_8_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .I2(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_8_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [23]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [23]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [23]),
    .I3(\CPU.rs1 [23]),
    .O(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [23]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [23]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [23]),
    .I3(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [23]),
    .I1(\CPU.aluMinus [23]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.instr [23]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [23]),
    .O(\CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \CPU.writeBackData_SB_LUT4_O_9  (
    .I0(\CPU.PCplusImm [22]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_9_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_9_I2 [3]),
    .O(\CPU.writeBackData [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O  (
    .I0(\CPU.PCplus4 [22]),
    .I1(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I2(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_9_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .I2(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\CPU.writeBackData_SB_LUT4_O_9_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata [22]),
    .I3(\CPU.instr [13]),
    .O(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\CPU.instr [22]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [22]),
    .O(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [22]),
    .I3(\CPU.rs1 [22]),
    .O(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\CPU.aluReg [22]),
    .I1(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\CPU.aluPlus [22]),
    .I1(\CPU.aluMinus [22]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [22]),
    .I3(\CPU.rs1 [22]),
    .O(\CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\CPU.instr [13]),
    .I1(\CPU.mem_rdata [31]),
    .I2(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h07cd)
  ) \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [31]),
    .I2(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I3(\CPU.rs1 [31]),
    .O(\CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.instr [31]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [31]),
    .O(\CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [31]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [31]),
    .I3(\CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.aluReg [31]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [31]),
    .I1(\CPU.aluMinus [31]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\CPU.PCplus4 [19]),
    .I1(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I2(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I1(\CPU.mem_rdata [19]),
    .I2(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_I2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplusImm [19]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [19]),
    .I3(\CPU.rs1 [19]),
    .O(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\CPU.aluReg [19]),
    .I1(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [3]),
    .O(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\CPU.aluPlus [19]),
    .I1(\CPU.aluMinus [19]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [19]),
    .I3(\CPU.rs1 [19]),
    .O(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.instr [19]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [19]),
    .O(\CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_1(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_2(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_3(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_4(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_5(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_6(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_7(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_8(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_9(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_A(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_B(256'h0103010301030303030103010101030101030103030103030303030303030303),
    .INIT_C(256'h0303030303030301010301030301010101030101010303030303030303010301),
    .INIT_D(256'h0101010101010101030301010101010103010301030301010301010101010103),
    .INIT_E(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_F(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.0.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.0.0.0_RDATA_2 [15:12], \RAM.MEM.0.0.0_RDATA [1], \RAM.MEM.0.0.0_RDATA_2 [10:4], \RAM.MEM.0.0.0_RDATA_1 [0], \RAM.MEM.0.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.0.0.0_WCLKE ),
    .WDATA({ 4'hx, \CPU.rs2 [1], 7'hxx, \CPU.rs2 [0], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.0.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.0.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2  (
    .I0(\mult1.d_out [0]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O [2]),
    .I3(\RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1]),
    .O(\RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\per_uart.d_out [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I3(\RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O [2]),
    .O(\RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0 [0]),
    .I2(\CPU.mem_rdata [16]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(\RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.mem_rdata [24]),
    .I2(\CPU.mem_rdata [8]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.0.0.0_RDATA [0]),
    .I1(\RAM.MEM.0.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3  (
    .I0(\mult1.d_out [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O [3]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\per_uart.d_out [1]),
    .I2(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O [2]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(\CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\CPU.mem_rdata [17]),
    .I2(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0 [0]),
    .I1(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0 [3]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0]),
    .I1(\CPU.instr [12]),
    .I2(\CPU.mem_rdata [9]),
    .I3(\CPU.instr [13]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PCplus4 [9]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [9]),
    .I3(\CPU.rs1 [9]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [9]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [9]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [9]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [9]),
    .I1(\CPU.aluMinus [9]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [9]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [9]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.mem_rdata [25]),
    .I2(\CPU.mem_rdata [9]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.PC [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I1 [2]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [1]),
    .I3(\CPU.rs1 [1]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.aluReg [1]),
    .I2(\CPU.state_SB_LUT4_I0_I2 [0]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [1]),
    .I1(\CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\CPU.rs1 [1]),
    .I3(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.aluPlus [1]),
    .I1(\CPU.aluMinus [1]),
    .I2(\CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.PCplusImm [1]),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0]),
    .I2(\CPU.writeBackData_SB_LUT4_O_31_I1 [2]),
    .I3(\CPU.cycles [1]),
    .O(\RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \RAM.MEM.0.0.0_WCLKE_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3]),
    .I2(\RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .O(\RAM.MEM.0.0.0_WCLKE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.0.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.0.1.0_RDATA [15:12], \RAM.MEM.0.0.0_RDATA [0], \RAM.MEM.0.1.0_RDATA [10:4], \RAM.MEM.0.0.0_RDATA_1 [1], \RAM.MEM.0.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.0.1.0_WCLKE ),
    .WDATA({ 4'hx, \CPU.rs2 [1], 7'hxx, \CPU.rs2 [0], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \RAM.MEM.0.1.0_WCLKE_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .I2(\RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3]),
    .O(\RAM.MEM.0.1.0_WCLKE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.loadstore_addr [1]),
    .I2(\CPU.instr [13]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .O(\RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0000010100020000000000000000000000000000000100010001000100030003),
    .INIT_1(256'h0000000200000001000100010000000100020000000000000000000000000000),
    .INIT_2(256'h0000000000000000000200020101000100010202000000000001000100010000),
    .INIT_3(256'h0002000200000001000100000000000000020000000000000000000000000000),
    .INIT_4(256'h0001000100000000000000000000000300010000000000000000000200030000),
    .INIT_5(256'h0003000300000000000002020002000300000000000000020002000000000000),
    .INIT_6(256'h0101000100010000000200020001000100000000000000010001000000000000),
    .INIT_7(256'h0000000000010002000300000000000100000000000100000202000000010000),
    .INIT_8(256'h0000000000010002000200000001000000000000000101010002000000010000),
    .INIT_9(256'h0000000100000203000000000000000100000001000000000001000000030000),
    .INIT_A(256'h0000000000010000000000000000000100020002000100000001000000020001),
    .INIT_B(256'h0103000200000000000200020000000200020202020200000000000200000000),
    .INIT_C(256'h0000000000000202000200020002000000020000000000000000000002020002),
    .INIT_D(256'h0000010100010001000002000002000002000000000002020200010100010001),
    .INIT_E(256'h0000000000000000000001010001000100000000000000000000000000000000),
    .INIT_F(256'h0000000000000101000100010000000000000101000100010000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.1.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.1.0.0_RDATA_2 [15:12], \RAM.MEM.1.0.0_RDATA [1], \RAM.MEM.1.0.0_RDATA_2 [10:4], \RAM.MEM.1.0.0_RDATA_1 [1], \RAM.MEM.1.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.0.0.0_WCLKE ),
    .WDATA({ 4'hx, \CPU.rs2 [3], 7'hxx, \CPU.rs2 [2], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.1.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.1.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.1.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\RAM.MEM.1.0.0_RDATA_1_SB_LUT4_I0_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.1.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.1.0.0_RDATA [0]),
    .I1(\RAM.MEM.1.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_25_I2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.1.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.1.1.0_RDATA [15:12], \RAM.MEM.1.0.0_RDATA [0], \RAM.MEM.1.1.0_RDATA [10:4], \RAM.MEM.1.0.0_RDATA_1 [0], \RAM.MEM.1.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.0.1.0_WCLKE ),
    .WDATA({ 4'hx, \CPU.rs2 [3], 7'hxx, \CPU.rs2 [2], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0103020001010001000000000000000000010000000002020002000000000000),
    .INIT_1(256'h0100000000020200020200000000000001000100010301010001010301010102),
    .INIT_2(256'h0000030200020000000100000001000000000000020200000200000000000002),
    .INIT_3(256'h0000000000000200000000000002000001010101000001000001010001010000),
    .INIT_4(256'h0202000002000101010100020000000000000100000000000003000000000200),
    .INIT_5(256'h0000000000000201000100000100000000000202000000000000010300000000),
    .INIT_6(256'h0001000002020000000100000000020000000201020202000002000000010100),
    .INIT_7(256'h0202000000000100000001010000010000000202020200000000020200000001),
    .INIT_8(256'h0000000000000101000001000000030100010000000200000100010100000101),
    .INIT_9(256'h0202000001000000030302000202000003020200010100000002000000000101),
    .INIT_A(256'h0001000000000000000002020000000001000000000001000202010100000202),
    .INIT_B(256'h0000010100020000010102000001020003010102020100000101010000000000),
    .INIT_C(256'h0200000003020000000203010301000002020101020302020101020100000000),
    .INIT_D(256'h0000000000000000000000000302020200000301000202000000000000000202),
    .INIT_E(256'h0000010101010000000000000000000000000000010000000000010100000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000001000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.10.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.10.0.0_RDATA_2 [15:12], \RAM.MEM.10.0.0_RDATA [1], \RAM.MEM.10.0.0_RDATA_2 [10:4], \RAM.MEM.10.0.0_RDATA_1 [1], \RAM.MEM.10.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.8.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [21], 7'hxx, \RAM.mem_wdata [20], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.10.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.10.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.10.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_22_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.10.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.10.0.0_RDATA [0]),
    .I1(\RAM.MEM.10.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_20_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.10.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.10.1.0_RDATA [15:12], \RAM.MEM.10.0.0_RDATA [0], \RAM.MEM.10.1.0_RDATA [10:4], \RAM.MEM.10.0.0_RDATA_1 [0], \RAM.MEM.10.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.8.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [21], 7'hxx, \RAM.mem_wdata [20], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0101030101010000020002020000010000000000020302020000020202000001),
    .INIT_1(256'h0101000100020201020200000101020001010100010301010000010301010002),
    .INIT_2(256'h0303030200000302000000000101010102020003020202020201000102000001),
    .INIT_3(256'h0102010102020301000002000000000000000101020103030001010100000000),
    .INIT_4(256'h0202020202000101030101010000010100000300020201000000000200000200),
    .INIT_5(256'h0202000000010201020202000102000000000302030302020000030301010202),
    .INIT_6(256'h0000020302020001000301000100020002030203020303030000020300010000),
    .INIT_7(256'h0202020302020303000001010000000102020203020202020300020202020202),
    .INIT_8(256'h0301030200000303000003030200030100000201000001010101010102000303),
    .INIT_9(256'h0303020203030202030301010303020003010200010102010000010100000101),
    .INIT_A(256'h0202000000000000030302020303020201010101000001010202010101000202),
    .INIT_B(256'h0300010100030302010102020000000201030101030101010100010000000300),
    .INIT_C(256'h0200000003010201010301030002020001010301020003010101020102000303),
    .INIT_D(256'h0101000000000000000200020101000101010103010200020103000003010000),
    .INIT_E(256'h0101010100000000010100000001000000000000010100010101010100010000),
    .INIT_F(256'h0000000001010100000000000000000001010000010000000000000001010001),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.11.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.11.0.0_RDATA_2 [15:12], \RAM.MEM.11.0.0_RDATA [1], \RAM.MEM.11.0.0_RDATA_2 [10:4], \RAM.MEM.11.0.0_RDATA_1 [1], \RAM.MEM.11.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.8.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [23], 7'hxx, \RAM.mem_wdata [22], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.11.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.11.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.11.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_18_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.MEM.11.0.0_RDATA_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\RAM.MEM.11.0.0_RDATA [0]),
    .I2(\RAM.MEM.11.0.0_RDATA [1]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_16_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.11.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.11.1.0_RDATA [15:12], \RAM.MEM.11.0.0_RDATA [0], \RAM.MEM.11.1.0_RDATA [10:4], \RAM.MEM.11.0.0_RDATA_1 [0], \RAM.MEM.11.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.8.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [23], 7'hxx, \RAM.mem_wdata [22], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0100000101000002030003000100000002000100000300000001000202020000),
    .INIT_1(256'h0002000002010000020302000000000001000200010001020000010001000000),
    .INIT_2(256'h0300030001000200000201000000000002000301020000030000030202000301),
    .INIT_3(256'h0001000102000201020000000000020000000202020002000000000000000000),
    .INIT_4(256'h0201020000000302020002010002010002000002010301000100020300000100),
    .INIT_5(256'h0301000001000000000200020000000001010100010202000000030003000002),
    .INIT_6(256'h0301010300000100020000000000000001020000020202010000030000000000),
    .INIT_7(256'h0100030102000100000001010202000002000301020203000200030002000200),
    .INIT_8(256'h0102010300000102000003000000020002000101000002010100030302000200),
    .INIT_9(256'h0101000203000202020001000303000201000000020203010200010300000300),
    .INIT_A(256'h0300010100000100020102000303020003000100000001000000020001010000),
    .INIT_B(256'h0001030001020001000201000201020100000200000200000200000003030300),
    .INIT_C(256'h0000020001000200030201020303020000030200000200010100010002000203),
    .INIT_D(256'h0001000101000000020002000302020201000102030300000003000003010002),
    .INIT_E(256'h0100010001000000000101000000000000000000010000000100010001000000),
    .INIT_F(256'h0000000000010001000100000000000000010101010000000000000001000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.12.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.12.0.0_RDATA_2 [15:12], \RAM.MEM.12.0.0_RDATA [1], \RAM.MEM.12.0.0_RDATA_2 [10:4], \RAM.MEM.12.0.0_RDATA_1 [1], \RAM.MEM.12.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.12.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [25], 7'hxx, \RAM.mem_wdata [24], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.12.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.12.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.12.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_14_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.12.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.12.0.0_RDATA [0]),
    .I1(\RAM.MEM.12.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_13_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'he000)
  ) \RAM.MEM.12.0.0_WCLKE_SB_LUT4_O  (
    .I0(\CPU.loadstore_addr [1]),
    .I1(\CPU.instr [13]),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .O(\RAM.MEM.12.0.0_WCLKE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.12.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.12.1.0_RDATA [15:12], \RAM.MEM.12.0.0_RDATA [0], \RAM.MEM.12.1.0_RDATA [10:4], \RAM.MEM.12.0.0_RDATA_1 [0], \RAM.MEM.12.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.12.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [25], 7'hxx, \RAM.mem_wdata [24], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) \RAM.MEM.12.1.0_WCLKE_SB_LUT4_O  (
    .I0(\CPU.loadstore_addr [1]),
    .I1(\CPU.instr [13]),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\RAM.MEM.12.1.0_WCLKE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0101000001010002010101010000000002020101020302020000020200000000),
    .INIT_1(256'h0202000002020000020302020001000001010202010101010000010101010000),
    .INIT_2(256'h0303030300000202020001010101000002020101020202020202000000000101),
    .INIT_3(256'h0200000002020202000000000000020200000000000000000000000002020000),
    .INIT_4(256'h0302020202020101000001010202010000000101000000000000010100000000),
    .INIT_5(256'h0200000000010000020202000202000000000000020202020000010101030202),
    .INIT_6(256'h0300030302020001000000000000000002030000020202020000020300000000),
    .INIT_7(256'h0202020302020003000000010000000002030203020202020000030102020202),
    .INIT_8(256'h0101000100000101000002030000020200000001000002020001010100000000),
    .INIT_9(256'h0001020202030000020201010203020202030202000000010000020300000000),
    .INIT_A(256'h0000010000000202020202020203020202010101000000010000000200010000),
    .INIT_B(256'h0000010103030101010302020002000202000000000200020000010100000000),
    .INIT_C(256'h0000020201010000010302000003000001030101000201010101000000000303),
    .INIT_D(256'h0101010001000000000200000103000001010000020300000103010100000002),
    .INIT_E(256'h0101000000010000010100010100000000000000010100000101000000010000),
    .INIT_F(256'h0000000001010000000100000000000001010000000100000000000001010000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.13.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.13.0.0_RDATA_2 [15:12], \RAM.MEM.13.0.0_RDATA [1], \RAM.MEM.13.0.0_RDATA_2 [10:4], \RAM.MEM.13.0.0_RDATA_1 [1], \RAM.MEM.13.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.12.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [27], 7'hxx, \RAM.mem_wdata [26], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.13.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.13.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.13.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_11_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.13.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.13.0.0_RDATA [0]),
    .I1(\RAM.MEM.13.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_9_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.13.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.13.1.0_RDATA [15:12], \RAM.MEM.13.0.0_RDATA [0], \RAM.MEM.13.1.0_RDATA [10:4], \RAM.MEM.13.0.0_RDATA_1 [0], \RAM.MEM.13.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.12.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [27], 7'hxx, \RAM.mem_wdata [26], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0101000001010000010101010000000002000101020302020000020200000000),
    .INIT_1(256'h0202000002020000010002020103000001010202010101010200010101010000),
    .INIT_2(256'h0303030300000202020201010101000002020001020202020202000000000001),
    .INIT_3(256'h0202000002020202000000000000020200000000000000000000000002020000),
    .INIT_4(256'h0202020002000103000201030200000000000101000000000000030300000000),
    .INIT_5(256'h0103000000000000020000000202000000000000020002000000010101010200),
    .INIT_6(256'h0303030002000000000200000101000002000000000003030000020200000000),
    .INIT_7(256'h0202030302000301000000000000000002020303020202020000030302020200),
    .INIT_8(256'h0101010100000101000003030000020200000101000002020101010300020002),
    .INIT_9(256'h0101020203030000020201010303020203030202000001010000030300000000),
    .INIT_A(256'h0000010100000202020202020303020201030101000001010000020201010000),
    .INIT_B(256'h0001010101010101010102000000000202020000000000000000010100000000),
    .INIT_C(256'h0000020201010000030300000000000001010101000001010000000000000303),
    .INIT_D(256'h0101000001000000000000000303020201010200020002000301000000010000),
    .INIT_E(256'h0101000000000000010100000001000000000000010100000101000000000000),
    .INIT_F(256'h0000000001010000000000000000000001010000000000000000000001010000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.14.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.14.0.0_RDATA_2 [15:12], \RAM.MEM.14.0.0_RDATA [1], \RAM.MEM.14.0.0_RDATA_2 [10:4], \RAM.MEM.14.0.0_RDATA_1 [1], \RAM.MEM.14.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.12.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [29], 7'hxx, \RAM.mem_wdata [28], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.14.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.14.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.14.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_7_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.14.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.14.0.0_RDATA [0]),
    .I1(\RAM.MEM.14.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_5_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.14.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.14.1.0_RDATA [15:12], \RAM.MEM.14.0.0_RDATA [0], \RAM.MEM.14.1.0_RDATA [10:4], \RAM.MEM.14.0.0_RDATA_1 [0], \RAM.MEM.14.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.12.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [29], 7'hxx, \RAM.mem_wdata [28], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0101000001010000010101010000000002020101020202020000020200000000),
    .INIT_1(256'h0202000002020000000002020001000001010202010101010000010101010000),
    .INIT_2(256'h0303030300000202020201010101000002020000020202020202000000000000),
    .INIT_3(256'h0202000002020202000000000000020200000001000000000000000102020000),
    .INIT_4(256'h0202020202020101000001010202000000000101000000000000030300000000),
    .INIT_5(256'h0101000000000000020200000202000000000002020202020000010101010202),
    .INIT_6(256'h0303030302020000000000000101000002020000000003030000020200000000),
    .INIT_7(256'h0202020302020203000000000000000002020203020202020000030302020202),
    .INIT_8(256'h0101000100000101010102030000020200000001000002020001010100000000),
    .INIT_9(256'h0001020202030000020201010203020202030202000000010000020300000000),
    .INIT_A(256'h0000010100000202020202020203020202030101000000010000000300010000),
    .INIT_B(256'h0200030103010101010300020000000200020202020000000000010100000000),
    .INIT_C(256'h0002020201030200010100020202020001010301000001030000000202000101),
    .INIT_D(256'h0101000000000000000200020101000001010000000200000103000002000000),
    .INIT_E(256'h0101000000000000010100000000000000000000010100000101000000000000),
    .INIT_F(256'h0000000001010000000000000000000001010000000000000000000001010000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.15.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.15.0.0_RDATA_2 [15:12], \RAM.MEM.15.0.0_RDATA [1], \RAM.MEM.15.0.0_RDATA_2 [10:4], \RAM.MEM.15.0.0_RDATA_1 [1], \RAM.MEM.15.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.12.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [31], 7'hxx, \RAM.mem_wdata [30], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.15.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.15.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.15.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_3_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \RAM.MEM.15.0.0_RDATA_SB_DFFE_Q  (
    .C(clk),
    .D(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .E(\RAM.mem_rstrb ),
    .Q(\RAM.MEM.15.0.0_RDATA [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.15.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.15.1.0_RDATA [15:12], \RAM.MEM.15.0.0_RDATA [0], \RAM.MEM.15.1.0_RDATA [10:4], \RAM.MEM.15.0.0_RDATA_1 [0], \RAM.MEM.15.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.12.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [31], 7'hxx, \RAM.mem_wdata [30], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0002030003000003010001000003010203000001010002010102000103010103),
    .INIT_1(256'h0102020102010103010202010003010103000201020201000003020001020201),
    .INIT_2(256'h0000030000030100030000030102010000010201030000010301010202010201),
    .INIT_3(256'h0200000200010300000302010201000302010103000101010003010302010001),
    .INIT_4(256'h0300000302010102030102000003030000030100000101020102020101020003),
    .INIT_5(256'h0300000300030102000103000300010200030202000002010003010202000001),
    .INIT_6(256'h0300010002010003030000030102000300010300000303000003000101020003),
    .INIT_7(256'h0201000001030300010300030002010101000200010300010300020101000103),
    .INIT_8(256'h0000000001030300010301000103030100030200030101020300000301010100),
    .INIT_9(256'h0202010101000301030100020002010103000301010302000301000203010102),
    .INIT_A(256'h0100000301020201000002010002010103000002010301000303010302020103),
    .INIT_B(256'h0302010000030200030200010100030201000302030003000300030000030100),
    .INIT_C(256'h0203020003020201000001000001020002000302000102020300020302000000),
    .INIT_D(256'h0000010001000001000102020302020300000302000102000000010003020003),
    .INIT_E(256'h0000010000010000000001000100000100010000010000010000010000010000),
    .INIT_F(256'h0001000000000100010000010001000000000100010000010001000001000001),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.2.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.2.0.0_RDATA_2 [15:12], \RAM.MEM.2.0.0_RDATA [1], \RAM.MEM.2.0.0_RDATA_2 [10:4], \RAM.MEM.2.0.0_RDATA_1 [1], \RAM.MEM.2.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.0.0.0_WCLKE ),
    .WDATA({ 4'hx, \CPU.rs2 [5], 7'hxx, \CPU.rs2 [4], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.2.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.2.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.2.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_23_I2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.2.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.2.0.0_RDATA [0]),
    .I1(\RAM.MEM.2.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\RAM.MEM.2.0.0_RDATA_SB_LUT4_I0_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.2.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.2.1.0_RDATA [15:12], \RAM.MEM.2.0.0_RDATA [0], \RAM.MEM.2.1.0_RDATA [10:4], \RAM.MEM.2.0.0_RDATA_1 [0], \RAM.MEM.2.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.0.1.0_WCLKE ),
    .WDATA({ 4'hx, \CPU.rs2 [5], 7'hxx, \CPU.rs2 [4], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0300000101020100000003000000020002020200020100000301030002020300),
    .INIT_1(256'h0000000203020300010103020200010001030302000001000300010002000100),
    .INIT_2(256'h0200000002000200020202000001030103000002000003000100010101000000),
    .INIT_3(256'h0202030000000101010000000100000001020000000003000100010003020300),
    .INIT_4(256'h0101030000000000010001000000010301000000020000000200020202010000),
    .INIT_5(256'h0303030000000200030000030202020100000200030002020200010101020200),
    .INIT_6(256'h0203030101000200020203000101030002000000010001010100020002000300),
    .INIT_7(256'h0302000003000202030000000300030002010100030002000002020200010201),
    .INIT_8(256'h0000030001000202030100000300000000000100010000010002000001000201),
    .INIT_9(256'h0200010002000102000003000200030000000100000001000100000001020001),
    .INIT_A(256'h0200000000010202020000000300030002020200010002000300000001000300),
    .INIT_B(256'h0203020003000102020003000202020002000002000000020002000200000000),
    .INIT_C(256'h0000030202000000010000010300020001020200030203000003010000000300),
    .INIT_D(256'h0100000101010100000201000000000001000003010200020100000103010102),
    .INIT_E(256'h0100000101000000010000010101010000000100000000000100000101000000),
    .INIT_F(256'h0000010001000001010101000000010001000001010101000000010000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.3.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.3.0.0_RDATA_2 [15:12], \RAM.MEM.3.0.0_RDATA [1], \RAM.MEM.3.0.0_RDATA_2 [10:4], \RAM.MEM.3.0.0_RDATA_1 [1], \RAM.MEM.3.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.0.0.0_WCLKE ),
    .WDATA({ 4'hx, \CPU.rs2 [7], 7'hxx, \CPU.rs2 [6], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.3.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.3.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.3.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\RAM.MEM.3.0.0_RDATA_1_SB_LUT4_I0_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.MEM.3.0.0_RDATA_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\RAM.MEM.3.0.0_RDATA [0]),
    .I2(\RAM.MEM.3.0.0_RDATA [1]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\RAM.MEM.3.0.0_RDATA_SB_LUT4_I1_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.3.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.3.1.0_RDATA [15:12], \RAM.MEM.3.0.0_RDATA [0], \RAM.MEM.3.1.0_RDATA [10:4], \RAM.MEM.3.0.0_RDATA_1 [0], \RAM.MEM.3.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.0.1.0_WCLKE ),
    .WDATA({ 4'hx, \CPU.rs2 [7], 7'hxx, \CPU.rs2 [6], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0301000001010103010101010002020203000203020203010202020200010001),
    .INIT_1(256'h0002010103010301000200000201010300000101030303030301010103010101),
    .INIT_2(256'h0303030002020202010000010002020202020001020003030301000000000201),
    .INIT_3(256'h0000000000020200000000010301010301010103010101010101010101010303),
    .INIT_4(256'h0200020202000100010103010103000000020100000000020302000100000003),
    .INIT_5(256'h0000000000030102030200000100000000030202020200000000000203010303),
    .INIT_6(256'h0000020202000203010001000002000202030100030202000202020303000302),
    .INIT_7(256'h0301030303030100010101030303030302020301030302020100020102020202),
    .INIT_8(256'h0101010101010100010101020103030101010101030100020100010301010100),
    .INIT_9(256'h0303030303020101030103030303030301000301010101010301010301010002),
    .INIT_A(256'h0100000100000201020202010303030300000101010303020303030303030303),
    .INIT_B(256'h0200030001030101020003010100000003000002030002020300010000020000),
    .INIT_C(256'h0003030301020103010101000301010103030100030301030202010301030301),
    .INIT_D(256'h0101000000000000000101030102010301030100010101010103000000000202),
    .INIT_E(256'h0101010001010101010100000000000000010101010001010101010001010101),
    .INIT_F(256'h0001010101010000000000000001010101010000000000000001010101000101),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.4.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.4.0.0_RDATA_2 [15:12], \RAM.MEM.4.0.0_RDATA [1], \RAM.MEM.4.0.0_RDATA_2 [10:4], \RAM.MEM.4.0.0_RDATA_1 [1], \RAM.MEM.4.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.4.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [9], 7'hxx, \RAM.mem_wdata [8], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.4.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.4.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I3(\mult1.d_out [8]),
    .O(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_1_I2 [0]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1]),
    .O(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.4.0.0_RDATA [0]),
    .I1(\RAM.MEM.4.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mult1.d_out [9]),
    .I1(\per_uart.d_out [9]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [2]),
    .O(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_1_I2 [0]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .O(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [0]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [2]),
    .O(\RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_1_I2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hd000)
  ) \RAM.MEM.4.0.0_WCLKE_SB_LUT4_O  (
    .I0(\CPU.loadstore_addr [1]),
    .I1(\CPU.instr [13]),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .O(\RAM.MEM.4.0.0_WCLKE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.4.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.4.1.0_RDATA [15:12], \RAM.MEM.4.0.0_RDATA [0], \RAM.MEM.4.1.0_RDATA [10:4], \RAM.MEM.4.0.0_RDATA_1 [0], \RAM.MEM.4.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.4.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [9], 7'hxx, \RAM.mem_wdata [8], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) \RAM.MEM.4.1.0_WCLKE_SB_LUT4_O  (
    .I0(\CPU.loadstore_addr [1]),
    .I1(\CPU.instr [13]),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\RAM.MEM.4.1.0_WCLKE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0001000200010001000300010003010301010002000202020002000200000000),
    .INIT_1(256'h0000000100030001000202020001000300000203000100010001020100010201),
    .INIT_2(256'h0003000300030103010100000002000200020001000200030203000200020003),
    .INIT_3(256'h0001000000020002000202030203000100010001000300010001000102030003),
    .INIT_4(256'h0002000202020003000300030001000000000103000100030003000000000002),
    .INIT_5(256'h0000000000030002000200000000000000020003000200000000010202010003),
    .INIT_6(256'h0200000202020003000000000002000200030000000200020002000300020002),
    .INIT_7(256'h0201000300030100000100030003000301020003000300030101000000020002),
    .INIT_8(256'h0003000100010001000101020003000300030203020300000100000100030100),
    .INIT_9(256'h0003000301030001000300030003000303030203000300030003000100010000),
    .INIT_A(256'h0001000000000000000300030003000301010001000301030003000300030003),
    .INIT_B(256'h0200000102030003030300030101010101020102000300010202010100010003),
    .INIT_C(256'h0003020100030003000100000001000102030101000300030003000300030001),
    .INIT_D(256'h0001000000000000000302010003000102030202000102030203000000000202),
    .INIT_E(256'h0001000000010001000100000000000000010001000100010001000000010001),
    .INIT_F(256'h0001000100010000000000000001000100010000000000000001000100010001),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.5.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.5.0.0_RDATA_2 [15:12], \RAM.MEM.5.0.0_RDATA [1], \RAM.MEM.5.0.0_RDATA_2 [10:4], \RAM.MEM.5.0.0_RDATA_1 [1], \RAM.MEM.5.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.4.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [11], 7'hxx, \RAM.mem_wdata [10], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.5.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.5.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.5.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_12_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.5.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.5.0.0_RDATA [0]),
    .I1(\RAM.MEM.5.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_10_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.5.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.5.1.0_RDATA [15:12], \RAM.MEM.5.0.0_RDATA [0], \RAM.MEM.5.1.0_RDATA [10:4], \RAM.MEM.5.0.0_RDATA_1 [0], \RAM.MEM.5.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.4.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [11], 7'hxx, \RAM.mem_wdata [10], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0000020000000000020002000000010001020000020002000000020001000000),
    .INIT_1(256'h0100000000000000020200000202020001010002020202000000020000000200),
    .INIT_2(256'h0300030000000300010000000101000002000000030002000200000002000200),
    .INIT_3(256'h0100010002000200000002000200000000010000020102000001000000030000),
    .INIT_4(256'h0200000002000100020003000000000000000300020001000100000000000000),
    .INIT_5(256'h0000000000000100020000010100000000000100030000000000010001020200),
    .INIT_6(256'h0103020002000000010000000000000002000100020202000000020001000000),
    .INIT_7(256'h0002030000000100000001010100000002010300000002000100000002000000),
    .INIT_8(256'h0300030000000100010003000000020100000300020000000100000002000201),
    .INIT_9(256'h0102020003000000020001020100020003000200000003000200010000000101),
    .INIT_A(256'h0300000000000002030002000100020001000100000001000000000001000202),
    .INIT_B(256'h0202010000000300030200000100010001000102010001000100010000000300),
    .INIT_C(256'h0000010201000000010000010000000003020100020201000003000000000100),
    .INIT_D(256'h0100000000000000000003020302020201000201020002000100000000000202),
    .INIT_E(256'h0100000100000000010000000000000000000100010000000100000100000000),
    .INIT_F(256'h0000000001000000000000000000000001000000000000000000010001000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.6.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.6.0.0_RDATA_2 [15:12], \RAM.MEM.6.0.0_RDATA [1], \RAM.MEM.6.0.0_RDATA_2 [10:4], \RAM.MEM.6.0.0_RDATA_1 [1], \RAM.MEM.6.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.4.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [13], 7'hxx, \RAM.mem_wdata [12], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.6.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.6.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.6.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_8_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.6.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.6.0.0_RDATA [0]),
    .I1(\RAM.MEM.6.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_6_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.6.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.6.1.0_RDATA [15:12], \RAM.MEM.6.0.0_RDATA [0], \RAM.MEM.6.1.0_RDATA [10:4], \RAM.MEM.6.0.0_RDATA_1 [0], \RAM.MEM.6.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.4.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [13], 7'hxx, \RAM.mem_wdata [12], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0001020002000000000000000200000002000202000000000300000002000000),
    .INIT_1(256'h0100020001000000010202000102020003010000000302000100020100000300),
    .INIT_2(256'h0000000002000000020000000301030200000000010001000000010000000000),
    .INIT_3(256'h0200000000000100000001000000010002000000010001000100010003000202),
    .INIT_4(256'h0100000000000000000000000000030000000000000002000000020001000000),
    .INIT_5(256'h0300000002000100000000000300010002000000000002000000000102020000),
    .INIT_6(256'h0301010000000000030000000300000000000300020201000200000003000000),
    .INIT_7(256'h0000010000000300000003010300020201000100020000000000000001000000),
    .INIT_8(256'h0000010000000200000001000000000000000100000000000300000000000000),
    .INIT_9(256'h0102000001000000000002000300000001000000000001000000010002000001),
    .INIT_A(256'h0000000001000202000001000300000003000000020003020000000001000202),
    .INIT_B(256'h0202020003000202020200000000000000020002020002020002020000000000),
    .INIT_C(256'h0100010200000300000000000200010300000002030000000202000003010200),
    .INIT_D(256'h0000000001000000010201000000010000000002000001030000000001020000),
    .INIT_E(256'h0000000000000101000000000100000001000100000001000000000000000101),
    .INIT_F(256'h0100010100000000010000000100010100000000010000000100010000000100),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.7.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.7.0.0_RDATA_2 [15:12], \RAM.MEM.7.0.0_RDATA [1], \RAM.MEM.7.0.0_RDATA_2 [10:4], \RAM.MEM.7.0.0_RDATA_1 [1], \RAM.MEM.7.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.4.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [15], 7'hxx, \RAM.mem_wdata [14], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.7.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.7.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.7.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_4_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.MEM.7.0.0_RDATA_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\RAM.MEM.7.0.0_RDATA [0]),
    .I2(\RAM.MEM.7.0.0_RDATA [1]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_2_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.7.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.7.1.0_RDATA [15:12], \RAM.MEM.7.0.0_RDATA [0], \RAM.MEM.7.1.0_RDATA [10:4], \RAM.MEM.7.0.0_RDATA_1 [0], \RAM.MEM.7.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.4.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [15], 7'hxx, \RAM.mem_wdata [14], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0000000200000002000200020203000102030203010100000202000000000000),
    .INIT_1(256'h0103000001030000000202000103000201010202020200020101000200000103),
    .INIT_2(256'h0000000002030001000100010303020200000000010101010000000200020002),
    .INIT_3(256'h0001000100000000000201030103010301010103010301030101010103030303),
    .INIT_4(256'h0000000000000002010300020003000000020002000302030001000100000001),
    .INIT_5(256'h0000000002020001000000010001000002030001000100000000010102020001),
    .INIT_6(256'h0303000000000002000100000202000000000203020000000202000002030002),
    .INIT_7(256'h0202010100000101000003030303020201010101020200010001020300000000),
    .INIT_8(256'h0002010300000000000001010000010100020103000200020101000200020103),
    .INIT_9(256'h0303000001010000010102020303000001010000010301030002010300000103),
    .INIT_A(256'h0003000100000203000101010303000001010000020203030202030301010202),
    .INIT_B(256'h0200000201030002000202020200020202020002020000020002000000030003),
    .INIT_C(256'h0101010300000301000203030202030102020200030300000103000003010002),
    .INIT_D(256'h0000000000000000010301030200030100000101020203030000000002000202),
    .INIT_E(256'h0000010100000101000000000000000001010101000001010000010100000101),
    .INIT_F(256'h0101010100000000000000000101010100000000000000000101010100000101),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.8.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.8.0.0_RDATA_2 [15:12], \RAM.MEM.8.0.0_RDATA [1], \RAM.MEM.8.0.0_RDATA_2 [10:4], \RAM.MEM.8.0.0_RDATA_1 [1], \RAM.MEM.8.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.8.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [17], 7'hxx, \RAM.mem_wdata [16], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.8.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.8.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.8.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_29_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.8.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.8.0.0_RDATA [0]),
    .I1(\RAM.MEM.8.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_28_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \RAM.MEM.8.0.0_WCLKE_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\RAM.MEM.8.1.0_WCLKE_SB_LUT4_O_I3 [0]),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .O(\RAM.MEM.8.0.0_WCLKE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.8.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.8.1.0_RDATA [15:12], \RAM.MEM.8.0.0_RDATA [0], \RAM.MEM.8.1.0_RDATA [10:4], \RAM.MEM.8.0.0_RDATA_1 [0], \RAM.MEM.8.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.8.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [17], 7'hxx, \RAM.mem_wdata [16], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \RAM.MEM.8.1.0_WCLKE_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .I3(\RAM.MEM.8.1.0_WCLKE_SB_LUT4_O_I3 [0]),
    .O(\RAM.MEM.8.1.0_WCLKE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) \RAM.MEM.8.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\CPU.loadstore_addr [1]),
    .I1(\CPU.instr [13]),
    .I2(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3]),
    .O(\RAM.MEM.8.1.0_WCLKE_SB_LUT4_O_I3 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'h0001000000010000000100010002000000020002000200020002000200000000),
    .INIT_1(256'h0001000000030000000200000003000000010000000100010001000100010001),
    .INIT_2(256'h0003000300020002000000000103000200020000000300030002000000000000),
    .INIT_3(256'h0000000000020002000000010001000100010001000100010001000100030003),
    .INIT_4(256'h0002000200020001000100010001000000000001000000020000000000000000),
    .INIT_5(256'h0000000000020000000200010000000000020000000200000000000100030003),
    .INIT_6(256'h0103000200020002000000000002000000020002000200020002000200020002),
    .INIT_7(256'h0002000300020001000000030003000200030003000200020000000200020002),
    .INIT_8(256'h0001000100000001000000030000000300000001000000000001000000000001),
    .INIT_9(256'h0003000200030000000300030003000200030002000100010000000100000001),
    .INIT_A(256'h0000000000000002000200030003000200010001000200030002000300010002),
    .INIT_B(256'h0000000300030003000100010003000100010003020100030003000100000000),
    .INIT_C(256'h0001000300010001020300010000000100010003000100010003000000010201),
    .INIT_D(256'h0001000000000000000300010003000100010003000202030201000000000000),
    .INIT_E(256'h0001000100000001000100000000000000010001000100010001000100000001),
    .INIT_F(256'h0001000100010000000000000001000100010000000000000001000100010001),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.9.0.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I2_O ),
    .RDATA({ \RAM.MEM.9.0.0_RDATA_2 [15:12], \RAM.MEM.9.0.0_RDATA [1], \RAM.MEM.9.0.0_RDATA_2 [10:4], \RAM.MEM.9.0.0_RDATA_1 [1], \RAM.MEM.9.0.0_RDATA_2 [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.8.0.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [19], 7'hxx, \RAM.mem_wdata [18], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.9.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\RAM.MEM.9.0.0_RDATA_1 [0]),
    .I1(\RAM.MEM.9.0.0_RDATA_1 [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_26_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \RAM.MEM.9.0.0_RDATA_SB_LUT4_I0  (
    .I0(\RAM.MEM.9.0.0_RDATA [0]),
    .I1(\RAM.MEM.9.0.0_RDATA [1]),
    .I2(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\RAM.MEM.15.0.0_RDATA [2]),
    .O(\CPU.mem_rdata_SB_LUT4_O_24_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" */
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \RAM.MEM.9.1.0  (
    .MASK(16'hxxxx),
    .RADDR(mem_addr[12:2]),
    .RCLK(clk),
    .RCLKE(\RAM.mem_rstrb_SB_LUT4_I3_O ),
    .RDATA({ \RAM.MEM.9.1.0_RDATA [15:12], \RAM.MEM.9.0.0_RDATA [0], \RAM.MEM.9.1.0_RDATA [10:4], \RAM.MEM.9.0.0_RDATA_1 [0], \RAM.MEM.9.1.0_RDATA [2:0] }),
    .RE(1'h1),
    .WADDR(mem_addr[12:2]),
    .WCLK(clk),
    .WCLKE(\RAM.MEM.8.1.0_WCLKE ),
    .WDATA({ 4'hx, \RAM.mem_wdata [19], 7'hxx, \RAM.mem_wdata [18], 3'hx }),
    .WE(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \RAM.mem_rstrb_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\RAM.mem_rstrb ),
    .I3(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .O(\RAM.mem_rstrb_SB_LUT4_I2_O )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \RAM.mem_rstrb_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .I3(\RAM.mem_rstrb ),
    .O(\RAM.mem_rstrb_SB_LUT4_I3_O )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) \RAM.mem_rstrb_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I1(\CPU.state [2]),
    .I2(\CPU.state [0]),
    .I3(\CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .O(\RAM.mem_rstrb )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\CPU.rs2 [23]),
    .I2(\CPU.rs2 [7]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\RAM.mem_wdata [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\CPU.rs2 [22]),
    .I2(\CPU.rs2 [6]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\RAM.mem_wdata [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\CPU.rs2 [14]),
    .I2(\CPU.rs2 [6]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \RAM.mem_wdata_SB_LUT4_O_11  (
    .I0(\CPU.rs2 [30]),
    .I1(\RAM.mem_wdata [14]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\CPU.rs2 [13]),
    .I2(\CPU.rs2 [5]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \RAM.mem_wdata_SB_LUT4_O_13  (
    .I0(\CPU.rs2 [29]),
    .I1(\RAM.mem_wdata [13]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\CPU.rs2 [12]),
    .I2(\CPU.rs2 [4]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \RAM.mem_wdata_SB_LUT4_O_15  (
    .I0(\CPU.rs2 [28]),
    .I1(\RAM.mem_wdata [12]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\CPU.rs2 [11]),
    .I2(\CPU.rs2 [3]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \RAM.mem_wdata_SB_LUT4_O_17  (
    .I0(\CPU.rs2 [27]),
    .I1(\RAM.mem_wdata [11]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\CPU.rs2 [10]),
    .I2(\CPU.rs2 [2]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \RAM.mem_wdata_SB_LUT4_O_19  (
    .I0(\CPU.rs2 [26]),
    .I1(\RAM.mem_wdata [10]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\CPU.rs2 [21]),
    .I2(\CPU.rs2 [5]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\RAM.mem_wdata [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\CPU.rs2 [9]),
    .I2(\CPU.rs2 [1]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \RAM.mem_wdata_SB_LUT4_O_21  (
    .I0(\CPU.rs2 [25]),
    .I1(\RAM.mem_wdata [9]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\CPU.rs2 [8]),
    .I2(\CPU.rs2 [0]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \RAM.mem_wdata_SB_LUT4_O_23  (
    .I0(\CPU.rs2 [24]),
    .I1(\RAM.mem_wdata [8]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\CPU.rs2 [20]),
    .I2(\CPU.rs2 [4]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\RAM.mem_wdata [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\CPU.rs2 [19]),
    .I2(\CPU.rs2 [3]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\RAM.mem_wdata [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\CPU.rs2 [18]),
    .I2(\CPU.rs2 [2]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\RAM.mem_wdata [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\CPU.rs2 [17]),
    .I2(\CPU.rs2 [1]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\RAM.mem_wdata [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\CPU.rs2 [16]),
    .I2(\CPU.rs2 [0]),
    .I3(\CPU.loadstore_addr [1]),
    .O(\RAM.mem_wdata [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \RAM.mem_wdata_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\CPU.rs2 [15]),
    .I2(\CPU.rs2 [7]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \RAM.mem_wdata_SB_LUT4_O_9  (
    .I0(\CPU.rs2 [31]),
    .I1(\RAM.mem_wdata [15]),
    .I2(\CPU.loadstore_addr [1]),
    .I3(\CPU.loadstore_addr [0]),
    .O(\RAM.mem_wdata [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_addr_SB_LUT4_O (
    .I0(1'h0),
    .I1(\CPU.PC [12]),
    .I2(\CPU.loadstore_addr [12]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(mem_addr[12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_addr_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\CPU.PC [11]),
    .I2(\CPU.loadstore_addr [11]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(mem_addr[11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_addr_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(\CPU.PC [2]),
    .I2(\CPU.loadstore_addr [2]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(mem_addr[2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_addr_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(\CPU.PC [10]),
    .I2(\CPU.loadstore_addr [10]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(mem_addr[10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_addr_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(\CPU.PC [9]),
    .I2(\CPU.loadstore_addr [9]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(mem_addr[9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_addr_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(\CPU.PC [8]),
    .I2(\CPU.loadstore_addr [8]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(mem_addr[8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_addr_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(\CPU.PC [7]),
    .I2(\CPU.loadstore_addr [7]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(mem_addr[7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_addr_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(\CPU.PC [6]),
    .I2(\CPU.loadstore_addr [6]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(mem_addr[6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_addr_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(\CPU.PC [5]),
    .I2(\CPU.loadstore_addr [5]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(mem_addr[5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_addr_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(\CPU.PC [3]),
    .I2(\CPU.loadstore_addr [3]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(mem_addr[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_addr_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(\CPU.PC [4]),
    .I2(\CPU.loadstore_addr [4]),
    .I3(mem_addr_SB_LUT4_O_I3[2]),
    .O(mem_addr[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) mem_addr_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.state [1]),
    .I3(\CPU.state [0]),
    .O(mem_addr_SB_LUT4_O_I3[2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q  (
    .C(clk),
    .D(\RAM.mem_wdata [15]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [15]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\RAM.mem_wdata [14]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [14]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_10  (
    .C(clk),
    .D(\CPU.rs2 [5]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [5]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_11  (
    .C(clk),
    .D(\CPU.rs2 [4]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [4]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_12  (
    .C(clk),
    .D(\CPU.rs2 [3]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [3]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_13  (
    .C(clk),
    .D(\CPU.rs2 [2]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [2]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_14  (
    .C(clk),
    .D(\CPU.rs2 [1]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [1]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_15  (
    .C(clk),
    .D(\CPU.rs2 [0]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [0]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\RAM.mem_wdata [13]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [13]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\RAM.mem_wdata [12]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [12]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\RAM.mem_wdata [11]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [11]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\RAM.mem_wdata [10]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [10]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\RAM.mem_wdata [9]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [9]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\RAM.mem_wdata [8]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [8]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_8  (
    .C(clk),
    .D(\CPU.rs2 [7]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [7]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.A_SB_DFFESR_Q_9  (
    .C(clk),
    .D(\CPU.rs2 [6]),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\mult1.A [6]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q  (
    .C(clk),
    .D(\RAM.mem_wdata [15]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [15]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\RAM.mem_wdata [14]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [14]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_10  (
    .C(clk),
    .D(\CPU.rs2 [5]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [5]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_11  (
    .C(clk),
    .D(\CPU.rs2 [4]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [4]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_12  (
    .C(clk),
    .D(\CPU.rs2 [3]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [3]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_13  (
    .C(clk),
    .D(\CPU.rs2 [2]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [2]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_14  (
    .C(clk),
    .D(\CPU.rs2 [1]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [1]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_15  (
    .C(clk),
    .D(\CPU.rs2 [0]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [0]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\RAM.mem_wdata [13]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [13]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\RAM.mem_wdata [12]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [12]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\RAM.mem_wdata [11]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [11]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\RAM.mem_wdata [10]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [10]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\RAM.mem_wdata [9]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [9]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\RAM.mem_wdata [8]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [8]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_8  (
    .C(clk),
    .D(\CPU.rs2 [7]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [7]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.B_SB_DFFESR_Q_9  (
    .C(clk),
    .D(\CPU.rs2 [6]),
    .E(\mult1.B_SB_DFFESR_Q_E ),
    .Q(\mult1.B [6]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [31]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_1_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [30]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_10  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_10_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [21]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [21]),
    .O(\mult1.d_out_SB_DFFESR_Q_10_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_11  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_11_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [20]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [20]),
    .O(\mult1.d_out_SB_DFFESR_Q_11_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_12  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_12_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [19]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [19]),
    .O(\mult1.d_out_SB_DFFESR_Q_12_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_13  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_13_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [18]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [18]),
    .O(\mult1.d_out_SB_DFFESR_Q_13_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_14  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_14_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [17]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [17]),
    .O(\mult1.d_out_SB_DFFESR_Q_14_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_15  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_15_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [16]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [16]),
    .O(\mult1.d_out_SB_DFFESR_Q_15_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_16  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_16_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [15]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [15]),
    .O(\mult1.d_out_SB_DFFESR_Q_16_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_17  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_17_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [14]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [14]),
    .O(\mult1.d_out_SB_DFFESR_Q_17_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_18  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_18_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [13]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [13]),
    .O(\mult1.d_out_SB_DFFESR_Q_18_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_19  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_19_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [12]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [12]),
    .O(\mult1.d_out_SB_DFFESR_Q_19_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [30]),
    .O(\mult1.d_out_SB_DFFESR_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_2_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [29]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_20  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_20_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [11]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [11]),
    .O(\mult1.d_out_SB_DFFESR_Q_20_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_21  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_21_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [10]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [10]),
    .O(\mult1.d_out_SB_DFFESR_Q_21_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_22  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_22_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [9]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [9]),
    .O(\mult1.d_out_SB_DFFESR_Q_22_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_23  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_23_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [8]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [8]),
    .O(\mult1.d_out_SB_DFFESR_Q_23_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_24  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_24_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [7]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [7]),
    .O(\mult1.d_out_SB_DFFESR_Q_24_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_25  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_25_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [6]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [6]),
    .O(\mult1.d_out_SB_DFFESR_Q_25_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_26  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_26_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [5]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [5]),
    .O(\mult1.d_out_SB_DFFESR_Q_26_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_27  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_27_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [4]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [4]),
    .O(\mult1.d_out_SB_DFFESR_Q_27_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_28  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_28_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [3]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [3]),
    .O(\mult1.d_out_SB_DFFESR_Q_28_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_29  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_29_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [2]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [2]),
    .O(\mult1.d_out_SB_DFFESR_Q_29_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [29]),
    .O(\mult1.d_out_SB_DFFESR_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_3_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [28]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_30  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_30_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [1]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [1]),
    .O(\mult1.d_out_SB_DFFESR_Q_30_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_31  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_31_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [0]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [28]),
    .O(\mult1.d_out_SB_DFFESR_Q_3_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_4_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [27]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [27]),
    .O(\mult1.d_out_SB_DFFESR_Q_4_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_5_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [26]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [26]),
    .O(\mult1.d_out_SB_DFFESR_Q_5_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_6_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [25]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [25]),
    .O(\mult1.d_out_SB_DFFESR_Q_6_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_7_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [24]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [24]),
    .O(\mult1.d_out_SB_DFFESR_Q_7_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_8  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_8_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [23]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [23]),
    .O(\mult1.d_out_SB_DFFESR_Q_8_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.d_out_SB_DFFESR_Q_9  (
    .C(clk),
    .D(\mult1.d_out_SB_DFFESR_Q_9_D ),
    .E(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O ),
    .Q(\mult1.d_out [22]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [22]),
    .O(\mult1.d_out_SB_DFFESR_Q_9_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.d_out_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\mult1.mult1.result [31]),
    .O(\mult1.d_out_SB_DFFESR_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.init_SB_DFFESR_Q  (
    .C(clk),
    .D(\CPU.rs2 [0]),
    .E(\mult1.init_SB_DFFESR_Q_E ),
    .Q(\mult1.init ),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_addr[3]),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2 [1]),
    .I3(resetn),
    .O(\mult1.init_SB_DFFESR_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(mem_addr[3]),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2 [1]),
    .I3(resetn),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_addr[4]),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3 [1]),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h80ff)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I1(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3 [1]),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3 [2]),
    .I3(resetn),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3 [1]),
    .I3(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .O(\per_uart.d_out_SB_DFFSR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .I3(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I1(\CPU.state [2]),
    .I2(\CPU.state [0]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_addr[3]),
    .I3(mem_addr[4]),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I3(mem_addr[2]),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h80ff)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0  (
    .I0(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I1(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .I3(resetn),
    .O(\mult1.B_SB_DFFESR_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_addr[4]),
    .I3(mem_addr[3]),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_addr[2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .O(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \mult1.init_SB_LUT4_I3  (
    .I0(\mult1.mult1.state [1]),
    .I1(\mult1.mult1.state [2]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.init ),
    .O(\mult1.init_SB_LUT4_I3_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .I1(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\mult1.init_SB_LUT4_I3_O [2]),
    .I3(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_I3 [3]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf1ff)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(\mult1.mult1.B [0]),
    .I1(\mult1.mult1.state [2]),
    .I2(\mult1.mult1.state [1]),
    .I3(\mult1.mult1.state [0]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .I3(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.state [2]),
    .I3(\mult1.mult1.state [0]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1 [3]),
    .I2(\mult1.mult1.B_SB_DFFESR_Q_R [0]),
    .I3(\mult1.init_SB_LUT4_I3_O [2]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:84.14-84.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO  (
    .CI(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI [3]),
    .CO(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1 [3]),
    .I0(1'h1),
    .I1(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1 [3])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:84.14-84.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI [2]),
    .CO(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI [3]),
    .I0(1'h1),
    .I1(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1 [2])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:84.14-84.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1 [0]),
    .CO(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI [2]),
    .I0(1'h1),
    .I1(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mult1.mult1.count_SB_DFFESR_Q_D [3]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mult1.mult1.count_SB_DFFESR_Q_D [2]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mult1.mult1.count_SB_DFFESR_Q_D [1]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mult1.mult1.count_SB_DFFESR_Q_D [0]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.mult1.B [4]),
    .I2(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [1]),
    .I3(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [2]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mult1.mult1.B [13]),
    .I1(\mult1.mult1.B [14]),
    .I2(\mult1.mult1.B [15]),
    .I3(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\mult1.mult1.B [1]),
    .I1(\mult1.mult1.B [2]),
    .I2(\mult1.mult1.B [3]),
    .I3(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\mult1.mult1.B [5]),
    .I1(\mult1.mult1.B [6]),
    .I2(\mult1.mult1.B [7]),
    .I3(\mult1.mult1.B [8]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mult1.mult1.B [9]),
    .I1(\mult1.mult1.B [10]),
    .I2(\mult1.mult1.B [11]),
    .I3(\mult1.mult1.B [12]),
    .O(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 [3])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [9]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [10]),
    .I0(\mult1.mult1.A [9]),
    .I1(\mult1.mult1.result [9])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_1  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [8]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [9]),
    .I0(\mult1.mult1.A [8]),
    .I1(\mult1.mult1.result [8])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_10  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [14]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [15]),
    .I0(\mult1.mult1.A [14]),
    .I1(\mult1.mult1.result [14])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_11  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [13]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [14]),
    .I0(\mult1.mult1.A [13]),
    .I1(\mult1.mult1.result [13])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_12  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [12]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [13]),
    .I0(\mult1.mult1.A [12]),
    .I1(\mult1.mult1.result [12])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_13  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [11]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [12]),
    .I0(\mult1.mult1.A [11]),
    .I1(\mult1.mult1.result [11])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_14  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [10]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [11]),
    .I0(\mult1.mult1.A [10]),
    .I1(\mult1.mult1.result [10])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_15  (
    .CI(1'h0),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [1]),
    .I0(\mult1.mult1.A [0]),
    .I1(\mult1.mult1.result [0])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_2  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [7]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [8]),
    .I0(\mult1.mult1.A [7]),
    .I1(\mult1.mult1.result [7])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_3  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [6]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [7]),
    .I0(\mult1.mult1.A [6]),
    .I1(\mult1.mult1.result [6])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_4  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [5]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [6]),
    .I0(\mult1.mult1.A [5]),
    .I1(\mult1.mult1.result [5])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_5  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [4]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [5]),
    .I0(\mult1.mult1.A [4]),
    .I1(\mult1.mult1.result [4])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_6  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [3]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [4]),
    .I0(\mult1.mult1.A [3]),
    .I1(\mult1.mult1.result [3])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_7  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [2]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [3]),
    .I0(\mult1.mult1.A [2]),
    .I1(\mult1.mult1.result [2])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_8  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [1]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [2]),
    .I0(\mult1.mult1.A [1]),
    .I1(\mult1.mult1.result [1])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_9  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [15]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [16]),
    .I0(\mult1.mult1.A [15]),
    .I1(\mult1.mult1.result [15])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [30]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [31]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [30])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [29]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [30]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [29])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_10  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [20]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [21]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [20])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_11  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [19]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [20]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [19])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_12  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [18]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [19]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [18])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_13  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [17]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [18]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [17])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_14  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [16]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [17]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [16])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_2  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [28]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [29]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [28])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_3  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [27]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [28]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [27])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_4  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [26]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [27]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [26])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_5  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [25]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [26]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [25])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_6  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [24]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [25]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [24])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_7  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [23]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [24]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [23])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_8  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [22]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [23]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [22])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.A_SB_CARRY_I0_CO_SB_CARRY_CO_9  (
    .CI(\mult1.mult1.A_SB_CARRY_I0_CO [21]),
    .CO(\mult1.mult1.A_SB_CARRY_I0_CO [22]),
    .I0(1'h0),
    .I1(\mult1.mult1.result [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.mult1.A_SB_DFFESR_Q  (
    .C(clk),
    .D(\mult1.A [0]),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [0]),
    .R(\mult1.mult1.B_SB_DFFESR_Q_R [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_1  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_1_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_10  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_10_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [5]),
    .I2(\mult1.mult1.A [4]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_10_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_11  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_11_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [4]),
    .I2(\mult1.mult1.A [3]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_11_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_12  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_12_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [3]),
    .I2(\mult1.mult1.A [2]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_12_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_13  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_13_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [2]),
    .I2(\mult1.mult1.A [1]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_13_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_14  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_14_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [1]),
    .I2(\mult1.mult1.A [0]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_14_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [14]),
    .I2(\mult1.mult1.A [13]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_2  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_2_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [13]),
    .I2(\mult1.mult1.A [12]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_3  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_3_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [12]),
    .I2(\mult1.mult1.A [11]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_3_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_4  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_4_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [11]),
    .I2(\mult1.mult1.A [10]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_4_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_5  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_5_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [10]),
    .I2(\mult1.mult1.A [9]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_5_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_6  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_6_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [9]),
    .I2(\mult1.mult1.A [8]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_6_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_7  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_7_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [8]),
    .I2(\mult1.mult1.A [7]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_7_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_8  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_8_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [7]),
    .I2(\mult1.mult1.A [6]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_8_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.A_SB_DFFE_Q_9  (
    .C(clk),
    .D(\mult1.mult1.A_SB_DFFE_Q_9_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.A [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [6]),
    .I2(\mult1.mult1.A [5]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_9_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.A_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.A [15]),
    .I2(\mult1.mult1.A [14]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.A_SB_DFFE_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [9]),
    .I2(\mult1.mult1.result [9]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [9]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [8]),
    .I2(\mult1.mult1.result [8]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [8]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_10  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [14]),
    .I2(\mult1.mult1.result [14]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [14]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_11  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [13]),
    .I2(\mult1.mult1.result [13]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [13]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_12  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [12]),
    .I2(\mult1.mult1.result [12]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [12]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_13  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [11]),
    .I2(\mult1.mult1.result [11]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [11]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_14  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [10]),
    .I2(\mult1.mult1.result [10]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [10]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_15  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [0]),
    .I2(\mult1.mult1.result [0]),
    .I3(1'h0),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_2  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [7]),
    .I2(\mult1.mult1.result [7]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [7]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_3  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [6]),
    .I2(\mult1.mult1.result [6]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [6]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_4  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [5]),
    .I2(\mult1.mult1.result [5]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [5]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_5  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [4]),
    .I2(\mult1.mult1.result [4]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [4]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_6  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [3]),
    .I2(\mult1.mult1.result [3]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [3]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_7  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [2]),
    .I2(\mult1.mult1.result [2]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [2]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_8  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [1]),
    .I2(\mult1.mult1.result [1]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [1]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.A_SB_LUT4_I1_9  (
    .I0(1'h0),
    .I1(\mult1.mult1.A [15]),
    .I2(\mult1.mult1.result [15]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [15]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.mult1.B_SB_DFFESR_Q  (
    .C(clk),
    .D(\mult1.B [15]),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [15]),
    .R(\mult1.mult1.B_SB_DFFESR_Q_R [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mult1.mult1.B_SB_DFFESR_Q_R_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.state [2]),
    .O(\mult1.mult1.B_SB_DFFESR_Q_R [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mult1.mult1.B_SB_DFFESR_Q_R_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mult1.mult1.state [2]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.state [1]),
    .O(\mult1.mult1.B_SB_DFFESR_Q_R [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_1  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_1_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_10  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_10_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [4]),
    .I2(\mult1.mult1.B [5]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_10_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_11  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_11_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [3]),
    .I2(\mult1.mult1.B [4]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_11_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_12  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_12_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [2]),
    .I2(\mult1.mult1.B [3]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_12_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_13  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_13_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [1]),
    .I2(\mult1.mult1.B [2]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_13_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_14  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_14_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [0]),
    .I2(\mult1.mult1.B [1]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_14_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [13]),
    .I2(\mult1.mult1.B [14]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_2  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_2_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [12]),
    .I2(\mult1.mult1.B [13]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_3  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_3_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [11]),
    .I2(\mult1.mult1.B [12]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_3_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_4  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_4_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [10]),
    .I2(\mult1.mult1.B [11]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_4_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_5  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_5_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [9]),
    .I2(\mult1.mult1.B [10]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_5_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_6  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_6_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [8]),
    .I2(\mult1.mult1.B [9]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_6_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_7  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_7_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [7]),
    .I2(\mult1.mult1.B [8]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_7_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_8  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_8_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [6]),
    .I2(\mult1.mult1.B [7]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_8_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \mult1.mult1.B_SB_DFFE_Q_9  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFE_Q_9_D ),
    .E(resetn_SB_LUT4_I3_2_O),
    .Q(\mult1.mult1.B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [5]),
    .I2(\mult1.mult1.B [6]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_9_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.B_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.B [14]),
    .I2(\mult1.mult1.B [15]),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [2]),
    .O(\mult1.mult1.B_SB_DFFE_Q_D )
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.count_SB_CARRY_CI  (
    .CI(\mult1.mult1.count [0]),
    .CO(\mult1.mult1.count_SB_CARRY_CI_CO [2]),
    .I0(1'h0),
    .I1(\mult1.mult1.count [1])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.count_SB_CARRY_I1  (
    .CI(\mult1.mult1.count_SB_CARRY_CI_CO [3]),
    .CO(\mult1.mult1.count_SB_CARRY_CI_CO [4]),
    .I0(1'h0),
    .I1(\mult1.mult1.count [3])
  );
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \mult1.mult1.count_SB_CARRY_I1_1  (
    .CI(\mult1.mult1.count_SB_CARRY_CI_CO [2]),
    .CO(\mult1.mult1.count_SB_CARRY_CI_CO [3]),
    .I0(1'h0),
    .I1(\mult1.mult1.count [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.mult1.count_SB_DFFESR_Q  (
    .C(clk),
    .D(\mult1.mult1.count_SB_DFFESR_Q_D [3]),
    .E(\mult1.mult1.count_SB_DFFESR_Q_E ),
    .Q(\mult1.mult1.count [4]),
    .R(\mult1.mult1.count_SB_DFFESR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.mult1.count_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\mult1.mult1.count_SB_DFFESR_Q_D [2]),
    .E(\mult1.mult1.count_SB_DFFESR_Q_E ),
    .Q(\mult1.mult1.count [3]),
    .R(\mult1.mult1.count_SB_DFFESR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.mult1.count_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\mult1.mult1.count_SB_DFFESR_Q_D [1]),
    .E(\mult1.mult1.count_SB_DFFESR_Q_E ),
    .Q(\mult1.mult1.count [2]),
    .R(\mult1.mult1.count_SB_DFFESR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.mult1.count_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\mult1.mult1.count_SB_DFFESR_Q_D [0]),
    .E(\mult1.mult1.count_SB_DFFESR_Q_E ),
    .Q(\mult1.mult1.count [1]),
    .R(\mult1.mult1.count_SB_DFFESR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \mult1.mult1.count_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\mult1.mult1.count_SB_DFFESR_Q_4_D [0]),
    .E(\mult1.mult1.count_SB_DFFESR_Q_E ),
    .Q(\mult1.mult1.count [0]),
    .R(\mult1.mult1.count_SB_DFFESR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mult1.mult1.count_SB_DFFESR_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mult1.mult1.count [0]),
    .O(\mult1.mult1.count_SB_DFFESR_Q_4_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mult1.mult1.count_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(resetn),
    .O(\mult1.mult1.count_SB_DFFESR_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mult1.mult1.count_SB_DFFESR_Q_R_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mult1.mult1.B_SB_DFFESR_Q_R [0]),
    .O(\mult1.mult1.count_SB_DFFESR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.count_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.count [4]),
    .I3(\mult1.mult1.count_SB_CARRY_CI_CO [4]),
    .O(\mult1.mult1.count_SB_DFFESR_Q_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.count_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.count [3]),
    .I3(\mult1.mult1.count_SB_CARRY_CI_CO [3]),
    .O(\mult1.mult1.count_SB_DFFESR_Q_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.count_SB_LUT4_I2_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.count [2]),
    .I3(\mult1.mult1.count_SB_CARRY_CI_CO [2]),
    .O(\mult1.mult1.count_SB_DFFESR_Q_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.count_SB_LUT4_I2_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.count [1]),
    .I3(\mult1.mult1.count [0]),
    .O(\mult1.mult1.count_SB_DFFESR_Q_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.done_SB_DFFER_Q  (
    .C(clk),
    .D(\mult1.mult1.B_SB_DFFESR_Q_R [0]),
    .E(\mult1.mult1.done_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.done ),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0ff3)
  ) \mult1.mult1.done_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.mult1.state [0]),
    .I2(\mult1.mult1.state [2]),
    .I3(\mult1.mult1.state [1]),
    .O(\mult1.mult1.done_SB_DFFER_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mult1.mult1.done_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\mult1.mult1.result [0]),
    .I2(\mult1.mult1.done ),
    .I3(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .O(\mult1.d_out_SB_DFFESR_Q_31_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [31]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_1  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_1_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [30]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_10  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_10_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [21]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [21]),
    .O(\mult1.mult1.result_SB_DFFER_Q_10_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_11  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_11_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [20]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [20]),
    .O(\mult1.mult1.result_SB_DFFER_Q_11_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_12  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_12_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [19]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [19]),
    .O(\mult1.mult1.result_SB_DFFER_Q_12_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_13  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_13_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [18]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [18]),
    .O(\mult1.mult1.result_SB_DFFER_Q_13_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_14  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_14_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [17]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [17]),
    .O(\mult1.mult1.result_SB_DFFER_Q_14_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_15  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_15_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [16]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [16]),
    .O(\mult1.mult1.result_SB_DFFER_Q_15_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_16  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_16_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [15]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [15]),
    .O(\mult1.mult1.result_SB_DFFER_Q_16_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_17  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_17_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [14]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [14]),
    .O(\mult1.mult1.result_SB_DFFER_Q_17_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_18  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_18_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [13]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [13]),
    .O(\mult1.mult1.result_SB_DFFER_Q_18_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_19  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_19_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [12]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [12]),
    .O(\mult1.mult1.result_SB_DFFER_Q_19_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [30]),
    .O(\mult1.mult1.result_SB_DFFER_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_2  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_2_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [29]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_20  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_20_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [11]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [11]),
    .O(\mult1.mult1.result_SB_DFFER_Q_20_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_21  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_21_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [10]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [10]),
    .O(\mult1.mult1.result_SB_DFFER_Q_21_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_22  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_22_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [9]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [9]),
    .O(\mult1.mult1.result_SB_DFFER_Q_22_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_23  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_23_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [8]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [8]),
    .O(\mult1.mult1.result_SB_DFFER_Q_23_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_24  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_24_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [7]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [7]),
    .O(\mult1.mult1.result_SB_DFFER_Q_24_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_25  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_25_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [6]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [6]),
    .O(\mult1.mult1.result_SB_DFFER_Q_25_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_26  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_26_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [5]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .O(\mult1.mult1.result_SB_DFFER_Q_26_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_27  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_27_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [4]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .O(\mult1.mult1.result_SB_DFFER_Q_27_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_28  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_28_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [3]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .O(\mult1.mult1.result_SB_DFFER_Q_28_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_29  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_29_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [2]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .O(\mult1.mult1.result_SB_DFFER_Q_29_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [29]),
    .O(\mult1.mult1.result_SB_DFFER_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_3  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_3_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [28]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_30  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_30_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [1]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mult1.mult1.result_SB_DFFER_Q_30_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_31  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_31_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [0]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [0]),
    .O(\mult1.mult1.result_SB_DFFER_Q_31_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [28]),
    .O(\mult1.mult1.result_SB_DFFER_Q_3_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_4  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_4_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [27]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [27]),
    .O(\mult1.mult1.result_SB_DFFER_Q_4_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_5  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_5_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [26]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [26]),
    .O(\mult1.mult1.result_SB_DFFER_Q_5_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_6  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_6_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [25]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [25]),
    .O(\mult1.mult1.result_SB_DFFER_Q_6_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_7  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_7_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [24]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [24]),
    .O(\mult1.mult1.result_SB_DFFER_Q_7_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_8  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_8_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [23]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [23]),
    .O(\mult1.mult1.result_SB_DFFER_Q_8_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" */
  SB_DFFER \mult1.mult1.result_SB_DFFER_Q_9  (
    .C(clk),
    .D(\mult1.mult1.result_SB_DFFER_Q_9_D ),
    .E(\mult1.mult1.result_SB_DFFER_Q_E ),
    .Q(\mult1.mult1.result [22]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [22]),
    .O(\mult1.mult1.result_SB_DFFER_Q_9_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(\mult1.mult1.state [2]),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [0]),
    .I3(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [31]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [31]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [31]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [30]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [30]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [21]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [21]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [20]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [20]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [19]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [19]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [18]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [18]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [17]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [17]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [16]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [16]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [29]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [29]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [28]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [28]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [27]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [27]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [26]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [26]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [25]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [25]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [24]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [24]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [23]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [23]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.mult1.result [22]),
    .I3(\mult1.mult1.A_SB_CARRY_I0_CO [22]),
    .O(\mult1.mult1.result_SB_DFFER_Q_D_SB_LUT4_O_I3 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h3c03)
  ) \mult1.mult1.result_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mult1.mult1.state [1]),
    .I2(\mult1.mult1.state [2]),
    .I3(\mult1.mult1.state [0]),
    .O(\mult1.mult1.result_SB_DFFER_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" */
  SB_DFFR \mult1.mult1.state_SB_DFFR_Q  (
    .C(clk),
    .D(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .Q(\mult1.mult1.state [2]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" */
  SB_DFFR \mult1.mult1.state_SB_DFFR_Q_1  (
    .C(clk),
    .D(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .Q(\mult1.mult1.state [1]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" */
  SB_DFFR \mult1.mult1.state_SB_DFFR_Q_2  (
    .C(clk),
    .D(\mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .Q(\mult1.mult1.state [0]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.d_in_uart_SB_DFFE_Q  (
    .C(clk),
    .D(\CPU.rs2 [7]),
    .E(\per_uart.d_in_uart_SB_DFFE_Q_E ),
    .Q(\per_uart.d_in_uart [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.d_in_uart_SB_DFFE_Q_1  (
    .C(clk),
    .D(\CPU.rs2 [6]),
    .E(\per_uart.d_in_uart_SB_DFFE_Q_E ),
    .Q(\per_uart.d_in_uart [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.d_in_uart_SB_DFFE_Q_2  (
    .C(clk),
    .D(\CPU.rs2 [5]),
    .E(\per_uart.d_in_uart_SB_DFFE_Q_E ),
    .Q(\per_uart.d_in_uart [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.d_in_uart_SB_DFFE_Q_3  (
    .C(clk),
    .D(\CPU.rs2 [4]),
    .E(\per_uart.d_in_uart_SB_DFFE_Q_E ),
    .Q(\per_uart.d_in_uart [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.d_in_uart_SB_DFFE_Q_4  (
    .C(clk),
    .D(\CPU.rs2 [3]),
    .E(\per_uart.d_in_uart_SB_DFFE_Q_E ),
    .Q(\per_uart.d_in_uart [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.d_in_uart_SB_DFFE_Q_5  (
    .C(clk),
    .D(\CPU.rs2 [2]),
    .E(\per_uart.d_in_uart_SB_DFFE_Q_E ),
    .Q(\per_uart.d_in_uart [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.d_in_uart_SB_DFFE_Q_6  (
    .C(clk),
    .D(\CPU.rs2 [1]),
    .E(\per_uart.d_in_uart_SB_DFFE_Q_E ),
    .Q(\per_uart.d_in_uart [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.d_in_uart_SB_DFFE_Q_7  (
    .C(clk),
    .D(\CPU.rs2 [0]),
    .E(\per_uart.d_in_uart_SB_DFFE_Q_E ),
    .Q(\per_uart.d_in_uart [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.d_in_uart_SB_DFFE_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .O(\per_uart.d_in_uart_SB_DFFE_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.d_out_SB_DFFSR_Q  (
    .C(clk),
    .D(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [10]),
    .Q(\per_uart.d_out [0]),
    .R(\per_uart.d_out_SB_DFFSR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.d_out_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [11]),
    .Q(\per_uart.d_out [1]),
    .R(\per_uart.d_out_SB_DFFSR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.d_out_SB_DFFSR_Q_2  (
    .C(clk),
    .D(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [12]),
    .Q(\per_uart.d_out [2]),
    .R(\per_uart.d_out_SB_DFFSR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.d_out_SB_DFFSR_Q_3  (
    .C(clk),
    .D(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [13]),
    .Q(\per_uart.d_out [3]),
    .R(\per_uart.d_out_SB_DFFSR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.d_out_SB_DFFSR_Q_4  (
    .C(clk),
    .D(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [14]),
    .Q(\per_uart.d_out [4]),
    .R(\per_uart.d_out_SB_DFFSR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.d_out_SB_DFFSR_Q_5  (
    .C(clk),
    .D(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [15]),
    .Q(\per_uart.d_out [5]),
    .R(\per_uart.d_out_SB_DFFSR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.d_out_SB_DFFSR_Q_6  (
    .C(clk),
    .D(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [16]),
    .Q(\per_uart.d_out [6]),
    .R(\per_uart.d_out_SB_DFFSR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.d_out_SB_DFFSR_Q_7  (
    .C(clk),
    .D(\per_uart.d_out_SB_DFFSR_Q_7_D [7]),
    .Q(\per_uart.d_out [7]),
    .R(\per_uart.d_out_SB_DFFSR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.d_out_SB_DFFSR_Q_8  (
    .C(clk),
    .D(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [8]),
    .Q(\per_uart.d_out [8]),
    .R(\per_uart.d_out_SB_DFFSR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.d_out_SB_DFFSR_Q_9  (
    .C(clk),
    .D(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [9]),
    .Q(\per_uart.d_out [9]),
    .R(\per_uart.d_out_SB_DFFSR_Q_R )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.ledout_SB_DFFE_Q  (
    .C(clk),
    .D(\CPU.rs2 [2]),
    .E(\per_uart.ledout_SB_DFFE_Q_E ),
    .Q(\per_uart.ledout )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.ledout_SB_DFFE_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .O(\per_uart.ledout_SB_DFFE_Q_E )
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_CI  (
    .CI(\per_uart.uart0.enable16_counter [0]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [2]),
    .I0(\per_uart.uart0.enable16_counter [1]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [9]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [10]),
    .I0(\per_uart.uart0.enable16_counter [9]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_1  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [8]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [9]),
    .I0(\per_uart.uart0.enable16_counter [8]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_10  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [12]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [13]),
    .I0(\per_uart.uart0.enable16_counter [12]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_11  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [11]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [12]),
    .I0(\per_uart.uart0.enable16_counter [11]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_12  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [10]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [11]),
    .I0(\per_uart.uart0.enable16_counter [10]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_2  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [7]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [8]),
    .I0(\per_uart.uart0.enable16_counter [7]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_3  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [6]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [7]),
    .I0(\per_uart.uart0.enable16_counter [6]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_4  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [5]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [6]),
    .I0(\per_uart.uart0.enable16_counter [5]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_5  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [4]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [5]),
    .I0(\per_uart.uart0.enable16_counter [4]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_6  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [3]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [4]),
    .I0(\per_uart.uart0.enable16_counter [3]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_7  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [2]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [3]),
    .I0(\per_uart.uart0.enable16_counter [2]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_8  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [14]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [15]),
    .I0(\per_uart.uart0.enable16_counter [14]),
    .I1(1'h1)
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.enable16_counter_SB_CARRY_I0_9  (
    .CI(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [13]),
    .CO(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [14]),
    .I0(\per_uart.uart0.enable16_counter [13]),
    .I1(1'h1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [15]),
    .Q(\per_uart.uart0.enable16_counter [15]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [14]),
    .Q(\per_uart.uart0.enable16_counter [14]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_10  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [5]),
    .Q(\per_uart.uart0.enable16_counter [5]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_11  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [3]),
    .Q(\per_uart.uart0.enable16_counter [3]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_12  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [2]),
    .Q(\per_uart.uart0.enable16_counter [2]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_13  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [1]),
    .Q(\per_uart.uart0.enable16_counter [1]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_2  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [13]),
    .Q(\per_uart.uart0.enable16_counter [13]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_3  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [12]),
    .Q(\per_uart.uart0.enable16_counter [12]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_4  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [11]),
    .Q(\per_uart.uart0.enable16_counter [11]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_5  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [10]),
    .Q(\per_uart.uart0.enable16_counter [10]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_6  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [9]),
    .Q(\per_uart.uart0.enable16_counter [9]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_7  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [8]),
    .Q(\per_uart.uart0.enable16_counter [8]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_8  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [7]),
    .Q(\per_uart.uart0.enable16_counter [7]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.enable16_counter_SB_DFFSR_Q_9  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [6]),
    .Q(\per_uart.uart0.enable16_counter [6]),
    .R(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:20.59-20.105" */
  SB_DFFSS \per_uart.uart0.enable16_counter_SB_DFFSS_Q  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [4]),
    .Q(\per_uart.uart0.enable16_counter [4]),
    .S(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:20.59-20.105" */
  SB_DFFSS \per_uart.uart0.enable16_counter_SB_DFFSS_Q_1  (
    .C(clk),
    .D(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [0]),
    .Q(\per_uart.uart0.enable16_counter [0]),
    .S(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [9]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [9]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [8]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [8]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_10  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [14]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [14]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_11  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [13]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [13]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_12  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [12]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [12]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_13  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [11]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [11]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_14  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [10]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [10]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_2  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [7]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [7]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_3  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [6]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [6]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_4  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [5]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [5]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_5  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [4]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [4]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_6  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [3]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [3]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_7  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [2]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [2]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_8  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [1]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter [0]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I1_9  (
    .I0(1'h0),
    .I1(\per_uart.uart0.enable16_counter [15]),
    .I2(1'h1),
    .I3(\per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [15]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \per_uart.uart0.enable16_counter_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\per_uart.uart0.enable16_counter [0]),
    .O(\per_uart.uart0.enable16_counter_SB_DFFSS_Q_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rx_ack_SB_DFFE_Q  (
    .C(clk),
    .D(\CPU.rs2 [1]),
    .E(\per_uart.ledout_SB_DFFE_Q_E ),
    .Q(\per_uart.uart0.rx_ack )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f44)
  ) \per_uart.uart0.rx_ack_SB_LUT4_I0  (
    .I0(\per_uart.uart0.rx_ack ),
    .I1(\per_uart.uart0.rx_error ),
    .I2(\per_uart.uart0.uart_rxd2 ),
    .I3(\per_uart.uart0.rx_ack_SB_LUT4_I0_I3 [3]),
    .O(\per_uart.uart0.rx_error_SB_DFFSR_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \per_uart.uart0.rx_ack_SB_LUT4_I0_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I2(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I3(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_O_I2 [2]),
    .O(\per_uart.uart0.rx_ack_SB_LUT4_I0_I3 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \per_uart.uart0.rx_ack_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\per_uart.uart0.rx_ack ),
    .I2(\per_uart.uart0.rx_avail ),
    .I3(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3 [0]),
    .O(\per_uart.uart0.rx_avail_SB_DFFSR_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3 [0]),
    .I3(resetn),
    .O(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_I2_O )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I1(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I2(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_O_I2 [2]),
    .I3(\per_uart.uart0.uart_rxd2 ),
    .O(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_bitcount [1]),
    .I1(\per_uart.uart0.rx_bitcount [2]),
    .I2(\per_uart.uart0.rx_bitcount [3]),
    .I3(\per_uart.uart0.rx_bitcount [0]),
    .O(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.rx_avail_SB_DFFSR_Q  (
    .C(clk),
    .D(\per_uart.uart0.rx_avail_SB_DFFSR_Q_D ),
    .Q(\per_uart.uart0.rx_avail ),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\per_uart.uart0.rx_avail ),
    .O(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\per_uart.uart0.tx_busy ),
    .O(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\per_uart.uart0.rx_data [6]),
    .O(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\per_uart.uart0.rx_data [5]),
    .O(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_SB_LUT4_I3_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\per_uart.uart0.rx_data [4]),
    .O(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_SB_LUT4_I3_O_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\per_uart.uart0.rx_data [3]),
    .O(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_SB_LUT4_I3_O_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\per_uart.uart0.rx_data [2]),
    .O(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_SB_LUT4_I3_O_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\per_uart.uart0.rx_data [1]),
    .O(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_SB_LUT4_I3_O_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\per_uart.uart0.rx_data [0]),
    .O(\per_uart.uart0.rx_avail_SB_LUT4_I3_O [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.rx_bitcount_SB_DFFESR_Q  (
    .C(clk),
    .D(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D ),
    .E(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_E ),
    .Q(\per_uart.uart0.rx_bitcount [3]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_1_D ),
    .E(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_E ),
    .Q(\per_uart.uart0.rx_bitcount [2]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:91.21-91.36|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy ),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_bitcount [2]),
    .I3(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_2_D ),
    .E(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_E ),
    .Q(\per_uart.uart0.rx_bitcount [1]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:91.21-91.36|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy ),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_bitcount [1]),
    .I3(\per_uart.uart0.rx_bitcount [0]),
    .O(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_3_D ),
    .E(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_E ),
    .Q(\per_uart.uart0.rx_bitcount [0]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_bitcount [0]),
    .I3(\per_uart.uart0.rx_busy ),
    .O(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_3_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:91.21-91.36|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy ),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_bitcount [3]),
    .I3(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D )
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:91.21-91.36|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\per_uart.uart0.rx_bitcount [2])
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:91.21-91.36|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\per_uart.uart0.rx_bitcount [0]),
    .CO(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\per_uart.uart0.rx_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(\per_uart.uart0.uart_rxd2_SB_LUT4_I1_O [0]),
    .I1(resetn),
    .I2(\per_uart.uart0.rx_busy ),
    .I3(\per_uart.uart0.uart_rxd2_SB_LUT4_I1_O [3]),
    .O(\per_uart.uart0.rx_bitcount_SB_DFFESR_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.rx_busy_SB_DFFESR_Q  (
    .C(clk),
    .D(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D ),
    .E(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0]),
    .Q(\per_uart.uart0.rx_busy ),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0caf)
  ) \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0 [1]),
    .I1(\per_uart.uart0.rx_busy ),
    .I2(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\per_uart.uart0.uart_rxd2 ),
    .O(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_O_I2 [2]),
    .I3(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0 [1]),
    .O(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(resetn),
    .O(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.uart_rxd2_SB_LUT4_I1_O [0]),
    .I3(\per_uart.uart0.rx_busy ),
    .O(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [0]),
    .I1(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [1]),
    .I2(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [2]),
    .I3(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [3]),
    .O(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\per_uart.uart0.enable16_counter [8]),
    .I1(\per_uart.uart0.enable16_counter [9]),
    .I2(\per_uart.uart0.enable16_counter [10]),
    .I3(\per_uart.uart0.enable16_counter [11]),
    .O(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\per_uart.uart0.enable16_counter [12]),
    .I1(\per_uart.uart0.enable16_counter [13]),
    .I2(\per_uart.uart0.enable16_counter [14]),
    .I3(\per_uart.uart0.enable16_counter [15]),
    .O(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\per_uart.uart0.enable16_counter [0]),
    .I1(\per_uart.uart0.enable16_counter [1]),
    .I2(\per_uart.uart0.enable16_counter [2]),
    .I3(\per_uart.uart0.enable16_counter [3]),
    .O(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\per_uart.uart0.enable16_counter [4]),
    .I1(\per_uart.uart0.enable16_counter [5]),
    .I2(\per_uart.uart0.enable16_counter [6]),
    .I3(\per_uart.uart0.enable16_counter [7]),
    .O(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_bitcount [3]),
    .I1(\per_uart.uart0.rx_bitcount [1]),
    .I2(\per_uart.uart0.rx_bitcount [2]),
    .I3(\per_uart.uart0.rx_bitcount [0]),
    .O(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [2]),
    .I3(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .O(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.rx_count16_SB_DFFESR_Q  (
    .C(clk),
    .D(\per_uart.uart0.rx_count16_SB_DFFESR_Q_D ),
    .E(\per_uart.uart0.uart_rxd2_SB_LUT4_I1_O [3]),
    .Q(\per_uart.uart0.rx_count16 [3]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.rx_count16_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\per_uart.uart0.rx_count16_SB_DFFESR_Q_1_D ),
    .E(\per_uart.uart0.uart_rxd2_SB_LUT4_I1_O [3]),
    .Q(\per_uart.uart0.rx_count16 [2]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:88.19-88.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h5ff5)
  ) \per_uart.uart0.rx_count16_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy ),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_count16 [2]),
    .I3(\per_uart.uart0.rx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\per_uart.uart0.rx_count16_SB_DFFESR_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.rx_count16_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\per_uart.uart0.rx_count16_SB_DFFESR_Q_2_D ),
    .E(\per_uart.uart0.uart_rxd2_SB_LUT4_I1_O [3]),
    .Q(\per_uart.uart0.rx_count16 [1]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:88.19-88.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h5ff5)
  ) \per_uart.uart0.rx_count16_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy ),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_count16 [1]),
    .I3(\per_uart.uart0.rx_count16 [0]),
    .O(\per_uart.uart0.rx_count16_SB_DFFESR_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.rx_count16_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\per_uart.uart0.rx_count16_SB_DFFESR_Q_3_D ),
    .E(\per_uart.uart0.uart_rxd2_SB_LUT4_I1_O [3]),
    .Q(\per_uart.uart0.rx_count16 [0]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \per_uart.uart0.rx_count16_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_busy ),
    .I3(\per_uart.uart0.rx_count16 [0]),
    .O(\per_uart.uart0.rx_count16_SB_DFFESR_Q_3_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:88.19-88.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \per_uart.uart0.rx_count16_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy ),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_count16 [3]),
    .I3(\per_uart.uart0.rx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\per_uart.uart0.rx_count16_SB_DFFESR_Q_D )
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:88.19-88.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.rx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\per_uart.uart0.rx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\per_uart.uart0.rx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\per_uart.uart0.rx_count16 [2])
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:88.19-88.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.rx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\per_uart.uart0.rx_count16 [0]),
    .CO(\per_uart.uart0.rx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\per_uart.uart0.rx_count16 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rx_data_SB_DFFE_Q  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [7]),
    .E(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_I2_O ),
    .Q(\per_uart.uart0.rx_data [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rx_data_SB_DFFE_Q_1  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [6]),
    .E(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_I2_O ),
    .Q(\per_uart.uart0.rx_data [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rx_data_SB_DFFE_Q_2  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [5]),
    .E(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_I2_O ),
    .Q(\per_uart.uart0.rx_data [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rx_data_SB_DFFE_Q_3  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [4]),
    .E(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_I2_O ),
    .Q(\per_uart.uart0.rx_data [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rx_data_SB_DFFE_Q_4  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [3]),
    .E(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_I2_O ),
    .Q(\per_uart.uart0.rx_data [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rx_data_SB_DFFE_Q_5  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [2]),
    .E(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_I2_O ),
    .Q(\per_uart.uart0.rx_data [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rx_data_SB_DFFE_Q_6  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [1]),
    .E(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_I2_O ),
    .Q(\per_uart.uart0.rx_data [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rx_data_SB_DFFE_Q_7  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [0]),
    .E(\per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_I2_O ),
    .Q(\per_uart.uart0.rx_data [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.rx_error_SB_DFFSR_Q  (
    .C(clk),
    .D(\per_uart.uart0.rx_error_SB_DFFSR_Q_D ),
    .Q(\per_uart.uart0.rx_error ),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) \per_uart.uart0.rx_error_SB_LUT4_I0  (
    .I0(\per_uart.uart0.rx_error ),
    .I1(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\per_uart.uart0.rx_data [7]),
    .O(\per_uart.d_out_SB_DFFSR_Q_7_D [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rxd_reg_SB_DFFE_Q  (
    .C(clk),
    .D(\per_uart.uart0.uart_rxd2 ),
    .E(\per_uart.uart0.rxd_reg_SB_DFFE_Q_E ),
    .Q(\per_uart.uart0.rxd_reg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rxd_reg_SB_DFFE_Q_1  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [7]),
    .E(\per_uart.uart0.rxd_reg_SB_DFFE_Q_E ),
    .Q(\per_uart.uart0.rxd_reg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rxd_reg_SB_DFFE_Q_2  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [6]),
    .E(\per_uart.uart0.rxd_reg_SB_DFFE_Q_E ),
    .Q(\per_uart.uart0.rxd_reg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rxd_reg_SB_DFFE_Q_3  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [5]),
    .E(\per_uart.uart0.rxd_reg_SB_DFFE_Q_E ),
    .Q(\per_uart.uart0.rxd_reg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rxd_reg_SB_DFFE_Q_4  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [4]),
    .E(\per_uart.uart0.rxd_reg_SB_DFFE_Q_E ),
    .Q(\per_uart.uart0.rxd_reg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rxd_reg_SB_DFFE_Q_5  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [3]),
    .E(\per_uart.uart0.rxd_reg_SB_DFFE_Q_E ),
    .Q(\per_uart.uart0.rxd_reg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rxd_reg_SB_DFFE_Q_6  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [2]),
    .E(\per_uart.uart0.rxd_reg_SB_DFFE_Q_E ),
    .Q(\per_uart.uart0.rxd_reg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.rxd_reg_SB_DFFE_Q_7  (
    .C(clk),
    .D(\per_uart.uart0.rxd_reg [1]),
    .E(\per_uart.uart0.rxd_reg_SB_DFFE_Q_E ),
    .Q(\per_uart.uart0.rxd_reg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \per_uart.uart0.rxd_reg_SB_DFFE_Q_E_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I1(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I2(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [2]),
    .I3(resetn),
    .O(\per_uart.uart0.rxd_reg_SB_DFFE_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.tx_bitcount_SB_DFFE_Q  (
    .C(clk),
    .D(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_D ),
    .E(resetn),
    .Q(\per_uart.uart0.tx_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.tx_bitcount_SB_DFFE_Q_1  (
    .C(clk),
    .D(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_1_D ),
    .E(resetn),
    .Q(\per_uart.uart0.tx_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \per_uart.uart0.tx_bitcount_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2_O [0]),
    .I2(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [2]),
    .I3(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [2]),
    .O(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \per_uart.uart0.tx_bitcount_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.tx_wr_SB_LUT4_I1_I2 [0]),
    .I2(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .I3(\per_uart.uart0.tx_bitcount [2]),
    .O(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.tx_bitcount_SB_DFFE_Q_2  (
    .C(clk),
    .D(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D ),
    .E(resetn),
    .Q(\per_uart.uart0.tx_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2_O [0]),
    .I2(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [1]),
    .I3(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [2]),
    .O(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:140.20-140.35|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.tx_bitcount [2]),
    .I3(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:140.20-140.35|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.tx_bitcount [1]),
    .I3(\per_uart.uart0.tx_bitcount [0]),
    .O(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.tx_wr_SB_LUT4_I1_I2 [0]),
    .I2(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .I3(\per_uart.uart0.tx_bitcount [1]),
    .O(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.tx_bitcount_SB_DFFE_Q_3  (
    .C(clk),
    .D(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_3_D ),
    .E(resetn),
    .Q(\per_uart.uart0.tx_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0530)
  ) \per_uart.uart0.tx_bitcount_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .I1(\per_uart.uart0.tx_wr_SB_LUT4_I1_I3 [0]),
    .I2(\per_uart.uart0.tx_wr_SB_LUT4_I1_I2 [0]),
    .I3(\per_uart.uart0.tx_bitcount [0]),
    .O(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_3_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:140.20-140.35|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hceec)
  ) \per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2_O [0]),
    .I1(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\per_uart.uart0.tx_bitcount [3]),
    .I3(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .O(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.tx_wr_SB_LUT4_I1_I2 [0]),
    .I2(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .I3(\per_uart.uart0.tx_bitcount [3]),
    .O(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I1 [1])
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:140.20-140.35|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\per_uart.uart0.tx_bitcount [2])
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:140.20-140.35|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\per_uart.uart0.tx_bitcount [0]),
    .CO(\per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\per_uart.uart0.tx_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" */
  SB_DFFSR \per_uart.uart0.tx_busy_SB_DFFSR_Q  (
    .C(clk),
    .D(\per_uart.uart0.tx_busy_SB_DFFSR_Q_D ),
    .Q(\per_uart.uart0.tx_busy ),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \per_uart.uart0.tx_busy_SB_LUT4_I3  (
    .I0(\per_uart.uart0.tx_count16 [1]),
    .I1(\per_uart.uart0.tx_count16 [2]),
    .I2(\per_uart.uart0.tx_count16 [3]),
    .I3(\per_uart.uart0.tx_busy ),
    .O(\per_uart.uart0.tx_count16_SB_DFFESR_Q_3_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.tx_count16_SB_DFFESR_Q  (
    .C(clk),
    .D(\per_uart.uart0.tx_count16_SB_DFFESR_Q_D ),
    .E(\per_uart.uart0.tx_count16_SB_DFFESR_Q_E ),
    .Q(\per_uart.uart0.tx_count16 [3]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.tx_count16_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\per_uart.uart0.tx_count16_SB_DFFESR_Q_1_D ),
    .E(\per_uart.uart0.tx_count16_SB_DFFESR_Q_E ),
    .Q(\per_uart.uart0.tx_count16 [2]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:137.19-137.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \per_uart.uart0.tx_count16_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I1(1'h0),
    .I2(\per_uart.uart0.tx_count16 [2]),
    .I3(\per_uart.uart0.tx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\per_uart.uart0.tx_count16_SB_DFFESR_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.tx_count16_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\per_uart.uart0.tx_count16_SB_DFFESR_Q_2_D ),
    .E(\per_uart.uart0.tx_count16_SB_DFFESR_Q_E ),
    .Q(\per_uart.uart0.tx_count16 [1]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:137.19-137.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \per_uart.uart0.tx_count16_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I1(1'h0),
    .I2(\per_uart.uart0.tx_count16 [1]),
    .I3(\per_uart.uart0.tx_count16 [0]),
    .O(\per_uart.uart0.tx_count16_SB_DFFESR_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" */
  SB_DFFESR \per_uart.uart0.tx_count16_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\per_uart.uart0.tx_count16_SB_DFFESR_Q_3_D [0]),
    .E(\per_uart.uart0.tx_count16_SB_DFFESR_Q_E ),
    .Q(\per_uart.uart0.tx_count16 [0]),
    .R(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \per_uart.uart0.tx_count16_SB_DFFESR_Q_3_D_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.tx_count16_SB_DFFESR_Q_3_D [0]),
    .I3(\per_uart.uart0.tx_count16_SB_DFFESR_Q_3_D [1]),
    .O(\per_uart.uart0.tx_wr_SB_LUT4_I1_I2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \per_uart.uart0.tx_count16_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.tx_count16 [0]),
    .I3(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .O(\per_uart.uart0.tx_count16_SB_DFFESR_Q_3_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:137.19-137.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \per_uart.uart0.tx_count16_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I1(1'h0),
    .I2(\per_uart.uart0.tx_count16 [3]),
    .I3(\per_uart.uart0.tx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\per_uart.uart0.tx_count16_SB_DFFESR_Q_D )
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:137.19-137.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.tx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\per_uart.uart0.tx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\per_uart.uart0.tx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\per_uart.uart0.tx_count16 [2])
  );
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:137.19-137.33|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" */
  SB_CARRY \per_uart.uart0.tx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\per_uart.uart0.tx_count16 [0]),
    .CO(\per_uart.uart0.tx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\per_uart.uart0.tx_count16 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \per_uart.uart0.tx_count16_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.rx_busy_SB_DFFESR_Q_E [0]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .O(\per_uart.uart0.tx_count16_SB_DFFESR_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.tx_wr_SB_DFFE_Q  (
    .C(clk),
    .D(\CPU.rs2 [0]),
    .E(\per_uart.ledout_SB_DFFE_Q_E ),
    .Q(\per_uart.uart0.tx_wr )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0eee)
  ) \per_uart.uart0.tx_wr_SB_LUT4_I1  (
    .I0(\per_uart.uart0.tx_busy ),
    .I1(\per_uart.uart0.tx_wr ),
    .I2(\per_uart.uart0.tx_wr_SB_LUT4_I1_I2 [0]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I1_I3 [0]),
    .O(\per_uart.uart0.tx_busy_SB_DFFSR_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.tx_wr_SB_LUT4_I1_I3 [0]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I1_I2 [0]),
    .O(\per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\per_uart.uart0.tx_bitcount [0]),
    .I1(\per_uart.uart0.tx_bitcount [2]),
    .I2(\per_uart.uart0.tx_bitcount [1]),
    .I3(\per_uart.uart0.tx_bitcount [3]),
    .O(\per_uart.uart0.tx_wr_SB_LUT4_I1_I3 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \per_uart.uart0.tx_wr_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.tx_busy ),
    .I3(\per_uart.uart0.tx_wr ),
    .O(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.txd_reg_SB_DFFE_Q  (
    .C(clk),
    .D(\per_uart.uart0.txd_reg_SB_DFFE_Q_D ),
    .E(resetn),
    .Q(\per_uart.uart0.txd_reg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.txd_reg_SB_DFFE_Q_1  (
    .C(clk),
    .D(\per_uart.uart0.txd_reg_SB_DFFE_Q_1_D ),
    .E(resetn),
    .Q(\per_uart.uart0.txd_reg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1 [0]),
    .I2(\per_uart.uart0.txd_reg [7]),
    .I3(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg [6]),
    .I2(\per_uart.d_in_uart [6]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.txd_reg_SB_DFFE_Q_2  (
    .C(clk),
    .D(\per_uart.uart0.txd_reg_SB_DFFE_Q_2_D ),
    .E(resetn),
    .Q(\per_uart.uart0.txd_reg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1 [0]),
    .I2(\per_uart.uart0.txd_reg [6]),
    .I3(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_2_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg [5]),
    .I2(\per_uart.d_in_uart [5]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.txd_reg_SB_DFFE_Q_3  (
    .C(clk),
    .D(\per_uart.uart0.txd_reg_SB_DFFE_Q_3_D ),
    .E(resetn),
    .Q(\per_uart.uart0.txd_reg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I2(\per_uart.uart0.txd_reg [5]),
    .I3(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_3_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.txd_reg_SB_DFFE_Q_4  (
    .C(clk),
    .D(\per_uart.uart0.txd_reg_SB_DFFE_Q_4_D ),
    .E(resetn),
    .Q(\per_uart.uart0.txd_reg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [0]),
    .I2(\per_uart.uart0.txd_reg [4]),
    .I3(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_4_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg [3]),
    .I2(\per_uart.d_in_uart [3]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.txd_reg_SB_DFFE_Q_5  (
    .C(clk),
    .D(\per_uart.uart0.txd_reg_SB_DFFE_Q_5_D ),
    .E(resetn),
    .Q(\per_uart.uart0.txd_reg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I1 [0]),
    .I2(\per_uart.uart0.txd_reg [3]),
    .I3(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_5_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg [2]),
    .I2(\per_uart.d_in_uart [2]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.txd_reg_SB_DFFE_Q_6  (
    .C(clk),
    .D(\per_uart.uart0.txd_reg_SB_DFFE_Q_6_D ),
    .E(resetn),
    .Q(\per_uart.uart0.txd_reg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I1 [0]),
    .I2(\per_uart.uart0.txd_reg [2]),
    .I3(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_6_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg [1]),
    .I2(\per_uart.d_in_uart [1]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" */
  SB_DFFE \per_uart.uart0.txd_reg_SB_DFFE_Q_7  (
    .C(clk),
    .D(\per_uart.uart0.txd_reg_SB_DFFE_Q_7_D ),
    .E(resetn),
    .Q(\per_uart.uart0.txd_reg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I1 [0]),
    .I2(\per_uart.uart0.txd_reg [1]),
    .I3(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_7_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg [0]),
    .I2(\per_uart.d_in_uart [0]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \per_uart.uart0.txd_reg_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.txd_reg [7]),
    .I1(\per_uart.d_in_uart [7]),
    .I2(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .O(\per_uart.uart0.txd_reg_SB_DFFE_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:52.1-56.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \per_uart.uart0.uart_rxd1_SB_DFF_Q  (
    .C(clk),
    .D(RXD),
    .Q(\per_uart.uart0.uart_rxd1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:52.1-56.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" */
  SB_DFF \per_uart.uart0.uart_rxd2_SB_DFF_Q  (
    .C(clk),
    .D(\per_uart.uart0.uart_rxd1 ),
    .Q(\per_uart.uart0.uart_rxd2 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \per_uart.uart0.uart_rxd2_SB_LUT4_I1  (
    .I0(\per_uart.uart0.rx_busy ),
    .I1(\per_uart.uart0.uart_rxd2 ),
    .I2(\per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(resetn),
    .O(\per_uart.uart0.uart_rxd2_SB_LUT4_I1_O [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \per_uart.uart0.uart_rxd2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\per_uart.uart0.rx_count16 [0]),
    .I1(\per_uart.uart0.rx_count16 [1]),
    .I2(\per_uart.uart0.rx_count16 [2]),
    .I3(\per_uart.uart0.rx_count16 [3]),
    .O(\per_uart.uart0.uart_rxd2_SB_LUT4_I1_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" */
  SB_DFFESS \per_uart.uart0.uart_txd_SB_DFFESS_Q  (
    .C(clk),
    .D(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D ),
    .E(\per_uart.uart0.uart_txd_SB_DFFESS_Q_E ),
    .Q(\per_uart.uart0.uart_txd ),
    .S(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hfd80)
  ) \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O  (
    .I0(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\per_uart.uart0.tx_bitcount [3]),
    .I2(\per_uart.uart0.tx_bitcount [0]),
    .I3(\per_uart.uart0.txd_reg [0]),
    .O(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\per_uart.uart0.tx_bitcount [3]),
    .I2(\per_uart.uart0.tx_bitcount [0]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2_O [0]),
    .O(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\per_uart.uart0.txd_reg [4]),
    .I2(\per_uart.d_in_uart [4]),
    .I3(\per_uart.uart0.tx_wr_SB_LUT4_I3_O [2]),
    .O(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.tx_bitcount [1]),
    .I3(\per_uart.uart0.tx_bitcount [2]),
    .O(\per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \per_uart.uart0.uart_txd_SB_DFFESS_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2_O [0]),
    .I3(resetn),
    .O(\per_uart.uart0.uart_txd_SB_DFFESS_Q_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) resetn_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(resetn),
    .I3(\CPU.state [1]),
    .O(resetn_SB_LUT4_I2_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" */
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) resetn_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\CPU.state [2]),
    .I3(resetn),
    .O(\CPU.PC_SB_DFFESR_Q_9_E )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) resetn_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(resetn),
    .O(resetn_SB_LUT4_I3_1_O)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" */
  SB_LUT4 #(
    .LUT_INIT(16'h4200)
  ) resetn_SB_LUT4_I3_2 (
    .I0(\mult1.mult1.state [1]),
    .I1(\mult1.mult1.state [2]),
    .I2(\mult1.mult1.state [0]),
    .I3(resetn),
    .O(resetn_SB_LUT4_I3_2_O)
  );
  assign \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2:0] = { \CPU.rs1 [31], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [31] };
  assign \CPU.mem_rdata_SB_LUT4_O_4_I3 [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [14] };
  assign \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [31] };
  assign \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_14_I2 [1:0] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1], \CPU.instr [17] };
  assign \RAM.MEM.2.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.mem_rdata_SB_LUT4_O_8_I3 [1:0] = { \mult1.d_out [12], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign { \RAM.MEM.2.0.0_RDATA_SB_LUT4_I0_O [3], \RAM.MEM.2.0.0_RDATA_SB_LUT4_I0_O [1:0] } = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1], \per_uart.d_out [5] };
  assign \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2:0] = { \CPU.instr [12], \CPU.aluReg [24], \CPU.instr [13] };
  assign \CPU.mem_rdata_SB_LUT4_O_21_I3 [1:0] = { \mult1.d_out [5], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_11_I2 [1:0] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1], \CPU.instr [20] };
  assign \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [3:1] = { \CPU.instr [13], \CPU.mem_rdata [14], \CPU.instr [12] };
  assign \CPU.writeBackData_SB_LUT4_O_26_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0];
  assign \CPU.mem_rdata_SB_LUT4_O_3_I3 [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [30] };
  assign { \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_2_I2 [3], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_2_I2 [1:0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \RAM.MEM.15.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [23] };
  assign \CPU.writeBackData_SB_LUT4_O_2_I1 [1] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0];
  assign \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [1:0] = { \CPU.mem_rdata [7], \CPU.instr [13] };
  assign \CPU.writeBackData_SB_LUT4_O_5_I1 [1] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0];
  assign \CPU.mem_rdata_SB_LUT4_O_17_I2 [1:0] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [7] };
  assign \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2:0] = { \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0], \CPU.instr [13], \CPU.mem_rdata [28] };
  assign \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [4] };
  assign \CPU.mem_rdata_SB_LUT4_O_7_I3 [1:0] = { \mult1.d_out [28], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign \RAM.MEM.3.0.0_RDATA_SB_LUT4_I1_O [2:0] = { \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [0], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0 [1] };
  assign \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0], \CPU.PCplusImm [19] };
  assign \RAM.MEM.3.0.0_RDATA [2] = \RAM.MEM.15.0.0_RDATA [2];
  assign \RAM.MEM.14.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2:0] = { \CPU.instr [12], \CPU.aluReg [25], \CPU.instr [13] };
  assign \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [1] = \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [0];
  assign { \CPU.mem_rdata_SB_LUT4_O_2_I1 [3:2], \CPU.mem_rdata_SB_LUT4_O_2_I1 [0] } = { \mult1.d_out [15], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [15] };
  assign \RAM.MEM.7.0.0_RDATA [2] = \RAM.MEM.15.0.0_RDATA [2];
  assign \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3:2] = { \mult1.d_out [31], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign \CPU.mem_rdata_SB_LUT4_O_20_I3 [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [21] };
  assign \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [4], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [4] };
  assign \CPU.writeBackData_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [2:0] = { \CPU.rs1 [25], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [25] };
  assign \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [4] };
  assign { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [3:2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [0] } = { \CPU.cycles [28], \CPU.writeBackData_SB_LUT4_O_31_I1 [2], \CPU.instr [28] };
  assign { \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1 [3], \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1 [0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_4_I1 [1] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0];
  assign \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [2:0] = { \CPU.rs1 [28], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [28] };
  assign \CPU.state_SB_LUT4_I0_I2 [1] = \CPU.instr [14];
  assign \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [2] = \CPU.aluMinus_SB_LUT4_O_I3 [32];
  assign \RAM.MEM.10.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [23], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [23] };
  assign \RAM.MEM.2.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [15] };
  assign \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [20] };
  assign { \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [3], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [1:0] } = { mem_addr_SB_LUT4_O_I3[2], \CPU.loadstore_addr [17], \CPU.PC [17] };
  assign \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2:0] = { \CPU.rs1 [15], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [15] };
  assign \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [12], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [12] };
  assign \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [18], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [18] };
  assign \CPU.writeBackData_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2:0] = { \CPU.instr [12], \CPU.aluReg [28], \CPU.instr [13] };
  assign \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [27] };
  assign \CPU.writeBackData_SB_LUT4_O_27_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0];
  assign \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2] = mem_addr_SB_LUT4_O_I3[2];
  assign \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [2:0] = { \CPU.rs1 [30], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [30] };
  assign \RAM.MEM.9.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign { \CPU.writeBackData_SB_LUT4_O_21_I1 [2], \CPU.writeBackData_SB_LUT4_O_21_I1 [0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [3] };
  assign \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [12] };
  assign \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [10] };
  assign \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [3:2] = { \CPU.PCplusImm [23], \CPU.isJAL  };
  assign { \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1 [2], \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1 [0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [10], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [10] };
  assign \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [18] };
  assign \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [2] = \CPU.aluPlus [23];
  assign \CPU.writeBackData_SB_LUT4_O_16_I3 [1:0] = { \CPU.cycles [15], \CPU.writeBackData_SB_LUT4_O_31_I1 [2] };
  assign \RAM.MEM.9.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [3], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [3] };
  assign { \CPU.writeBackData_SB_LUT4_O_17_I1 [2], \CPU.writeBackData_SB_LUT4_O_17_I1 [0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \CPU.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [22] };
  assign \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [3] };
  assign \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1 [1] = \CPU.loadstore_addr [0];
  assign \CPU.writeBackData_SB_LUT4_O_3_I1 [1] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0];
  assign \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign { \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0 [3], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0 [1] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0] };
  assign \CPU.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [21] };
  assign \RAM.MEM.1.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [2:0] = { \CPU.rs1 [24], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [24] };
  assign \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2:0] = { \CPU.instr [12], \CPU.aluReg [26], \CPU.instr [13] };
  assign \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [10] };
  assign \CPU.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [20] };
  assign \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [12] };
  assign \CPU.writeBackData_SB_LUT4_O_19_I2_SB_LUT4_O_I2 [0] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [19] };
  assign \CPU.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [19] };
  assign \CPU.writeBackData_SB_LUT4_O_19_I2 [1:0] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1], \CPU.instr [12] };
  assign \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0];
  assign \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O [1:0] = { \CPU.rs2 [13], \CPU.instr [31] };
  assign \CPU.mem_rdata_SB_LUT4_O_24_I3 [1:0] = { \mult1.d_out [19], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign \CPU.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [18] };
  assign \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [3:1] = { \CPU.instr [13], \CPU.mem_rdata [10], \CPU.instr [12] };
  assign \CPU.writeBackData_SB_LUT4_O_8_I2 [1:0] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0], \CPU.PCplusImm [23] };
  assign \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PC [2] };
  assign { \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1 [3], \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1 [0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0 [0] };
  assign \CPU.mem_rdata_SB_LUT4_O_12_I3 [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [10] };
  assign \CPU.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [17] };
  assign \CPU.writeBackData_SB_LUT4_O_9_I2 [1:0] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0], \CPU.PCplusImm [22] };
  assign \RAM.MEM.5.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [2:0] = { \CPU.rs1 [26], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [26] };
  assign \CPU.mem_rdata_SB_LUT4_O_11_I3 [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [26] };
  assign \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [22] };
  assign \CPU.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [16] };
  assign \RAM.MEM.13.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_10_I2 [1:0] = { \CPU.writeBackData_SB_LUT4_O_31_I1 [2], \CPU.cycles [21] };
  assign \CPU.writeBackData_SB_LUT4_O_23_I2 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [8] };
  assign \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [2], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [2] };
  assign \CPU.aluShamt_SB_LUT4_I1_O [1:0] = \CPU.aluShamt [1:0];
  assign \CPU.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [15] };
  assign \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [2] };
  assign \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [18] };
  assign \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [8] };
  assign \CPU.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [14] };
  assign \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [8], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [8] };
  assign \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign { \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3], \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0] };
  assign \RAM.MEM.1.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [13] };
  assign { \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3], \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0] };
  assign \RAM.MEM.1.0.0_RDATA_1_SB_LUT4_I0_O [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [2] };
  assign \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2:0] = { \CPU.instr [12], \CPU.aluReg [30], \CPU.instr [13] };
  assign \CPU.mem_rdata_SB_LUT4_O_27_I3 [1:0] = { \per_uart.d_out [2], \RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1] };
  assign \per_uart.uart0.tx_wr_SB_LUT4_I1_I2 [2:1] = { \per_uart.uart0.tx_bitcount [3], \per_uart.uart0.tx_wr_SB_LUT4_I3_O [2] };
  assign \CPU.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [12] };
  assign \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I0 [3:1] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0], \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1 [0] };
  assign \CPU.writeBackData_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [21] };
  assign \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [22] };
  assign \CPU.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [11] };
  assign \CPU.writeBackData_SB_LUT4_O_1_I1 [1] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0];
  assign \per_uart.uart0.tx_wr_SB_LUT4_I1_I3 [1] = \per_uart.uart0.tx_wr_SB_LUT4_I1_I2 [0];
  assign \CPU.writeBackData_SB_LUT4_O_I1 [1] = \CPU.writeBackData_SB_LUT4_O_I2 [1];
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PC [1] };
  assign \CPU.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [10] };
  assign \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2:0] = { \CPU.rs1 [21], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [21] };
  assign { \CPU.writeBackData_SB_LUT4_O_20_I1 [2], \CPU.writeBackData_SB_LUT4_O_20_I1 [0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign { \per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I1 [3:2], \per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I1 [0] } = { \per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3 [3], \per_uart.uart0.tx_bitcount [3], \per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0];
  assign \CPU.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [9] };
  assign \RAM.MEM.6.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [1], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [1] };
  assign \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [11] };
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [1] };
  assign \CPU.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [8] };
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [9] };
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.mem_rdata_SB_LUT4_O_6_I3 [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [13] };
  assign \RAM.MEM.0.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [7] };
  assign \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [29] };
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [1] };
  assign \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2 [0] = \CPU.instr [10];
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O [1:0] = { \RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1], \per_uart.d_out [1] };
  assign \CPU.writeBackData_SB_LUT4_O_I2_SB_LUT4_O_I2 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [19] };
  assign \CPU.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [6] };
  assign { \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1:0] } = { \RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1], \CPU.mem_rdata [17], \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0 [0] };
  assign \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1:0] = { \CPU.state [2], \CPU.state [3] };
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [9] };
  assign \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [29], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [29] };
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [9], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [9] };
  assign \CPU.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [5] };
  assign \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [11] };
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0];
  assign \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [13], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [13] };
  assign \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [11], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [11] };
  assign \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [21] };
  assign \CPU.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [4] };
  assign { \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2 [3], \CPU.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I2 [1:0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \RAM.MEM.8.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [0] };
  assign { \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1 [3], \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1 [0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [0], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [0] };
  assign \CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [3] };
  assign \CPU.mem_rdata_SB_LUT4_O_29_I3 [1:0] = { \mult1.d_out [16], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [3:1] = { \CPU.instr [13], \CPU.mem_rdata [9], \CPU.instr [12] };
  assign \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [13] };
  assign \CPU.writeBackData_SB_LUT4_O_18_I2 [1:0] = { \CPU.writeBackData_SB_LUT4_O_31_I1 [2], \CPU.cycles [13] };
  assign \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I0 [3:2] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O [3], \CPU.aluPlus [2] };
  assign \CPU.mem_rdata_SB_LUT4_O_13_I3 [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [25] };
  assign { \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1 [3:2], \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1 [0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \RAM.MEM.12.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.aluShamt_SB_LUT4_I1_1_O [1:0] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [3], \CPU.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [3] };
  assign { \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2 [3], \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2 [1:0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [0] = \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [0];
  assign \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [16] };
  assign \CPU.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0 [3] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0 [3:1] = { \CPU.instr [13], \CPU.mem_rdata [11], \CPU.instr [12] };
  assign \RAM.MEM.4.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.mem_rdata_SB_LUT4_O_18_I3 [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [22] };
  assign \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \RAM.MEM.0.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign { \CPU.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [31] };
  assign \RAM.MEM.14.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign { \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O [3], \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O [1:0] } = { \RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [1], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [0] };
  assign \RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [0] = \per_uart.d_out [8];
  assign { \CPU.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [30] };
  assign \CPU.mem_rdata_SB_LUT4_O_10_I3 [1:0] = { \mult1.d_out [11], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_1_I2 [1] = \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1];
  assign \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O [1:0] = { \RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1], \per_uart.d_out [0] };
  assign { \CPU.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [29] };
  assign \per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1:0] = \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [1:0];
  assign \CPU.writeBackData_SB_LUT4_O_15_I2 [1:0] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_O [1], \CPU.instr [16] };
  assign \per_uart.uart0.rx_ack_SB_LUT4_I0_I3 [2:0] = { \per_uart.uart0.uart_rxd2 , \per_uart.uart0.rx_error , \per_uart.uart0.rx_ack  };
  assign { \CPU.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [28] };
  assign \RAM.MEM.5.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \RAM.MEM.11.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign { \CPU.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [27] };
  assign \RAM.MEM.0.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0] = \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2];
  assign { \CPU.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [26] };
  assign { \CPU.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [25] };
  assign { \CPU.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [24] };
  assign \RAM.MEM.4.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.mem_rdata_SB_LUT4_O_9_I3 [1:0] = { \mult1.d_out [27], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign { \CPU.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [23] };
  assign \CPU.mem_rdata_SB_LUT4_O_14_I3 [1:0] = { \mult1.d_out [24], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_31_I2 [1:0] = { \CPU.writeBackData_SB_LUT4_O_31_I1 [2], \CPU.cycles [0] };
  assign \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0 [0] = \per_uart.uart0.rx_ack_SB_LUT4_I1_I3_SB_LUT4_O_I2 [2];
  assign { \CPU.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [22] };
  assign \RAM.MEM.12.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_24_I2 [1:0] = { \CPU.writeBackData_SB_LUT4_O_31_I1 [2], \CPU.cycles [7] };
  assign \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0 [3:2] = { \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [2] };
  assign { \CPU.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [21] };
  assign { \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I2 [3], \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I2 [1:0] } = { \per_uart.uart0.uart_rxd2 , \per_uart.uart0.rx_busy , \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0 [1] };
  assign \RAM.MEM.13.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign { \CPU.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [20] };
  assign \mult1.init_SB_LUT4_I3_O [1:0] = { \mult1.mult1.B_SB_DFFESR_Q_R [0], \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1 [3] };
  assign \CPU.mem_rdata_SB_LUT4_O_5_I3 [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [29] };
  assign \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [13] };
  assign { \CPU.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [19] };
  assign { \CPU.mem_rdata_SB_LUT4_O_16_I1 [3:2], \CPU.mem_rdata_SB_LUT4_O_16_I1 [0] } = { \mult1.d_out [23], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0 [2:1] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \CPU.mem_rdata [22] };
  assign \RAM.MEM.11.0.0_RDATA [2] = \RAM.MEM.15.0.0_RDATA [2];
  assign { \CPU.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [18] };
  assign \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3 [2:0] = \mult1.mult1.B [15:13];
  assign \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0 [3:1] = { \per_uart.uart0.txd_reg [0], \per_uart.uart0.tx_bitcount [0], \per_uart.uart0.tx_bitcount [3] };
  assign { \CPU.writeBackData_SB_LUT4_O_31_I1 [3], \CPU.writeBackData_SB_LUT4_O_31_I1 [1:0] } = { \CPU.cycles [8], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0], \CPU.PCplusImm [8] };
  assign { \CPU.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [17] };
  assign \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [23] };
  assign \CPU.writeBackData_SB_LUT4_O_31_I1_SB_LUT4_O_I3 [0] = \CPU.instr [2];
  assign \per_uart.uart0.tx_bitcount_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [1:0] = { \per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [2], \per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2_O [0] };
  assign { \CPU.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [16] };
  assign \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [14], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [14] };
  assign \CPU.writeBackData_SB_LUT4_O_18_I2_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = \mult1.mult1.B [3:1];
  assign { \CPU.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [15] };
  assign \per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [1:0] = { \per_uart.uart0.tx_bitcount_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [1], \per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [14] };
  assign \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [0] = \mult1.mult1.B [4];
  assign { \CPU.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [14] };
  assign { \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 [3], \CPU.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 [1:0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \RAM.MEM.10.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign { \CPU.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [13] };
  assign \CPU.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O [1] = \mult1.mult1.B_SB_DFFESR_Q_R [2];
  assign \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [6], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [6] };
  assign { \CPU.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [12] };
  assign \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [17] };
  assign \per_uart.uart0.txd_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1 [2:1] = { \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2], \per_uart.uart0.txd_reg [7] };
  assign \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [6] };
  assign { \CPU.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [11] };
  assign \CPU.mem_rdata_SB_LUT4_O_22_I3 [1:0] = { \mult1.d_out [20], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \per_uart.uart0.txd_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1 [2:1] = { \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2], \per_uart.uart0.txd_reg [6] };
  assign { \CPU.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [10] };
  assign \mult1.init_SB_LUT4_I3_O_SB_LUT4_I2_I3 [2:0] = { \mult1.init_SB_LUT4_I3_O [2], \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_O [0], \mult1.mult1.B_SB_DFFESR_Q_R [2] };
  assign \per_uart.uart0.tx_wr_SB_LUT4_I3_O [1:0] = { \per_uart.d_in_uart [4], \per_uart.uart0.txd_reg [4] };
  assign { \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3], \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0] };
  assign { \CPU.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [9] };
  assign \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [1] = \per_uart.uart0.txd_reg [5];
  assign \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [3:1] = { \CPU.PCplus4 [7], \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplusImm [7] };
  assign \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [1:0] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O [0], \CPU.PCplusImm [6] };
  assign { \CPU.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [8] };
  assign { \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_2_I2 [3], \CPU.writeBackData_SB_LUT4_O_6_I1_SB_LUT4_O_2_I2 [1:0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \per_uart.uart0.txd_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [2:1] = { \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2], \per_uart.uart0.txd_reg [4] };
  assign \CPU.state_SB_DFFSR_Q_D_SB_LUT4_O_I0 [3:1] = { \CPU.state [3], \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.state [2] };
  assign { \CPU.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [7] };
  assign \CPU.mem_rdata_SB_LUT4_O_26_I3 [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [18] };
  assign \per_uart.uart0.txd_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I1 [2:1] = { \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2], \per_uart.uart0.txd_reg [3] };
  assign { \CPU.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [6] };
  assign \RAM.MEM.3.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [16], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [16] };
  assign \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3 [2:0] = { \CPU.instr [4], \CPU.instr [6:5] };
  assign { \CPU.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [5] };
  assign \per_uart.uart0.txd_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I1 [2:1] = { \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2], \per_uart.uart0.txd_reg [2] };
  assign \RAM.MEM.3.0.0_RDATA_1_SB_LUT4_I0_O [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [6] };
  assign \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_31_I1 [2], \CPU.cycles [14] };
  assign { \CPU.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [4] };
  assign \CPU.mem_rdata_SB_LUT4_O_19_I3 [1:0] = { \per_uart.d_out [6], \RAM.MEM.4.0.0_RDATA_1_SB_LUT4_I0_O [1] };
  assign \per_uart.uart0.txd_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I1 [2:1] = { \per_uart.uart0.uart_txd_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O [2], \per_uart.uart0.txd_reg [1] };
  assign { \CPU.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [3] };
  assign \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1] = \mult1.mult1.result [31];
  assign { \CPU.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [2] };
  assign \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [1:0] = { \CPU.instr [13], \CPU.loadstore_addr [1] };
  assign { \CPU.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I2 [2], \CPU.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I2 [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.rs1 [1] };
  assign { \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [3], \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O [0] } = { \per_uart.uart0.rx_data [7], \per_uart.uart0.rx_error  };
  assign { \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2 [3], \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2 [1:0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [1:0] = { \CPU.instr [13], \CPU.loadstore_addr [1] };
  assign \RAM.MEM.0.1.0_WCLKE_SB_LUT4_O_I2 [0] = \CPU.mem_rdata [6];
  assign { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3:2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [0] } = { \CPU.aluShamt_SB_LUT4_I1_1_O [2], \CPU.state_SB_LUT4_I0_I2 [0], \CPU.state [2] };
  assign \per_uart.uart0.rx_busy_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O [3] = resetn;
  assign \per_uart.uart0.rx_ack_SB_LUT4_I1_I3 [1] = resetn;
  assign \RAM.MEM.8.1.0_WCLKE_SB_LUT4_O_I3 [1] = \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2];
  assign \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [14] };
  assign \CPU.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [16] };
  assign \CPU.writeBackData_SB_LUT4_O_13_I2 [1:0] = { \CPU.writeBackData_SB_LUT4_O_31_I1 [2], \CPU.cycles [18] };
  assign \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [7] };
  assign \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [3] = resetn;
  assign { \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 [2], \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3 [0], mem_addr[4] };
  assign mem_addr_SB_LUT4_O_I3[1:0] = { \CPU.loadstore_addr [12], \CPU.PC [12] };
  assign { \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2 [2], \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2 [0] } = { resetn, mem_addr[3] };
  assign \RAM.MEM.8.0.0_RDATA [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2:1] = { \CPU.state [0], \CPU.state [2] };
  assign \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [20], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [20] };
  assign { \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3 [3], \mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0] } = { resetn, \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0] };
  assign \CPU.writeBackData_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [7], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [7] };
  assign \CPU.mem_rdata_SB_LUT4_O_28_I3 [2:0] = { \RAM.MEM.4.0.0_RDATA_SB_LUT4_I0_O [2], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mult1.d_out [17] };
  assign \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [5] };
  assign \per_uart.uart0.tx_wr_SB_LUT4_I1_I3_SB_LUT4_I2_O [1] = resetn;
  assign \RAM.MEM.6.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign { \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [3], \CPU.writeBackData_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1:0] } = { \CPU.state_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], \CPU.aluMinus [7], \CPU.aluPlus [7] };
  assign \CPU.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \per_uart.uart0.rx_busy_SB_DFFESR_Q_E [1] = \per_uart.uart0.tx_wr_SB_LUT4_I3_O [2];
  assign \CPU.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [20] };
  assign { \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2 [3], \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2 [1:0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \RAM.MEM.7.0.0_RDATA_1 [3:2] = { \RAM.MEM.15.0.0_RDATA [2], \CPU.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0] };
  assign \per_uart.uart0.uart_rxd2_SB_LUT4_I1_O [2:1] = { \per_uart.uart0.rx_busy , resetn };
  assign \CPU.writeBackData_SB_LUT4_O_I1_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { \CPU.rs1 [5], \CPU.writeBackData_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1 [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [5] };
  assign \CPU.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_I2 [1:0] = { \CPU.writeBackData_SB_LUT4_O_23_I1 [2], \CPU.PCplus4 [17] };
  assign \CPU.writeBackData_SB_LUT4_O_23_I1 [1:0] = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [0], \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O [1] };
  assign \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \CPU.state_SB_LUT4_I0_I2 [0], \CPU.aluReg [5] };
  assign \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI [1:0] = { \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1 [0], 1'h1 };
  assign \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1 [2:0] = { \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI [3:2], \mult1.init_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_CARRY_CO_I1 [0] };
  assign \CPU.aluPlus_SB_LUT4_O_I3 [0] = 1'h0;
  assign \per_uart.uart0.enable16_counter_SB_CARRY_CI_CO [1:0] = { \per_uart.uart0.enable16_counter [0], 1'h1 };
  assign \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_2_O_SB_LUT4_I3_O [32] = 1'h1;
  assign \CPU.aluMinus_SB_LUT4_O_I3 [0] = 1'h1;
  assign \CPU.PCplus4_SB_LUT4_O_I3 [1:0] = { \CPU.PC [2], 1'h0 };
  assign \CPU.PCplusImm_SB_LUT4_O_I3 [0] = 1'h0;
  assign \CPU.loadstore_addr_SB_LUT4_O_7_I2 [23:5] = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:25] };
  assign \CPU.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO [0] = 1'h0;
  assign \CPU.cycles_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \CPU.cycles [0], 1'h0 };
  assign \CPU.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3 [1:0] = { \CPU.aluShamt [0], 1'h1 };
  assign \mult1.mult1.A_SB_CARRY_I0_CO [0] = 1'h0;
  assign \mult1.mult1.count_SB_CARRY_CI_CO [1:0] = { \mult1.mult1.count [0], 1'h0 };
  assign \mult1.mult1.count_SB_DFFESR_Q_4_D [4:1] = \mult1.mult1.count_SB_DFFESR_Q_D ;
  assign \per_uart.uart0.tx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1:0] = { \per_uart.uart0.tx_count16 [0], 1'h0 };
  assign \CPU.PC_SB_DFFESR_Q_E_SB_LUT4_O_I1 [2:1] = { resetn, \CPU.state [2] };
  assign \per_uart.uart0.tx_bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3 [1:0] = { \per_uart.uart0.tx_bitcount [0], 1'h0 };
  assign \per_uart.uart0.rx_count16_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1:0] = { \per_uart.uart0.rx_count16 [0], 1'h0 };
  assign { \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2 [3], \CPU.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2 [1:0] } = { \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0], \CPU.writeBackData_SB_LUT4_O_16_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3], \RAM.MEM.0.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \per_uart.uart0.rx_bitcount_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1:0] = { \per_uart.uart0.rx_bitcount [0], 1'h0 };
  assign \CPU.writeBackData_SB_LUT4_O_26_I0_SB_LUT4_O_I0 [2] = \CPU.registerFile.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign { \per_uart.uart0.rx_avail_SB_LUT4_I3_O [19:18], \per_uart.uart0.rx_avail_SB_LUT4_I3_O [6:0] } = 9'h000;
  assign { \per_uart.d_out_SB_DFFSR_Q_7_D [9:8], \per_uart.d_out_SB_DFFSR_Q_7_D [6:0] } = { \per_uart.uart0.rx_avail_SB_LUT4_I3_O [9:8], \per_uart.uart0.rx_avail_SB_LUT4_I3_O [16:10] };
  assign { \RAM.MEM.1.1.0_RDATA [11], \RAM.MEM.1.1.0_RDATA [3] } = { \RAM.MEM.1.0.0_RDATA [0], \RAM.MEM.1.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.15.1.0_RDATA [11], \RAM.MEM.15.1.0_RDATA [3] } = { \RAM.MEM.15.0.0_RDATA [0], \RAM.MEM.15.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.15.0.0_RDATA_2 [11], \RAM.MEM.15.0.0_RDATA_2 [3] } = { \RAM.MEM.15.0.0_RDATA [1], \RAM.MEM.15.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.14.1.0_RDATA [11], \RAM.MEM.14.1.0_RDATA [3] } = { \RAM.MEM.14.0.0_RDATA [0], \RAM.MEM.14.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.14.0.0_RDATA_2 [11], \RAM.MEM.14.0.0_RDATA_2 [3] } = { \RAM.MEM.14.0.0_RDATA [1], \RAM.MEM.14.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.2.0.0_RDATA_2 [11], \RAM.MEM.2.0.0_RDATA_2 [3] } = { \RAM.MEM.2.0.0_RDATA [1], \RAM.MEM.2.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.3.0.0_RDATA_2 [11], \RAM.MEM.3.0.0_RDATA_2 [3] } = { \RAM.MEM.3.0.0_RDATA [1], \RAM.MEM.3.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.13.1.0_RDATA [11], \RAM.MEM.13.1.0_RDATA [3] } = { \RAM.MEM.13.0.0_RDATA [0], \RAM.MEM.13.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.13.0.0_RDATA_2 [11], \RAM.MEM.13.0.0_RDATA_2 [3] } = { \RAM.MEM.13.0.0_RDATA [1], \RAM.MEM.13.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.12.1.0_RDATA [11], \RAM.MEM.12.1.0_RDATA [3] } = { \RAM.MEM.12.0.0_RDATA [0], \RAM.MEM.12.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.0.1.0_RDATA [11], \RAM.MEM.0.1.0_RDATA [3] } = { \RAM.MEM.0.0.0_RDATA [0], \RAM.MEM.0.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.12.0.0_RDATA_2 [11], \RAM.MEM.12.0.0_RDATA_2 [3] } = { \RAM.MEM.12.0.0_RDATA [1], \RAM.MEM.12.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.11.1.0_RDATA [11], \RAM.MEM.11.1.0_RDATA [3] } = { \RAM.MEM.11.0.0_RDATA [0], \RAM.MEM.11.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.2.1.0_RDATA [11], \RAM.MEM.2.1.0_RDATA [3] } = { \RAM.MEM.2.0.0_RDATA [0], \RAM.MEM.2.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.11.0.0_RDATA_2 [11], \RAM.MEM.11.0.0_RDATA_2 [3] } = { \RAM.MEM.11.0.0_RDATA [1], \RAM.MEM.11.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.10.1.0_RDATA [11], \RAM.MEM.10.1.0_RDATA [3] } = { \RAM.MEM.10.0.0_RDATA [0], \RAM.MEM.10.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.10.0.0_RDATA_2 [11], \RAM.MEM.10.0.0_RDATA_2 [3] } = { \RAM.MEM.10.0.0_RDATA [1], \RAM.MEM.10.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.9.1.0_RDATA [11], \RAM.MEM.9.1.0_RDATA [3] } = { \RAM.MEM.9.0.0_RDATA [0], \RAM.MEM.9.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.9.0.0_RDATA_2 [11], \RAM.MEM.9.0.0_RDATA_2 [3] } = { \RAM.MEM.9.0.0_RDATA [1], \RAM.MEM.9.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.8.1.0_RDATA [11], \RAM.MEM.8.1.0_RDATA [3] } = { \RAM.MEM.8.0.0_RDATA [0], \RAM.MEM.8.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.0.0.0_RDATA_2 [11], \RAM.MEM.0.0.0_RDATA_2 [3] } = { \RAM.MEM.0.0.0_RDATA [1], \RAM.MEM.0.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.8.0.0_RDATA_2 [11], \RAM.MEM.8.0.0_RDATA_2 [3] } = { \RAM.MEM.8.0.0_RDATA [1], \RAM.MEM.8.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.5.0.0_RDATA_2 [11], \RAM.MEM.5.0.0_RDATA_2 [3] } = { \RAM.MEM.5.0.0_RDATA [1], \RAM.MEM.5.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.4.1.0_RDATA [11], \RAM.MEM.4.1.0_RDATA [3] } = { \RAM.MEM.4.0.0_RDATA [0], \RAM.MEM.4.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.4.0.0_RDATA_2 [11], \RAM.MEM.4.0.0_RDATA_2 [3] } = { \RAM.MEM.4.0.0_RDATA [1], \RAM.MEM.4.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.7.1.0_RDATA [11], \RAM.MEM.7.1.0_RDATA [3] } = { \RAM.MEM.7.0.0_RDATA [0], \RAM.MEM.7.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.7.0.0_RDATA_2 [11], \RAM.MEM.7.0.0_RDATA_2 [3] } = { \RAM.MEM.7.0.0_RDATA [1], \RAM.MEM.7.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.6.1.0_RDATA [11], \RAM.MEM.6.1.0_RDATA [3] } = { \RAM.MEM.6.0.0_RDATA [0], \RAM.MEM.6.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.6.0.0_RDATA_2 [11], \RAM.MEM.6.0.0_RDATA_2 [3] } = { \RAM.MEM.6.0.0_RDATA [1], \RAM.MEM.6.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.5.1.0_RDATA [11], \RAM.MEM.5.1.0_RDATA [3] } = { \RAM.MEM.5.0.0_RDATA [0], \RAM.MEM.5.0.0_RDATA_1 [0] };
  assign { \RAM.MEM.1.0.0_RDATA_2 [11], \RAM.MEM.1.0.0_RDATA_2 [3] } = { \RAM.MEM.1.0.0_RDATA [1], \RAM.MEM.1.0.0_RDATA_1 [1] };
  assign { \RAM.MEM.3.1.0_RDATA [11], \RAM.MEM.3.1.0_RDATA [3] } = { \RAM.MEM.3.0.0_RDATA [0], \RAM.MEM.3.0.0_RDATA_1 [0] };
  assign \CPU.Bimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [7], \CPU.instr [30:25], \CPU.instr [11:8], 1'h0 };
  assign \CPU.Iimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:20] };
  assign \CPU.Jimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [19:12], \CPU.instr [20], \CPU.instr [30:21], 1'h0 };
  assign \CPU.PC [0] = 1'h0;
  assign \CPU.PCplus4 [1:0] = { \CPU.PC [1], 1'h0 };
  assign \CPU.PCplusImm [0] = 1'h0;
  assign \CPU.Simm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:25], \CPU.instr [11:7] };
  assign \CPU.Uimm  = { \CPU.instr [31:12], 12'h000 };
  assign \CPU.aluIn1  = \CPU.rs1 ;
  assign \CPU.clk  = clk;
  assign \CPU.instr [3] = \CPU.isJAL ;
  assign { \CPU.mem_addr [31:24], \CPU.mem_addr [15:14], \CPU.mem_addr [12:2] } = { 10'b00000000xx, mem_addr[12:2] };
  assign \CPU.mem_rbusy  = 1'h0;
  assign \CPU.mem_wbusy  = 1'h0;
  assign \CPU.mem_wdata  = { \RAM.mem_wdata [31:8], \CPU.rs2 [7:0] };
  assign \CPU.rdId  = \CPU.instr [11:7];
  assign \CPU.reset  = resetn;
  assign LEDS = \per_uart.ledout ;
  assign \RAM.clk  = clk;
  assign \RAM.mem_addr  = { 8'h00, \CPU.mem_addr [23:16], 2'hx, \CPU.mem_addr [13], mem_addr[12:2], \CPU.mem_addr [1:0] };
  assign \RAM.mem_wdata [7:0] = \CPU.rs2 [7:0];
  assign \RAM.word_addr  = { 8'h00, \CPU.mem_addr [23:16], 2'hx, \CPU.mem_addr [13], mem_addr[12:2] };
  assign TXD = \per_uart.uart0.uart_txd ;
  assign bin2bcd_dout = 32'hxxxxxxxx;
  assign { cs[5], cs[3] } = { \per_uart.cs , \mult1.cs  };
  assign div_dout = 32'hxxxxxxxx;
  assign dpram_dout = 32'hxxxxxxxx;
  assign gpio_dout = 32'hxxxxxxxx;
  assign { mem_addr[23:13], mem_addr[1:0] } = { \CPU.mem_addr [23:16], 2'hx, \CPU.mem_addr [13], \CPU.mem_addr [1:0] };
  assign mem_rdata = \CPU.mem_rdata ;
  assign mem_wdata = \CPU.rs2 [7:0];
  assign \mult1.addr  = { mem_addr[4:2], \CPU.mem_addr [1:0] };
  assign \mult1.clk  = clk;
  assign \mult1.d_in  = { \RAM.mem_wdata [15:8], \CPU.rs2 [7:0] };
  assign \mult1.done  = \mult1.mult1.done ;
  assign \mult1.mult1.clk  = clk;
  assign \mult1.mult1.init  = \mult1.init ;
  assign \mult1.mult1.op_A  = \mult1.A ;
  assign \mult1.mult1.op_B  = \mult1.B ;
  assign \mult1.result  = \mult1.mult1.result ;
  assign mult_dout = \mult1.d_out ;
  assign \per_uart.addr  = { mem_addr[4:2], \CPU.mem_addr [1:0] };
  assign \per_uart.clk  = clk;
  assign \per_uart.d_in  = { \RAM.mem_wdata [31:8], \CPU.rs2 [7:0] };
  assign \per_uart.d_out [31:10] = 22'h000000;
  assign \per_uart.rx_avail  = \per_uart.uart0.rx_avail ;
  assign \per_uart.rx_data  = \per_uart.uart0.rx_data ;
  assign \per_uart.rx_error  = \per_uart.uart0.rx_error ;
  assign \per_uart.tx_busy  = \per_uart.uart0.tx_busy ;
  assign \per_uart.uart0.clk  = clk;
  assign \per_uart.uart0.tx_data  = \per_uart.d_in_uart ;
  assign \per_uart.uart0.uart_rxd  = RXD;
  assign \per_uart.uart_ctrl  = { 5'hxx, \per_uart.ledout , \per_uart.uart0.rx_ack , \per_uart.uart0.tx_wr  };
  assign \per_uart.uart_rx  = RXD;
  assign \per_uart.uart_tx  = \per_uart.uart0.uart_txd ;
  assign uart_dout = { 22'h000000, \per_uart.d_out [9:0] };
endmodule
