/* arch/arm/mach-omap2/board-t1-muxset-r02.c
 *
 * Copyright (C) 2012 Samsung Electronics Co, Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/gpio.h>

#include "board-t1.h"

#include "mux.h"
#include "mux44xx.h"
#include "omap_muxtbl.h"
#include "omap44xx_muxtbl.h"
#include "sec_muxtbl.h"

static struct omap_muxtbl muxtbl[] __initdata = {
	/* [-----] gpmc_ad0 -  - HSMMC_D(0) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD0,
		     OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_OUTPUT_LOW,
		     OMAP_MUXTBL_NO_GPIO, "HSMMC_D(0)"),
	/* [-----] gpmc_ad1 -  - HSMMC_D(1) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD1,
		     OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_OUTPUT_LOW,
		     OMAP_MUXTBL_NO_GPIO, "HSMMC_D(1)"),
	/* [-----] gpmc_ad2 -  - HSMMC_D(2) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD2,
		     OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_OUTPUT_LOW,
		     OMAP_MUXTBL_NO_GPIO, "HSMMC_D(2)"),
	/* [-----] gpmc_ad3 -  - HSMMC_D(3) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD3,
		     OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_OUTPUT_LOW,
		     OMAP_MUXTBL_NO_GPIO, "HSMMC_D(3)"),
	/* [-----] gpmc_ad4 -  - HSMMC_D(4) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD4,
		     OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_OUTPUT_LOW,
		     OMAP_MUXTBL_NO_GPIO, "HSMMC_D(4)"),
	/* [-----] gpmc_ad5 -  - HSMMC_D(5) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD5,
		     OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_OUTPUT_LOW,
		     OMAP_MUXTBL_NO_GPIO, "HSMMC_D(5)"),
	/* [-----] gpmc_ad6 -  - HSMMC_D(6) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD6,
		     OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_OUTPUT_LOW,
		     OMAP_MUXTBL_NO_GPIO, "HSMMC_D(6)"),
	/* [-----] gpmc_ad7 -  - HSMMC_D(7) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD7,
		     OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_OUTPUT_LOW,
		     OMAP_MUXTBL_NO_GPIO, "HSMMC_D(7)"),
	/* [IN---] gpmc_ad8 - gpio_32 - 3_TOUCH_INT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD8, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     32, "3_TOUCH_INT"),
	/* [IN---] gpmc_ad9 - gpio_33 - PS_ALS_INT_18 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD9,
		     OMAP_MUX_MODE3 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     33, "PS_ALS_INT_18"),
	/* [--OUT] gpmc_ad10 - gpio_34 - CP_USB_ON */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD10, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     34, "CP_USB_ON"),
	/* [--OUT] gpmc_ad11 - gpio_35 - MLCD_RST */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD11, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     35, "MLCD_RST"),
	/* [--OUT] gpmc_ad12 - gpio_36 - CP_ON */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD12,
		     OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT | OMAP_PIN_OFF_OUTPUT_LOW,
		     36, "CP_ON"),
	/* [--OUT] gpmc_ad13 - gpio_37 - PS_ON */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD13, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     37, "PS_ON"),
	/* [IN---] gpmc_ad14 - gpio_38 - OLED_DET */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD14, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     38, "OLED_DET"),
	/* [IN---] gpmc_ad15 - gpio_39 - TA_CURRENT_SEL */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_AD15, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP,
		     39, "TA_CURRENT_SEL"),
	/* [IN---] gpmc_a16 - gpio_40 - FM_INT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_A16,
		     OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     40, "FM_INT"),
	/* [IN---] gpmc_a17 - gpio_41 - 8M_ISP_INT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_A17, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     41, "8M_ISP_INT"),
	/* [--OUT] gpmc_a18 - gpio_42 - FM_RST */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_A18, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     42, "FM_RST"),
	/* [--OUT] gpmc_a19 - gpio_43 - CAM_PMIC_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_A19, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     43, "CAM_PMIC_EN"),
	/* [IN---] gpmc_a20 - gpio_44 - FUEL_ALERT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_A20,
		     OMAP_MUX_MODE3 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     44, "FUEL_ALERT"),
	/* [IN---] gpmc_a21 - gpio_45 - GYRO_INT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_A21, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     45, "GYRO_INT"),
	/* [IN---] gpmc_a22 - gpio_46 - TOUCH_nINT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_A22, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     46, "TOUCH_nINT"),
	/* [--OUT] gpmc_a23 - gpio_47 - UART_SEL */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_A23, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     47, "UART_SEL"),
	/* [--OUT] gpmc_a24 - gpio_48 - MICBIAS_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_A24, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     48, "MICBIAS_EN"),
	/* [--OUT] gpmc_a25 - gpio_49 - EAR_MICBIAS_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_A25, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     49, "EAR_MICBIAS_EN"),
	/* [--OUT] gpmc_ncs0 - gpio_50 - RESET_REQ_N */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NCS0,
		     OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT |
		     OMAP_PIN_OFF_OUTPUT_HIGH,
		     50, "RESET_REQ_N"),
	/* [--OUT] gpmc_ncs1 - gpio_51 - VT_CAM_nSTBY */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NCS1, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     51, "VT_CAM_nSTBY"),
	/* [IN---] gpmc_ncs2 - gpio_52 - GPS_CNTL */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NCS2, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     52, "GPS_CNTL"),
	/* [--OUT] gpmc_ncs3 - gpio_53 - MHL_SEL */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NCS3, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     53, "MHL_SEL"),
	/* [--OUT] gpmc_nwp - gpio_54 - TOUCH_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NWP, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     54, "TOUCH_EN"),
	/* [IN---] gpmc_clk - gpio_55 - JIG_ON_18 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_CLK, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     55, "JIG_ON_18"),
	/* [IN---] gpmc_nadv_ale - gpio_56 - SUSPEND_REQUEST */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NADV_ALE, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     56, "SUSPEND_REQUEST"),
	/* [-----] gpmc_noe -  - HSMMC_CLK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NOE, OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLDOWN,
		     OMAP_MUXTBL_NO_GPIO, "HSMMC_CLK"),
	/* [-----] gpmc_nwe -  - HSMMC_CMD */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NWE,
		     OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_OUTPUT_LOW,
		     OMAP_MUXTBL_NO_GPIO, "HSMMC_CMD"),
	/* [--OUT] gpmc_nbe0_cle - gpio_59 - SENSOR_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NBE0_CLE, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     59, "SENSOR_EN"),
	/* [--OUT] gpmc_nbe1 - gpio_60 - MHL_RST */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NBE1, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     60, "MHL_RST"),
	/* [IN---] gpmc_wait0 - gpio_61 - FUEL_I2C_SCL */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_WAIT0, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP,
		     61, "FUEL_I2C_SCL"),
	/* [IN---] gpmc_wait1 - gpio_62 - FUEL_I2C_SDA */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_WAIT1, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP,
		     62, "FUEL_I2C_SDA"),
	/* [--OUT] gpmc_wait2 - gpio_100 - HDMI_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_WAIT2, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     100, "HDMI_EN"),
	/* [--OUT] gpmc_ncs4 - gpio_101 - 3_TOUCH_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NCS4, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     101, "3_TOUCH_EN"),
	/* [--OUT] gpmc_ncs5 - gpio_102 - 3_TOUCH_LED_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NCS5, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     102, "3_TOUCH_LED_EN"),
	/* [--OUT] gpmc_ncs6 - gpio_103 - BT_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NCS6, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     103, "BT_EN"),
	/* [--OUT] gpmc_ncs7 - gpio_104 - WLAN_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     GPMC_NCS7, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     104, "WLAN_EN"),
	/* [IN---] hdmi_hpd - gpio_63 - HDMI_HPD */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     HDMI_HPD, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP,
		     63, "HDMI_HPD"),
	/* [-----] hdmi_cec - gpio_64 - MHL_WAKE_UP */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     HDMI_CEC, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     64, "MHL_WAKE_UP"),
	/* [-----] hdmi_ddc_scl - gpio_65 - DDC_SCL_3.3V */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     HDMI_DDC_SCL,
		     OMAP_MUX_MODE0 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_INPUT_PULLDOWN,
		     65, "DDC_SCL_3.3V"),
	/* [-----] hdmi_ddc_sda - gpio_66 - DDC_SDA_3.3V */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     HDMI_DDC_SDA,
		     OMAP_MUX_MODE0 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_INPUT_PULLDOWN,
		     66, "DDC_SDA_3.3V"),
	/* [-----] csi21_dx0 - gpi_67 - 8M_CLK_P */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI21_DX0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     67, "8M_CLK_P"),
	/* [-----] csi21_dy0 - gpi_68 - 8M_CLK_N */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI21_DY0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     68, "8M_CLK_N"),
	/* [-----] csi21_dx1 - gpi_69 - 8M_DP_1 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI21_DX1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     69, "8M_DP_1"),
	/* [-----] csi21_dy1 - gpi_70 - 8M_DN_1 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI21_DY1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     70, "8M_DN_1"),
	/* [-----] csi21_dx2 - gpi_71 - 8M_DP_2 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI21_DX2, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     71, "8M_DP_2"),
	/* [-----] csi21_dy2 - gpi_72 - 8M_DN_2 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI21_DY2, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     72, "8M_DN_2"),
	/* [IN---] csi21_dx3 - gpi_73 - HW_REV3 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI21_DX3, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     73, "HW_REV3"),
	/* [IN---] csi21_dy3 - gpi_74 - HW_REV2 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI21_DY3, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     74, "HW_REV2"),
	/* [IN---] csi21_dx4 - gpi_75 - HW_REV1 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI21_DX4, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     75, "HW_REV1"),
	/* [IN---] csi21_dy4 - gpi_76 - HW_REV0 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI21_DY4, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     76, "HW_REV0"),
	/* [-----] csi22_dx0 - gpi_77 - VT_CAM_CLK_P */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI22_DX0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     77, "VT_CAM_CLK_P"),
	/* [-----] csi22_dy0 - gpi_78 - VT_CAM_CLK_N */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI22_DY0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     78, "VT_CAM_CLK_N"),
	/* [-----] csi22_dx1 - gpi_79 - VT_CAM_DP */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI22_DX1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     79, "VT_CAM_DP"),
	/* [-----] csi22_dy1 - gpi_80 - VT_CAM_DN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CSI22_DY1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     80, "VT_CAM_DN"),
	/* [IN---] cam_shutter - gpio_81 - WLAN_HOST_WAKE */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CAM_SHUTTER,
		     OMAP_MUX_MODE3 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     81, "WLAN_HOST_WAKE"),
	/* [--OUT] cam_strobe - gpio_82 - BT_nRST */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CAM_STROBE, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     82, "BT_nRST"),
	/* [IN---] cam_globalreset - gpio_83 - BT_HOST_WAKE */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     CAM_GLOBALRESET,
		     OMAP_MUX_MODE3 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     83, "BT_HOST_WAKE"),
	/* [-----] usbb1_ulpitll_clk - gpio_84 - MIPI_HSI_TX_WAKE */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_CLK,
		     OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLDOWN |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     84, "MIPI_HSI_TX_WAKE"),
	/* [-----] usbb1_ulpitll_stp - gpio_85 - MIPI_HSI_TX_DATA */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_STP, OMAP_MUX_MODE1 | OMAP_PIN_INPUT,
		     85, "MIPI_HSI_TX_DATA"),
	/* [-----] usbb1_ulpitll_dir - gpio_86 - MIPI_HSI_TX_FLG */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_DIR, OMAP_MUX_MODE1 | OMAP_PIN_INPUT,
		     86, "MIPI_HSI_TX_FLG"),
	/* [-----] usbb1_ulpitll_nxt - gpio_87 - MIPI_HSI_TX_RDY */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_NXT,
		     OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT | OMAP_PIN_OFF_OUTPUT_LOW,
		     87, "MIPI_HSI_TX_RDY"),
	/* [-----] usbb1_ulpitll_dat0 - gpio_88 - MIPI_HSI_RX_WAKE */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_DAT0,
		     OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT | OMAP_PIN_OFF_OUTPUT_LOW,
		     88, "MIPI_HSI_RX_WAKE"),
	/* [-----] usbb1_ulpitll_dat1 - gpio_89 - MIPI_HSI_RX_DATA */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_DAT1,
		     OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT | OMAP_PIN_OFF_OUTPUT_LOW,
		     89, "MIPI_HSI_RX_DATA"),
	/* [-----] usbb1_ulpitll_dat2 - gpio_90 - MIPI_HSI_RX_FLG */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_DAT2,
		     OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT | OMAP_PIN_OFF_OUTPUT_LOW,
		     90, "MIPI_HSI_RX_FLG"),
	/* [-----] usbb1_ulpitll_dat3 - gpio_91 - MIPI_HSI_RX_RDY */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_DAT3, OMAP_MUX_MODE1 | OMAP_PIN_INPUT,
		     91, "MIPI_HSI_RX_RDY"),
	/* [IN---] usbb1_ulpitll_dat4 - gpio_92 - BOOT_MODE */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_DAT4, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     92, "BOOT_MODE"),
	/* [--OUT] usbb1_ulpitll_dat5 - gpio_93 - BT_WAKE */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_DAT5, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     93, "BT_WAKE"),
	/* [IN---] usbb1_ulpitll_dat6 - gpio_94 - EAR_SEND_END */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_DAT6,
		     OMAP_MUX_MODE3 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     94, "EAR_SEND_END"),
	/* [-----] usbb1_ulpitll_dat7 - gpio_95 - MOTOR_PWM */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_ULPITLL_DAT7, OMAP_MUX_MODE1 | OMAP_PIN_OUTPUT,
		     95, "MOTOR_PWM"),
	/* [-N-C-] usbb1_hsic_data - gpio_96 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_HSIC_DATA, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     96, "usbb1_hsic_data.nc"),
	/* [-N-C-] usbb1_hsic_strobe - gpio_97 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB1_HSIC_STROBE,
		     OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     97, "usbb1_hsic_strobe.nc"),
	/* [IN---] sim_io - gpio_wk0 - DET_3.5 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SIM_IO,
		     OMAP_MUX_MODE3 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     0, "DET_3.5"),
	/* [IN---] sim_clk - gpio_wk1 - CP_DUMP_INT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SIM_CLK, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLDOWN,
		     1, "CP_DUMP_INT"),
	/* [--OUT] sim_reset - gpio_wk2 - CP_RST */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SIM_RESET,
		     OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT |
		     OMAP_PIN_OFF_OUTPUT_HIGH,
		     2, "CP_RST"),
	/* [IN---] sim_cd - gpio_wk3 - EXT_WAKEUP */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SIM_CD,
		     OMAP_MUX_MODE3 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     3, "EXT_WAKEUP"),
	/* [--OUT] sim_pwrctrl - gpio_wk4 - MOTOR_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SIM_PWRCTRL, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     4, "MOTOR_EN"),
	/* [IN---] usbc1_icusb_dp - gpio_98 - MHL_SDA_1.8V */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBC1_ICUSB_DP, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP,
		     98, "MHL_SDA_1.8V"),
	/* [IN---] usbc1_icusb_dm - gpio_99 - MHL_SCL_1.8V */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBC1_ICUSB_DM, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP,
		     99, "MHL_SCL_1.8V"),
	/* [-----] sdmmc1_clk - gpio_100 - TFLASH_CLK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC1_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN,
		     100, "TFLASH_CLK"),
	/* [-----] sdmmc1_cmd - gpio_101 - TFLASH_CMD */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC1_CMD, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     101, "TFLASH_CMD"),
	/* [-----] sdmmc1_dat0 - gpio_102 - TFLASH_D(0) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC1_DAT0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     102, "TFLASH_D(0)"),
	/* [-----] sdmmc1_dat1 - gpio_103 - TFLASH_D(1) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC1_DAT1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     103, "TFLASH_D(1)"),
	/* [-----] sdmmc1_dat2 - gpio_104 - TFLASH_D(2) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC1_DAT2, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     104, "TFLASH_D(2)"),
	/* [-----] sdmmc1_dat3 - gpio_105 - TFLASH_D(3) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC1_DAT3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     105, "TFLASH_D(3)"),
	/* [-N-C-] sdmmc1_dat4 - gpio_106 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC1_DAT4, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     106, "sdmmc1_dat4.nc"),
	/* [-N-C-] sdmmc1_dat5 - gpio_107 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC1_DAT5, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     107, "sdmmc1_dat5.nc"),
	/* [-N-C-] sdmmc1_dat6 - gpio_108 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC1_DAT6, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     108, "sdmmc1_dat6.nc"),
	/* [-N-C-] sdmmc1_dat7 - gpio_109 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC1_DAT7, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     109, "sdmmc1_dat7.nc"),
	/* [-----] abe_mcbsp2_clkx - gpio_110 - REC_PCM_CLK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_MCBSP2_CLKX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     110, "REC_PCM_CLK"),
	/* [-----] abe_mcbsp2_dr - gpio_111 - REC_PCM_IN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_MCBSP2_DR, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     111, "REC_PCM_IN"),
	/* [-----] abe_mcbsp2_dx - gpio_112 - REC_PCM_OUT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_MCBSP2_DX, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     112, "REC_PCM_OUT"),
	/* [-----] abe_mcbsp2_fsx - gpio_113 - REC_PCM_SYNC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_MCBSP2_FSX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     113, "REC_PCM_SYNC"),
	/* [-----] abe_mcbsp1_clkx - gpio_114 - BT_PCM_CLK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_MCBSP1_CLKX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     114, "BT_PCM_CLK"),
	/* [-----] abe_mcbsp1_dr - gpio_115 - BT_PCM_DOUT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_MCBSP1_DR, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     115, "BT_PCM_DOUT"),
	/* [-----] abe_mcbsp1_dx - gpio_116 - BT_PCM_DIN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_MCBSP1_DX, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     116, "BT_PCM_DIN"),
	/* [-----] abe_mcbsp1_fsx - gpio_117 - BT_PCM_SYNC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_MCBSP1_FSX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     117, "BT_PCM_SYNC"),
	/* [-----] abe_pdm_ul_data -  - PDM_UL_DATA */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_PDM_UL_DATA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN,
		     OMAP_MUXTBL_NO_GPIO, "PDM_UL_DATA"),
	/* [-----] abe_pdm_dl_data -  - PDM_DL_DATA */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_PDM_DL_DATA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN,
		     OMAP_MUXTBL_NO_GPIO, "PDM_DL_DATA"),
	/* [-----] abe_pdm_frame -  - PDM_FRAME */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_PDM_FRAME, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     OMAP_MUXTBL_NO_GPIO, "PDM_FRAME"),
	/* [-----] abe_pdm_lb_clk -  - PDM_CLK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_PDM_LB_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN,
		     OMAP_MUXTBL_NO_GPIO, "PDM_CLK"),
	/* [-----] abe_clks - gpio_118 - ABE_CLKS */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_CLKS, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN,
		     118, "ABE_CLKS"),
	/* [--OUT] abe_dmic_clk1 - gpio_119 - PDA_ACTIVE */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_DMIC_CLK1,
		     OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT | OMAP_PIN_OFF_OUTPUT_LOW,
		     119, "PDA_ACTIVE"),
	/* [IN---] abe_dmic_din1 - gpio_120 - PHONE_ACTIVE */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_DMIC_DIN1, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     120, "PHONE_ACTIVE"),
	/* [IN---] abe_dmic_din2 - gpio_121 - JACK_nINT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_DMIC_DIN2, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     121, "JACK_nINT"),
	/* [IN---] abe_dmic_din3 - gpio_122 - ACC_INT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     ABE_DMIC_DIN3, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     122, "ACC_INT"),
	/* [-----] uart2_cts - gpio_123 - BT_UART_CTS */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     UART2_CTS, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     123, "BT_UART_CTS"),
	/* [-----] uart2_rts - gpio_124 - BT_UART_RTS */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     UART2_RTS, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     124, "BT_UART_RTS"),
	/* [-----] uart2_rx - gpio_125 - BT_UART_RXD */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     UART2_RX,
		     OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     125, "BT_UART_RXD"),
	/* [-----] uart2_tx - gpio_126 - BT_UART_TXD */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     UART2_TX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     126, "BT_UART_TXD"),
	/* [--OUT] hdq_sio - gpio_127 - AUD_PWRON */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     HDQ_SIO, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     127, "AUD_PWRON"),
	/* [-----] i2c1_scl -  - PHEONIX_I2C_SCL */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     I2C1_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     OMAP_MUXTBL_NO_GPIO, "PHEONIX_I2C_SCL"),
	/* [-----] i2c1_sda -  - PHEONIX_I2C_SDA */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     I2C1_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     OMAP_MUXTBL_NO_GPIO, "PHEONIX_I2C_SDA"),
	/* [-----] i2c2_scl - gpio_128 - CAM_I2C_SCL */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     I2C2_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     128, "CAM_I2C_SCL"),
	/* [-----] i2c2_sda - gpio_129 - CAM_I2C_SDA */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     I2C2_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     129, "CAM_I2C_SDA"),
	/* [-----] i2c3_scl - gpio_130 - AP_I2C_SCL */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     I2C3_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     130, "AP_I2C_SCL"),
	/* [-----] i2c3_sda - gpio_131 - AP_I2C_SDA */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     I2C3_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     131, "AP_I2C_SDA"),
	/* [-----] i2c4_scl - gpio_132 - GEN_I2C_SCL */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     I2C4_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     132, "GEN_I2C_SCL"),
	/* [-----] i2c4_sda - gpio_133 - GEN_I2C_SDA */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     I2C4_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     133, "GEN_I2C_SDA"),
	/* [-----] sr_scl -  - PMIC_I2C_SCL */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SR_SCL, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     OMAP_MUXTBL_NO_GPIO, "PMIC_I2C_SCL"),
	/* [-----] sr_sda -  - PMIC_I2C_SDA */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SR_SDA, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     OMAP_MUXTBL_NO_GPIO, "PMIC_I2C_SDA"),
	/* [-N-C-] mcspi1_clk - gpio_134 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     MCSPI1_CLK, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     134, "mcspi1_clk.nc"),
	/* [-N-C-] mcspi1_somi - gpio_135 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     MCSPI1_SOMI, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     135, "mcspi1_somi.nc"),
	/* [-N-C-] mcspi1_simo - gpio_136 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     MCSPI1_SIMO, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     136, "mcspi1_simo.nc"),
	/* [-N-C-] mcspi1_cs0 - gpio_137 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     MCSPI1_CS0, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     137, "mcspi1_cs0.nc"),
	/* [-----] mcspi1_cs1 - gpio_138 - GPS_UART_RXD */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     MCSPI1_CS1, OMAP_MUX_MODE1 | OMAP_PIN_INPUT_PULLDOWN,
		     138, "GPS_UART_RXD"),
	/* [IN---] mcspi1_cs2 - gpio_139 - GPS_UART_CTS */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     MCSPI1_CS2, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP,
		     139, "GPS_UART_CTS"),
	/* [IN---] mcspi1_cs3 - gpio_140 - GPS_UART_RTS */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     MCSPI1_CS3, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP,
		     140, "GPS_UART_RTS"),
	/* [-----] uart3_cts_rctx - gpio_141 - GPS_UART_TXD */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     UART3_CTS_RCTX, OMAP_MUX_MODE1 | OMAP_PIN_INPUT,
		     141, "GPS_UART_TXD"),
	/* [-N-C-] uart3_rts_sd - gpio_142 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     UART3_RTS_SD, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLDOWN,
		     142, "uart3_rts_sd.nc"),
	/* [IN---] uart3_rx_irrx - gpio_143 - AP_FLM_RXD(nc) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     UART3_RX_IRRX, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     143, "AP_FLM_RXD(nc)"),
	/* [IN---] uart3_tx_irtx - gpio_144 - AP_FLM_TXD(nc) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     UART3_TX_IRTX, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     144, "AP_FLM_TXD(nc)"),
	/* [-----] sdmmc5_clk - gpio_145 - WLAN_SD_CLK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC5_CLK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN,
		     145, "WLAN_SD_CLK"),
	/* [-----] sdmmc5_cmd - gpio_146 - WLAN_SD_CMD */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC5_CMD, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     146, "WLAN_SD_CMD"),
	/* [-----] sdmmc5_dat0 - gpio_147 - WLAN_SD_D(0) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC5_DAT0, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     147, "WLAN_SD_D(0)"),
	/* [-----] sdmmc5_dat1 - gpio_148 - WLAN_SD_D(1) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC5_DAT1, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     148, "WLAN_SD_D(1)"),
	/* [-----] sdmmc5_dat2 - gpio_149 - WLAN_SD_D(2) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC5_DAT2, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     149, "WLAN_SD_D(2)"),
	/* [-----] sdmmc5_dat3 - gpio_150 - WLAN_SD_D(3) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SDMMC5_DAT3, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     150, "WLAN_SD_D(3)"),
	/* [-----] mcspi4_clk - gpio_151 - LCD_SCLK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     MCSPI4_CLK, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     151, "LCD_SCLK"),
	/* [-----] mcspi4_simo - gpio_152 - LCD_SDI */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     MCSPI4_SIMO, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     152, "LCD_SDI"),
	/* [--OUT] mcspi4_somi - gpio_153 - 8M_nRST */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     MCSPI4_SOMI, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     153, "8M_nRST"),
	/* [-----] mcspi4_cs0 - gpio_154 - LCD_nCS */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     MCSPI4_CS0, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     154, "LCD_nCS"),
	/* [-----] uart4_rx - gpio_155 - AP_RXD */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     UART4_RX, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN,
		     155, "AP_RXD"),
	/* [-----] uart4_tx - gpio_156 - AP_TXD */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     UART4_TX, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     156, "AP_TXD"),
	/* [IN---] usbb2_ulpitll_clk - gpio_157 - MSENSE_IRQ */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_CLK, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     157, "MSENSE_IRQ"),
	/* [-----] usbb2_ulpitll_stp - gpio_158 - LCD_D(23) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_STP, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     158, "LCD_D(23)"),
	/* [-----] usbb2_ulpitll_dir - gpio_159 - LCD_D(22) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_DIR, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     159, "LCD_D(22)"),
	/* [-----] usbb2_ulpitll_nxt - gpio_160 - LCD_D(21) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_NXT, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     160, "LCD_D(21)"),
	/* [-----] usbb2_ulpitll_dat0 - gpio_161 - LCD_D(20) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_DAT0, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     161, "LCD_D(20)"),
	/* [-----] usbb2_ulpitll_dat1 - gpio_162 - LCD_D(19) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_DAT1, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     162, "LCD_D(19)"),
	/* [-----] usbb2_ulpitll_dat2 - gpio_163 - LCD_D(18) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_DAT2, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     163, "LCD_D(18)"),
	/* [-----] usbb2_ulpitll_dat3 - gpio_164 - LCD_D(15) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_DAT3, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     164, "LCD_D(15)"),
	/* [-----] usbb2_ulpitll_dat4 - gpio_165 - LCD_D(14) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_DAT4, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     165, "LCD_D(14)"),
	/* [-----] usbb2_ulpitll_dat5 - gpio_166 - LCD_D(13) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_DAT5, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     166, "LCD_D(13)"),
	/* [-----] usbb2_ulpitll_dat6 - gpio_167 - LCD_D(12) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_DAT6, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     167, "LCD_D(12)"),
	/* [-----] usbb2_ulpitll_dat7 - gpio_168 - LCD_D(11) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_ULPITLL_DAT7, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     168, "LCD_D(11)"),
	/* [--OUT] usbb2_hsic_data - gpio_169 - OTG_OUT_5V */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_HSIC_DATA, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     169, "OTG_OUT_5V"),
	/* [-N-C-] usbb2_hsic_strobe - gpio_170 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBB2_HSIC_STROBE,
		     OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     170, "usbb2_hsic_strobe.nc"),
	/* [--OUT] kpd_col3 - gpio_171 - USB_OTG_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_COL3, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     171, "USB_OTG_EN"),
	/* [--OUT] kpd_col4 - gpio_172 - AP_AGPS_TSYNC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_COL4, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     172, "AP_AGPS_TSYNC"),
	/* [--OUT] kpd_col5 - gpio_173 - GPS_PWR_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_COL5, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     173, "GPS_PWR_EN"),
	/* [--OUT] kpd_col0 - gpio_174 - VT_CAM_nRST */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_COL0, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     174, "VT_CAM_nRST"),
	/* [-----] kpd_col1 - gpio_0 - KBC(1) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_COL1,
		     OMAP_MUX_MODE0 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     0, "KBC(1)"),
	/* [-N-C-] kpd_col2 - gpio_1 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_COL2, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     1, "kpd_col2.nc"),
	/* [IN---] kpd_row3 - gpio_175 - MHL_INT */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_ROW3, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     175, "MHL_INT"),
	/* [IN---] kpd_row4 - gpio_176 - HOME_KEY */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_ROW4,
		     OMAP_MUX_MODE3 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     176, "HOME_KEY"),
	/* [--OUT] kpd_row5 - gpio_177 - SUB_MICBIAS_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_ROW5, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     177, "SUB_MICBIAS_EN"),
	/* [--OUT] kpd_row0 - gpio_178 - GPS_nRST */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_ROW0, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     178, "GPS_nRST"),
	/* [-----] kpd_row1 - gpio_2 - KBR(1) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_ROW1,
		     OMAP_MUX_MODE0 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     2, "KBR(1)"),
	/* [-----] kpd_row2 - gpio_3 - KBR(2) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     KPD_ROW2,
		     OMAP_MUX_MODE0 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     3, "KBR(2)"),
	/* [-----] usba0_otg_ce -  - USB_CHGEN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBA0_OTG_CE, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     OMAP_MUXTBL_NO_GPIO, "USB_CHGEN"),
	/* [-----] usba0_otg_dp - gpio_179 - AP_D+ */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBA0_OTG_DP, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     179, "AP_D+"),
	/* [-----] usba0_otg_dm - gpio_180 - AP_D- */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     USBA0_OTG_DM, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     180, "AP_D-"),
	/* [-N-C-] fref_xtal_in -  - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     FREF_XTAL_IN, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN,
		     OMAP_MUXTBL_NO_GPIO, "fref_xtal_in.nc"),
	/* [-----] fref_slicer_in - gpi_wk5 - FREF_38.4M_IN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     FREF_SLICER_IN, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     5, "FREF_38.4M_IN"),
	/* [-----] fref_clk_ioreq -  - FREF_CLK_REQ */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     FREF_CLK_IOREQ, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     OMAP_MUXTBL_NO_GPIO, "FREF_CLK_REQ"),
	/* [--OUT] fref_clk0_out - gpio_wk6 - SYS_DRM_MSEC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     FREF_CLK0_OUT, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     6, "SYS_DRM_MSEC"),
	/* [-----] fref_clk1_out - gpio_181 - 8M_MCLK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     FREF_CLK1_OUT,
		     OMAP_MUX_MODE0 | OMAP_PIN_INPUT | OMAP_PIN_OFF_OUTPUT_LOW,
		     181, "8M_MCLK"),
	/* [-----] fref_clk2_out - gpio_182 - VT_CAM_MCLK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     FREF_CLK2_OUT,
		     OMAP_MUX_MODE0 | OMAP_PIN_INPUT | OMAP_PIN_OFF_OUTPUT_LOW,
		     182, "VT_CAM_MCLK"),
	/* [-N-C-] fref_clk3_req - gpio_wk30 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     FREF_CLK3_REQ, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     30, "fref_clk3_req.nc"),
	/* [-N-C-] fref_clk3_out - gpio_wk31 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     FREF_CLK3_OUT, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     31, "fref_clk3_out.nc"),
	/* [-N-C-] fref_clk4_req - gpio_wk7 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     FREF_CLK4_REQ, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     7, "fref_clk4_req.nc"),
	/* [-N-C-] fref_clk4_out - gpio_wk8 - NC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     FREF_CLK4_OUT, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     8, "fref_clk4_out.nc"),
	/* [-----] sys_32k -  - CLK32K_AP */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SYS_32K, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     OMAP_MUXTBL_NO_GPIO, "CLK32K_AP"),
	/* [-----] sys_nrespwron -  - SYS_nRESPWRON */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SYS_NRESPWRON, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     OMAP_MUXTBL_NO_GPIO, "SYS_nRESPWRON"),
	/* [-----] sys_nreswarm -  - nWARM_RESET */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SYS_NRESWARM, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     OMAP_MUXTBL_NO_GPIO, "nWARM_RESET"),
	/* [-----] sys_pwr_req -  - SYS_PREQ */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SYS_PWR_REQ, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     OMAP_MUXTBL_NO_GPIO, "SYS_PREQ"),
	/* [IN---] sys_pwron_reset_out - gpio_wk29 - BAT_REMOVAL */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SYS_PWRON_RESET_OUT, OMAP_MUX_MODE3 | OMAP_PIN_INPUT,
		     29, "BAT_REMOVAL"),
	/* [-----] sys_nirq1 -  - SYS_nIRQ1 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SYS_NIRQ1,
		     OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     OMAP_MUXTBL_NO_GPIO, "SYS_nIRQ1"),
	/* [-----] sys_nirq2 - gpio_183 - SYS_nIRQ2 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SYS_NIRQ2,
		     OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     183, "SYS_nIRQ2"),
	/* [-----] sys_boot0 - gpio_184 - SYS_BOOT0 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SYS_BOOT0, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     184, "SYS_BOOT0"),
	/* [-----] sys_boot1 - gpio_185 - SYS_BOOT1 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SYS_BOOT1, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     185, "SYS_BOOT1"),
	/* [-----] sys_boot2 - gpio_186 - SYS_BOOT2 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SYS_BOOT2, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     186, "SYS_BOOT2"),
	/* [-----] sys_boot3 - gpio_187 - SYS_BOOT3 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SYS_BOOT3, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     187, "SYS_BOOT3"),
	/* [-----] sys_boot4 - gpio_188 - SYS_BOOT4 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SYS_BOOT4, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     188, "SYS_BOOT4"),
	/* [-----] sys_boot5 - gpio_189 - SYS_BOOT5 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     SYS_BOOT5, OMAP_MUX_MODE7 | OMAP_PIN_INPUT_PULLDOWN,
		     189, "SYS_BOOT5"),
	/* [IN---] sys_boot6 - gpio_wk9 - SYS_BOOT6 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SYS_BOOT6, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLDOWN,
		     9, "SYS_BOOT6"),
	/* [IN---] sys_boot7 - gpio_wk10 - SYS_BOOT7 */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     SYS_BOOT7, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP,
		     10, "SYS_BOOT7"),
	/* [-----] jtag_ntrst -  - AP_JTAG_nTRST */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     JTAG_NTRST, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN,
		     OMAP_MUXTBL_NO_GPIO, "AP_JTAG_nTRST"),
	/* [-----] jtag_tck -  - AP_JTAG_TCK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     JTAG_TCK, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLDOWN,
		     OMAP_MUXTBL_NO_GPIO, "AP_JTAG_TCK"),
	/* [-----] jtag_rtck -  - AP_JTAG_RTCK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     JTAG_RTCK, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     OMAP_MUXTBL_NO_GPIO, "AP_JTAG_RTCK"),
	/* [-----] jtag_tms_tmsc -  - AP_JTAG_TMS */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     JTAG_TMS_TMSC, OMAP_MUX_MODE0 | OMAP_PIN_INPUT,
		     OMAP_MUXTBL_NO_GPIO, "AP_JTAG_TMS"),
	/* [-----] jtag_tdi -  - AP_JTAG_TDI */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     JTAG_TDI, OMAP_MUX_MODE0 | OMAP_PIN_INPUT_PULLUP,
		     OMAP_MUXTBL_NO_GPIO, "AP_JTAG_TDI"),
	/* [-----] jtag_tdo -  - AP_JTAG_TDO */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_WKUP,
		     JTAG_TDO, OMAP_MUX_MODE0 | OMAP_PIN_OUTPUT,
		     OMAP_MUXTBL_NO_GPIO, "AP_JTAG_TDO"),
	/* [IN---] dpm_emu0 - gpio_11 - CHG_ING_N */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU0,
		     OMAP_MUX_MODE3 | OMAP_PIN_INPUT |
		     OMAP_PIN_OFF_WAKEUPENABLE,
		     11, "CHG_ING_N"),
	/* [IN---] dpm_emu1 - gpio_12 - TA_nCONNECTED */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU1, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP,
		     12, "TA_nCONNECTED"),
	/* [--OUT] dpm_emu2 - gpio_13 - CHG_EN */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU2, OMAP_MUX_MODE3 | OMAP_PIN_OUTPUT,
		     13, "CHG_EN"),
	/* [-----] dpm_emu3 - gpio_14 - LCD_D(10) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU3, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     14, "LCD_D(10)"),
	/* [-----] dpm_emu4 - gpio_15 - LCD_D(9) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU4, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     15, "LCD_D(9)"),
	/* [-----] dpm_emu5 - gpio_16 - LCD_D(16) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU5, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     16, "LCD_D(16)"),
	/* [-----] dpm_emu6 - gpio_17 - LCD_D(17) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU6, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     17, "LCD_D(17)"),
	/* [-----] dpm_emu7 - gpio_18 - LCD_HSYNC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU7, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     18, "LCD_HSYNC"),
	/* [-----] dpm_emu8 - gpio_19 - LCD_PCLK */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU8, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     19, "LCD_PCLK"),
	/* [-----] dpm_emu9 - gpio_20 - LCD_VSYNC */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU9, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     20, "LCD_VSYNC"),
	/* [-----] dpm_emu10 - gpio_21 - LCD_DE */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU10, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     21, "LCD_DE"),
	/* [-----] dpm_emu11 - gpio_22 - LCD_D(8) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU11, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     22, "LCD_D(8)"),
	/* [-----] dpm_emu12 - gpio_23 - LCD_D(7) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU12, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     23, "LCD_D(7)"),
	/* [-----] dpm_emu13 - gpio_24 - LCD_D(6) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU13, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     24, "LCD_D(6)"),
	/* [-----] dpm_emu14 - gpio_25 - LCD_D(5) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU14, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     25, "LCD_D(5)"),
	/* [-----] dpm_emu15 - gpio_26 - LCD_D(4) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU15, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     26, "LCD_D(4)"),
	/* [-----] dpm_emu16 - gpio_27 - LCD_D(3) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU16, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     27, "LCD_D(3)"),
	/* [-----] dpm_emu17 - gpio_28 - LCD_D(2) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU17, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     28, "LCD_D(2)"),
	/* [-----] dpm_emu18 - gpio_190 - LCD_D(1) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU18, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     190, "LCD_D(1)"),
	/* [-----] dpm_emu19 - gpio_191 - LCD_D(0) */
	OMAP4_MUXTBL(OMAP4_MUXTBL_DOMAIN_CORE,
		     DPM_EMU19, OMAP_MUX_MODE5 | OMAP_PIN_OUTPUT,
		     191, "LCD_D(0)"),
};

add_sec_muxtbl_to_list(SEC_MACHINE_T1, 2, muxtbl);
