#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Dec 21 20:40:12 2024
# Process ID         : 90571
# Current directory  : /home/lukas/fpga_vivado/projects/Divider/execution
# Command line       : vivado -mode batch -source ../tcl_scripts/run_simulation.tcl
# Log file           : /home/lukas/fpga_vivado/projects/Divider/execution/vivado.log
# Journal file       : /home/lukas/fpga_vivado/projects/Divider/execution/vivado.jou
# Running On         : LukasDell
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 5 5625U with Radeon Graphics
# CPU Frequency      : 3476.035 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 24508 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33098 MB
# Available Virtual  : 24496 MB
#-----------------------------------------------------------
source ../tcl_scripts/run_simulation.tcl
# open_project /home/lukas/fpga_vivado/projects/Divider/Divider.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/lukas/fpga_vivado/projects/Divider/Divider.gen/sources_1'.
Scanning sources...
Finished scanning sources
# add_files /home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v
WARNING: [filemgmt 56-12] File '/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v' cannot be added to the project because it already exists in the project, skipping this file
# set_property top Divider_tb [current_fileset -simset]
# compile_simlib
ERROR: [Common 17-163] Missing value for option 'simulator', please type 'compile_simlib -help' for usage info.
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 20:40:19 2024...
