{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543894078675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543894078675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 11:27:58 2018 " "Processing started: Tue Dec 04 11:27:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543894078675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543894078675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543894078675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543894079144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_computer_io.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_computer_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer_io " "Found entity 1: sc_computer_io" {  } { { "source/sc_computer_io.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_computer_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "source/sc_instmen.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_datamem_io.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_datamem_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem_io " "Found entity 1: sc_datamem_io" {  } { { "source/sc_datamem_io.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_datamem_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "source/sc_datamem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "source/sc_cu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "source/sc_cpu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer " "Found entity 1: sc_computer" {  } { { "source/sc_computer.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_computer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "source/dffe32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "source/dff32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_and_mem_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clock_and_mem_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_mem_clock " "Found entity 1: clock_and_mem_clock" {  } { { "source/clock_and_mem_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/clock_and_mem_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "source/cla32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/alu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "source/sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file source/out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port " "Found entity 1: out_port" {  } { { "source/out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file source/io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "source/io_output.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input.v 2 2 " "Found 2 design units, including 2 entities, in source file source/io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file source/in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "source/in_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io.bdf 1 1 " "Found 1 design units, including 1 entities, in source file source/io.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "source/IO.bdf" "" { Schematic "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/IO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer_sim " "Found entity 1: sc_computer_sim" {  } { { "sc_computer_sim.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/sc_computer_sim.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079269 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adr cla32.v(9) " "Verilog HDL Implicit Net warning at cla32.v(9): created implicit net for \"adr\"" {  } { { "source/cla32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/cla32.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894079269 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1543894079269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "source/sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894079269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IO " "Elaborating entity \"IO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543894079347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port out_port:inst6 " "Elaborating entity \"out_port\" for hierarchy \"out_port:inst6\"" {  } { { "source/IO.bdf" "inst6" { Schematic "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/IO.bdf" { { 448 856 1024 528 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port.v(12) " "Verilog HDL assignment warning at out_port.v(12): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543894079362 "|IO|out_port:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port.v(13) " "Verilog HDL assignment warning at out_port.v(13): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543894079362 "|IO|out_port:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port:inst6\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port:inst6\|sevenseg:display_1\"" {  } { { "source/out_port.v" "display_1" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_computer_io sc_computer_io:inst8 " "Elaborating entity \"sc_computer_io\" for hierarchy \"sc_computer_io:inst8\"" {  } { { "source/IO.bdf" "inst8" { Schematic "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/IO.bdf" { { 200 544 784 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cpu sc_computer_io:inst8\|sc_cpu:cpu " "Elaborating entity \"sc_cpu\" for hierarchy \"sc_computer_io:inst8\|sc_cpu:cpu\"" {  } { { "source/sc_computer_io.v" "cpu" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_computer_io.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 sc_computer_io:inst8\|sc_cpu:cpu\|dff32:ip " "Elaborating entity \"dff32\" for hierarchy \"sc_computer_io:inst8\|sc_cpu:cpu\|dff32:ip\"" {  } { { "source/sc_cpu.v" "ip" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cpu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu\"" {  } { { "source/sc_cpu.v" "cu" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 sc_computer_io:inst8\|sc_cpu:cpu\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"sc_computer_io:inst8\|sc_cpu:cpu\|mux2x32:alu_b\"" {  } { { "source/sc_cpu.v" "alu_b" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 sc_computer_io:inst8\|sc_cpu:cpu\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"sc_computer_io:inst8\|sc_cpu:cpu\|mux2x5:reg_wn\"" {  } { { "source/sc_cpu.v" "reg_wn" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 sc_computer_io:inst8\|sc_cpu:cpu\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"sc_computer_io:inst8\|sc_cpu:cpu\|mux4x32:nextpc\"" {  } { { "source/sc_cpu.v" "nextpc" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\"" {  } { { "source/sc_cpu.v" "rf" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079425 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "source/regfile.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543894079440 "|sc_computer|sc_cpu:cpu|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu sc_computer_io:inst8\|sc_cpu:cpu\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"sc_computer_io:inst8\|sc_cpu:cpu\|alu:al_unit\"" {  } { { "source/sc_cpu.v" "al_unit" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_instmem sc_computer_io:inst8\|sc_instmem:imem " "Elaborating entity \"sc_instmem\" for hierarchy \"sc_computer_io:inst8\|sc_instmem:imem\"" {  } { { "source/sc_computer_io.v" "imem" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_computer_io.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom sc_computer_io:inst8\|sc_instmem:imem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"sc_computer_io:inst8\|sc_instmem:imem\|lpm_rom_irom:irom\"" {  } { { "source/sc_instmen.v" "irom" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_instmen.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer_io:inst8\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer_io:inst8\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer_io:inst8\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer_io:inst8\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer_io:inst8\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer_io:inst8\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/sc_instmem.mif " "Parameter \"init_file\" = \"./source/sc_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079487 ""}  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543894079487 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/db/altsyncram_oqi1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1543894079565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oqi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqi1 " "Found entity 1: altsyncram_oqi1" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/db/altsyncram_oqi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqi1 sc_computer_io:inst8\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated " "Elaborating entity \"altsyncram_oqi1\" for hierarchy \"sc_computer_io:inst8\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_datamem_io sc_computer_io:inst8\|sc_datamem_io:dmem " "Elaborating entity \"sc_datamem_io\" for hierarchy \"sc_computer_io:inst8\|sc_datamem_io:dmem\"" {  } { { "source/sc_computer_io.v" "dmem" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_computer_io.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram sc_computer_io:inst8\|sc_datamem_io:dmem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"sc_computer_io:inst8\|sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\"" {  } { { "source/sc_datamem_io.v" "dram" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_datamem_io.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer_io:inst8\|sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer_io:inst8\|sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer_io:inst8\|sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer_io:inst8\|sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer_io:inst8\|sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer_io:inst8\|sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/sc_datamem.mif " "Parameter \"init_file\" = \"./source/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079581 ""}  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543894079581 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_59m1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/db/altsyncram_59m1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1543894079644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59m1 " "Found entity 1: altsyncram_59m1" {  } { { "db/altsyncram_59m1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/db/altsyncram_59m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894079644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894079644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59m1 sc_computer_io:inst8\|sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated " "Elaborating entity \"altsyncram_59m1\" for hierarchy \"sc_computer_io:inst8\|sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output sc_computer_io:inst8\|sc_datamem_io:dmem\|io_output:io_output_reg " "Elaborating entity \"io_output\" for hierarchy \"sc_computer_io:inst8\|sc_datamem_io:dmem\|io_output:io_output_reg\"" {  } { { "source/sc_datamem_io.v" "io_output_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_datamem_io.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg " "Elaborating entity \"io_input\" for hierarchy \"sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\"" {  } { { "source/sc_datamem_io.v" "io_input_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_datamem_io.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\"" {  } { { "source/io_input.v" "io_imput_mux2x32" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079659 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input.v(27) " "Verilog HDL Case Statement warning at io_input.v(27): incomplete case statement has no default case item" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input.v(27) " "Verilog HDL Always Construct warning at io_input.v(27): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input.v(27) " "Inferred latch for \"y\[0\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input.v(27) " "Inferred latch for \"y\[1\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input.v(27) " "Inferred latch for \"y\[2\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input.v(27) " "Inferred latch for \"y\[3\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input.v(27) " "Inferred latch for \"y\[4\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input.v(27) " "Inferred latch for \"y\[5\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input.v(27) " "Inferred latch for \"y\[6\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input.v(27) " "Inferred latch for \"y\[7\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input.v(27) " "Inferred latch for \"y\[8\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input.v(27) " "Inferred latch for \"y\[9\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input.v(27) " "Inferred latch for \"y\[10\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input.v(27) " "Inferred latch for \"y\[11\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input.v(27) " "Inferred latch for \"y\[12\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input.v(27) " "Inferred latch for \"y\[13\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input.v(27) " "Inferred latch for \"y\[14\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input.v(27) " "Inferred latch for \"y\[15\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input.v(27) " "Inferred latch for \"y\[16\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input.v(27) " "Inferred latch for \"y\[17\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input.v(27) " "Inferred latch for \"y\[18\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input.v(27) " "Inferred latch for \"y\[19\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input.v(27) " "Inferred latch for \"y\[20\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input.v(27) " "Inferred latch for \"y\[21\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input.v(27) " "Inferred latch for \"y\[22\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input.v(27) " "Inferred latch for \"y\[23\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input.v(27) " "Inferred latch for \"y\[24\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input.v(27) " "Inferred latch for \"y\[25\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input.v(27) " "Inferred latch for \"y\[26\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input.v(27) " "Inferred latch for \"y\[27\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input.v(27) " "Inferred latch for \"y\[28\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input.v(27) " "Inferred latch for \"y\[29\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input.v(27) " "Inferred latch for \"y\[30\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input.v(27) " "Inferred latch for \"y\[31\]\" at io_input.v(27)" {  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|sc_computer_main:inst|sc_datamem_ver:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_and_mem_clock clock_and_mem_clock:inst3 " "Elaborating entity \"clock_and_mem_clock\" for hierarchy \"clock_and_mem_clock:inst3\"" {  } { { "source/IO.bdf" "inst3" { Schematic "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/IO.bdf" { { 152 184 368 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_port in_port:inst1 " "Elaborating entity \"in_port\" for hierarchy \"in_port:inst1\"" {  } { { "source/IO.bdf" "inst1" { Schematic "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/IO.bdf" { { 248 240 392 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894079659 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[31..5\] in_port.v(3) " "Output port \"out\[31..5\]\" at in_port.v(3) has no driver" {  } { { "source/in_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/in_port.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1543894079659 "|IO|in_port:inst1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:inst6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:inst6\|Mod1\"" {  } { { "source/out_port.v" "Mod1" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894083128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:inst6\|Div0\"" {  } { { "source/out_port.v" "Div0" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894083128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:inst6\|Mod0\"" {  } { { "source/out_port.v" "Mod0" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894083128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:inst5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:inst5\|Mod1\"" {  } { { "source/out_port.v" "Mod1" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894083128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:inst5\|Div0\"" {  } { { "source/out_port.v" "Div0" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894083128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:inst5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:inst5\|Mod0\"" {  } { { "source/out_port.v" "Mod0" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894083128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:inst4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:inst4\|Mod1\"" {  } { { "source/out_port.v" "Mod1" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894083128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:inst4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:inst4\|Div0\"" {  } { { "source/out_port.v" "Div0" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894083128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:inst4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:inst4\|Mod0\"" {  } { { "source/out_port.v" "Mod0" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894083128 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543894083128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port:inst6\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"out_port:inst6\|lpm_divide:Mod1\"" {  } { { "source/out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894083174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port:inst6\|lpm_divide:Mod1 " "Instantiated megafunction \"out_port:inst6\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894083174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894083174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894083174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894083174 ""}  } { { "source/out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543894083174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894083253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894083253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894083268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894083268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894083299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894083299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port:inst6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"out_port:inst6\|lpm_divide:Div0\"" {  } { { "source/out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894083331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port:inst6\|lpm_divide:Div0 " "Instantiated megafunction \"out_port:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894083331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894083331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894083331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543894083331 ""}  } { { "source/out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/out_port.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543894083331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543894083393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543894083393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu\|aluc\[3\]" {  } { { "source/sc_cu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543894084253 ""}  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543894084253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Latch sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu\|aluc\[3\]" {  } { { "source/sc_cu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543894084253 ""}  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543894084253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu\|aluc\[3\]" {  } { { "source/sc_cu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543894084253 ""}  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543894084253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu\|aluc\[3\]" {  } { { "source/sc_cu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543894084253 ""}  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543894084253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch sc_computer_io:inst8\|sc_datamem_io:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu\|aluc\[3\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_io:inst8\|sc_cpu:cpu\|sc_cu:cu\|aluc\[3\]" {  } { { "source/sc_cu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543894084253 ""}  } { { "source/io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/source/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543894084253 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543894089455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543894091986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543894091986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5521 " "Implemented 5521 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543894092486 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543894092486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5403 " "Implemented 5403 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543894092486 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1543894092486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543894092486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543894092533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 11:28:12 2018 " "Processing ended: Tue Dec 04 11:28:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543894092533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543894092533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543894092533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543894092533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543894094439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543894094455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 11:28:14 2018 " "Processing started: Tue Dec 04 11:28:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543894094455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543894094455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543894094455 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543894094549 ""}
{ "Info" "0" "" "Project  = sc_computer" {  } {  } 0 0 "Project  = sc_computer" 0 0 "Fitter" 0 0 1543894094549 ""}
{ "Info" "0" "" "Revision = sc_computer" {  } {  } 0 0 "Revision = sc_computer" 0 0 "Fitter" 0 0 1543894094549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1543894094752 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sc_computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"sc_computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543894094814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543894094861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543894094861 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543894095361 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543894096002 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543894096064 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1543894103224 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1543894103240 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1543894103410 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_and_mem_clock:inst3\|clock_out~CLKENA0 1024 global CLKCTRL_G2 " "clock_and_mem_clock:inst3\|clock_out~CLKENA0 with 1024 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1543894103421 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1543894103421 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 1024 global CLKCTRL_G4 " "reset~inputCLKENA0 with 1024 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1543894103421 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1543894103421 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sc_computer_io:inst8\|sc_datamem_io:dmem\|dmem_clk~CLKENA0 138 global CLKCTRL_G3 " "sc_computer_io:inst8\|sc_datamem_io:dmem\|dmem_clk~CLKENA0 with 138 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1543894103421 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1543894103421 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1543894103421 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1543894103594 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543894103606 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1543894106362 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543894106367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543894106368 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~139  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|Add0~139  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Mux28~2  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|Mux28~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~15  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~15  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~18  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~23  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~26  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~26  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~27  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight0~15  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight0~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~0  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~13  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~14  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~16  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~17  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~18  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~22  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~25  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~26  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~27  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~29  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~2  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~36  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~37  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~40  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~42  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~44  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~47  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~47  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894106427 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543894106427 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543894106449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543894106450 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543894106452 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543894106527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543894106534 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543894106543 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543894106550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543894106550 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543894106556 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543894106927 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543894106934 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543894106934 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543894107372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543894114113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543894116674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543894116690 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543894127481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543894127481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543894129890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.3% " "2e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1543894142073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543894144222 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543894144222 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1543894279206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:10 " "Fitter routing operations ending: elapsed time is 00:03:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543894324615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543894324617 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543894324617 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "12.02 " "Total time spent on timing analysis during the Fitter is 12.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543894330679 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543894330835 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1543894330835 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543894334474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543894334556 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1543894334556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543894337885 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543894345202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/sc_computer.fit.smsg " "Generated suppressed messages file C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/sc_computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543894346436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6288 " "Peak virtual memory: 6288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543894348364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 11:32:28 2018 " "Processing ended: Tue Dec 04 11:32:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543894348364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:14 " "Elapsed time: 00:04:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543894348364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:08 " "Total CPU time (on all processors): 00:05:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543894348364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543894348364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543894350312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543894350313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 11:32:30 2018 " "Processing started: Tue Dec 04 11:32:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543894350313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543894350313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543894350313 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543894359843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543894362968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 11:32:42 2018 " "Processing ended: Tue Dec 04 11:32:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543894362968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543894362968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543894362968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543894362968 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543894363782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543894365000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543894365001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 11:32:44 2018 " "Processing started: Tue Dec 04 11:32:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543894365001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543894365001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sc_computer -c sc_computer " "Command: quartus_sta sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543894365001 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1543894365108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543894366184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543894366236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543894366236 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1543894367648 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543894367791 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543894367791 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367831 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_and_mem_clock:inst3\|clock_out clock_and_mem_clock:inst3\|clock_out " "create_clock -period 1.000 -name clock_and_mem_clock:inst3\|clock_out clock_and_mem_clock:inst3\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367831 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " "create_clock -period 1.000 -name sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367831 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367831 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~139  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|Add0~139  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Mux28~2  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|Mux28~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~15  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~18  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~23  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~24  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~24  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~26  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~26  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~27  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight0~15  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~0  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~13  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~14  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~18  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~20  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~22  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~25  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~26  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~36  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~36  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~37  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~40  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~42  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~46  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367847 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1543894367847 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1543894367859 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543894367860 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543894367862 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1543894367874 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543894368681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543894368681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.061 " "Worst-case setup slack is -22.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.061          -24007.478 clock_and_mem_clock:inst3\|clock_out  " "  -22.061          -24007.478 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.665             -87.028 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -17.665             -87.028 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.411           -2065.539 clk  " "  -15.411           -2065.539 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894368685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.969 " "Worst-case hold slack is -6.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.969            -706.818 clk  " "   -6.969            -706.818 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.762             -27.022 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -5.762             -27.022 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.487            -600.157 clock_and_mem_clock:inst3\|clock_out  " "   -3.487            -600.157 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894368843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543894368848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543894368853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.986 " "Worst-case minimum pulse width slack is -4.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.986            -564.936 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -4.986            -564.936 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -812.870 clock_and_mem_clock:inst3\|clock_out  " "   -2.174            -812.870 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -428.297 clk  " "   -2.174            -428.297 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894368857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894368857 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1543894370134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1543894370196 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1543894370196 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1543894375017 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~139  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|Add0~139  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Mux28~2  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|Mux28~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~15  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~18  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~23  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~24  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~24  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~26  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~26  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~27  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight0~15  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~0  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~13  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~14  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~18  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~20  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~22  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~25  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~26  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~36  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~36  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~37  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~40  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~42  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~46  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375341 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1543894375341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543894375538 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543894375538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.225 " "Worst-case setup slack is -22.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.225          -24142.641 clock_and_mem_clock:inst3\|clock_out  " "  -22.225          -24142.641 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.777             -87.531 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -17.777             -87.531 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.790           -2105.500 clk  " "  -15.790           -2105.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894375541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.699 " "Worst-case hold slack is -6.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.699            -681.294 clk  " "   -6.699            -681.294 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.869             -27.324 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -5.869             -27.324 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.361            -562.240 clock_and_mem_clock:inst3\|clock_out  " "   -3.361            -562.240 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894375636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543894375640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543894375643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.006 " "Worst-case minimum pulse width slack is -5.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.006            -581.668 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -5.006            -581.668 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -795.894 clock_and_mem_clock:inst3\|clock_out  " "   -2.174            -795.894 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -433.597 clk  " "   -2.174            -433.597 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894375648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894375648 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1543894376770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1543894376930 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1543894376930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1543894381488 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~139  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|Add0~139  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Mux28~2  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|Mux28~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~15  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~18  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~23  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~24  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~24  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~26  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~26  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~27  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight0~15  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~0  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~13  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~14  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~18  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~20  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~22  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~25  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~26  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~36  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~36  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~37  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~40  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~42  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~46  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381827 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1543894381827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543894381927 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543894381927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.980 " "Worst-case setup slack is -13.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.980          -15264.033 clock_and_mem_clock:inst3\|clock_out  " "  -13.980          -15264.033 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.205           -1456.287 clk  " "  -11.205           -1456.287 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.176             -55.213 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -11.176             -55.213 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894381931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894381931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.775 " "Worst-case hold slack is -3.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.775             -18.012 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.775             -18.012 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.752            -377.693 clk  " "   -3.752            -377.693 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.887            -216.681 clock_and_mem_clock:inst3\|clock_out  " "   -1.887            -216.681 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894382034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894382034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543894382039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543894382043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.104 " "Worst-case minimum pulse width slack is -3.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894382047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894382047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.104            -300.593 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.104            -300.593 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894382047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -427.489 clk  " "   -2.174            -427.489 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894382047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -195.821 clock_and_mem_clock:inst3\|clock_out  " "   -2.174            -195.821 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894382047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894382047 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1543894383182 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~139  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|Add0~139  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst8\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|Mux28~2  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|Mux28~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~15  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~18  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~23  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~24  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~24  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~26  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~26  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~27  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftLeft0~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight0~15  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~0  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~13  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~14  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~18  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~18  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~20  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~22  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~25  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~26  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~36  from: dataf  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~36  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~37  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~40  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~42  from: dataa  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~44  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~46  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout " "Cell: inst8\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383808 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1543894383808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543894383925 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543894383925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.084 " "Worst-case setup slack is -13.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.084          -14310.404 clock_and_mem_clock:inst3\|clock_out  " "  -13.084          -14310.404 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.603           -1377.150 clk  " "  -10.603           -1377.150 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.572             -52.238 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -10.572             -52.238 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894383930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894383930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.550 " "Worst-case hold slack is -3.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894384028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894384028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.550            -360.091 clk  " "   -3.550            -360.091 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894384028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.505             -16.637 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.505             -16.637 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894384028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.837            -293.584 clock_and_mem_clock:inst3\|clock_out  " "   -1.837            -293.584 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894384028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894384028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543894384033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543894384037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.809 " "Worst-case minimum pulse width slack is -2.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894384043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894384043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.809            -268.382 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -2.809            -268.382 sc_computer_io:inst8\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894384043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -430.257 clk  " "   -2.174            -430.257 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894384043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -181.122 clock_and_mem_clock:inst3\|clock_out  " "   -2.174            -181.122 clock_and_mem_clock:inst3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543894384043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543894384043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543894387262 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543894387264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5115 " "Peak virtual memory: 5115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543894387581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 11:33:07 2018 " "Processing ended: Tue Dec 04 11:33:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543894387581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543894387581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543894387581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543894387581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543894389874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543894389874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 11:33:09 2018 " "Processing started: Tue Dec 04 11:33:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543894389874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543894389874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543894389874 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1543894391223 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sc_computer.vo C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/simulation/modelsim/ simulation " "Generated file sc_computer.vo in folder \"C:/Users/princehaohao/Desktop/FPGA/sc_computer_student/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543894392446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543894392594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 11:33:12 2018 " "Processing ended: Tue Dec 04 11:33:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543894392594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543894392594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543894392594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543894392594 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543894393288 ""}
