$date
	Thu Oct 29 16:13:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module a1 $end
$var wire 4 & D [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 4 ' Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1100 &
1%
1$
0#
b1100 "
b0 !
$end
#1
1#
#2
1#
#3
0#
#4
0#
#5
b110 !
b110 '
1#
b110 "
b110 &
0%
0$
#6
1#
#7
0#
#8
0#
#9
1#
#10
b1111 !
b1111 '
1#
b1111 "
b1111 &
1%
#11
0#
