
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.055823                       # Number of seconds simulated
sim_ticks                                 55823138800                       # Number of ticks simulated
final_tick                                55823138800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224174                       # Simulator instruction rate (inst/s)
host_op_rate                                   385590                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              262348708                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686088                       # Number of bytes of host memory used
host_seconds                                   212.78                       # Real time elapsed on the host
sim_insts                                    47700244                       # Number of instructions simulated
sim_ops                                      82046706                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           400                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            73856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          4155648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             4229504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        73856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          73856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks        32192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            32192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1154                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             64932                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                66086                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            503                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 503                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             1323036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            74443109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               75766144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        1323036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1323036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           576678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                576678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           576678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            1323036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           74443109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              76342823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        66086                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         503                       # Number of write requests accepted
system.mem_ctrl.readBursts                     132172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1006                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 4229504                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    31456                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  4229504                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 32192                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              16506                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              16542                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              16516                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              16512                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              16464                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              16582                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              16542                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              16508                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                100                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                132                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                161                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                108                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                100                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                150                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                124                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                108                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    55823053600                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                 132172                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                  1006                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    65783                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    65799                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      284                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      271                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       19                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                       16                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      54                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      54                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      60                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      60                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      60                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        13243                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     321.696292                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    267.023333                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    165.315314                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63             33      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127          707      5.34%      5.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         3887     29.35%     34.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          168      1.27%     36.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319          595      4.49%     40.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           85      0.64%     41.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447         3685     27.83%     69.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           40      0.30%     69.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575         4043     30.53%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         13243                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           59                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     2240.033898                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      32.679016                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   15605.563559                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-4095            57     96.61%     96.61% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-8191            1      1.69%     98.31% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::118784-122879            1      1.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             59                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           59                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.661017                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.633775                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.975743                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                40     67.80%     67.80% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                18     30.51%     98.31% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      1.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             59                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                    2032565252                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               5006435252                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   991290000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15378.18                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     7500.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37878.18                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         75.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      75.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.79                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.78                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       12.75                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                    119104                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      802                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.11                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 79.72                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      838322.45                       # Average gap between requests
system.mem_ctrl.pageHitRate                     90.03                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              40302583.566000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              14190817.401600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             227027297.683200                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy            1515856.776000                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          111735526.140000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          158749800.804000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          5791914.374400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     135823512.242880                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     26854.339680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      226723160.112960                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            921887323.440720                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower              16.514430                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           51757163200                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      30044600                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      522997500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   40194350300                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     13160744                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     3512895400                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  11549690256                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      82                       # Number of BP lookups
system.cpu.branchPred.condPredicted                82                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                32                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   37                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              37                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               37                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26909323                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7334875                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2851                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        116849                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    18313225                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            90                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     55823138800                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        139557847                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    47700244                       # Number of instructions committed
system.cpu.committedOps                      82046706                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      13323093                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               2.925726                       # CPI: cycles per instruction
system.cpu.ipc                               0.341795                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1287      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50852257     61.98%     61.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1192      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1131      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2227      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               23853209     29.07%     91.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite               7334237      8.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               782      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 82046706                       # Class of committed instruction
system.cpu.tickCycles                       126506531                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        13051316                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1278653                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.973302                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32897451                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1279677                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.707621                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         328570000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.973302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          650                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69759639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69759639                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     26840515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26840515                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6056936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6056936                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32897451                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32897451                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32897451                       # number of overall hits
system.cpu.dcache.overall_hits::total        32897451                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        64845                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64845                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1277685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1277685                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1342530                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1342530                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1342530                       # number of overall misses
system.cpu.dcache.overall_misses::total       1342530                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    834710000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    834710000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21906050400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21906050400                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  22740760400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22740760400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  22740760400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22740760400                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26905360                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26905360                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34239981                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34239981                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34239981                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34239981                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002410                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.174199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.174199                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.039209                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039209                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.039209                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039209                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12872.388002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12872.388002                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17145.110415                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17145.110415                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16938.735373                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16938.735373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16938.735373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16938.735373                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1276747                       # number of writebacks
system.cpu.dcache.writebacks::total           1276747                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        62833                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62833                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        62853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        62853                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62853                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        64825                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        64825                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1214852                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1214852                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1279677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1279677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1279677                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1279677                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    781127200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    781127200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  16281764800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16281764800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  17062892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17062892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  17062892000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17062892000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.165633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.165633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037374                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037374                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.037374                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037374                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12049.783263                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12049.783263                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13402.262004                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13402.262004                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13333.749063                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13333.749063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13333.749063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13333.749063                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               734                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.537070                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18311985                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1239                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14779.648910                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   494.537070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.965893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36627689                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36627689                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     18311985                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18311985                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18311985                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18311985                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18311985                       # number of overall hits
system.cpu.icache.overall_hits::total        18311985                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1240                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1240                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1240                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1240                       # number of overall misses
system.cpu.icache.overall_misses::total          1240                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    109732000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109732000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    109732000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109732000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    109732000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109732000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18313225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18313225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18313225                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18313225                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18313225                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18313225                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 88493.548387                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88493.548387                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 88493.548387                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88493.548387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 88493.548387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88493.548387                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1240                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1240                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    108740800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108740800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    108740800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108740800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    108740800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108740800                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 87694.193548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87694.193548                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 87694.193548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87694.193548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 87694.193548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87694.193548                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        2560304                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests      1279389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              232                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               66064                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1277250                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4755                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq            1214852                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp           1214852                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          66065                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3213                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3838007                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3841220                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        79296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    163611136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                163690432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              2618                       # Total snoops (count)
system.l2bus.snoopTraffic                       32192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1283535                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000186                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.013644                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1283296     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                      239      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1283535                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           2045519200                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1486800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          1535612400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 2618                       # number of replacements
system.l2cache.tags.tagsinuse            55095.335641                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2494114                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                66086                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                37.740429                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   653.451822                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 54441.883819                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.009971                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.830717                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.840688                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        63468                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        63123                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.968445                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             20548478                       # Number of tag accesses
system.l2cache.tags.data_accesses            20548478                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks      1276747                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1276747                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data       1151847                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1151847                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           85                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        62898                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        62983                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               85                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data          1214745                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1214830                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              85                       # number of overall hits
system.l2cache.overall_hits::cpu.data         1214745                       # number of overall hits
system.l2cache.overall_hits::total            1214830                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        63005                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          63005                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1155                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1927                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3082                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1155                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          64932                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             66087                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1155                       # number of overall misses
system.l2cache.overall_misses::cpu.data         64932                       # number of overall misses
system.l2cache.overall_misses::total            66087                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   5148425200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   5148425200                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    106536800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    174988800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    281525600                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    106536800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   5323414000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5429950800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    106536800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   5323414000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5429950800                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks      1276747                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1276747                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data      1214852                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1214852                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1240                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        64825                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        66065                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1240                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data      1279677                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1280917                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1240                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data      1279677                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1280917                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.051862                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.051862                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.931452                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.029726                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.046651                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.931452                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.050741                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.051594                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.931452                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.050741                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.051594                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 81714.549639                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 81714.549639                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 92239.653680                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 90808.925791                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 91345.100584                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 92239.653680                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 81984.445266                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82163.675155                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 92239.653680                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 81984.445266                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82163.675155                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             503                       # number of writebacks
system.l2cache.writebacks::total                  503                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           98                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           98                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        63005                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        63005                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1155                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1927                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3082                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1155                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        64932                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        66087                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1155                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        64932                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        66087                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   4644385200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   4644385200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     97304800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    159572800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    256877600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     97304800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   4803958000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4901262800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     97304800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   4803958000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   4901262800                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.051862                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.051862                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.931452                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.029726                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.046651                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.931452                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.050741                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.051594                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.931452                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.050741                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.051594                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 73714.549639                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 73714.549639                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 84246.580087                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 82808.925791                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83347.696301                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84246.580087                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 73984.445266                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74163.796208                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84246.580087                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 73984.445266                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74163.796208                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         68569                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  55823138800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3081                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          503                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1980                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63005                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63005                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3081                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       134655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       134655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 134655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      4261696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      4261696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4261696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             66086                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   66086    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               66086                       # Request fanout histogram
system.membus.reqLayer2.occupancy            28232400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          140578424                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
