{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1400064175246 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "osc EP3C25Q240C8 " "Selected device EP3C25Q240C8 for design \"osc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1400064175292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400064175373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400064175374 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1400064175617 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1400064175632 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400064175963 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400064175963 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1400064175963 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7873 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400064175972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7875 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400064175972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7877 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400064175972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7879 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400064175972 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1400064175972 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1400064175975 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1400064175989 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400064177634 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400064177634 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400064177634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400064177634 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400064177634 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1400064177634 ""}
{ "Info" "ISTA_SDC_FOUND" "proc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'proc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1400064177657 ""}
{ "Info" "ISTA_SDC_FOUND" "proc/synthesis/submodules/proc_PROC.sdc " "Reading SDC File: 'proc/synthesis/submodules/proc_PROC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1400064177667 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_s9j:auto_generated\|counter_reg_bit\[10\] " "Node: lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_s9j:auto_generated\|counter_reg_bit\[10\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1400064177695 "|osc|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_s9j:auto_generated|counter_reg_bit[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1400064177696 "|osc|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1400064177730 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1400064177730 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1400064177730 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1400064177731 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400064177731 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400064177731 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400064177731 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1400064177731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400064178039 ""}  } { { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 104 -104 72 120 "clk" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7849 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400064178039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400064178039 ""}  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7537 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400064178039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_compare0:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_kfj:auto_generated\|ageb  " "Automatically promoted node lpm_compare0:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_kfj:auto_generated\|ageb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400064178039 ""}  } { { "db/cmpr_kfj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_kfj.tdf" 42 2 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_compare0:inst3|lpm_compare:LPM_COMPARE_component|cmpr_kfj:auto_generated|ageb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 397 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400064178039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proc:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node proc:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400064178040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node proc:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 4075 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400064178040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|grant_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|grant_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 48 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|grant_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 4101 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400064178040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_PROC:proc\|W_rf_wren " "Destination node proc:inst\|proc_PROC:proc\|W_rf_wren" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3740 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_PROC:proc|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 2643 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400064178040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/program files/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_PROC:proc|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 1784 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400064178040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|r_wen_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|r_wen_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 164 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|r_wen_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 5627 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400064178040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|ROM_ctrl_tcm_chipselect_n_outen_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|ROM_ctrl_tcm_chipselect_n_outen_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 114 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|ROM_ctrl_tcm_chipselect_n_outen_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 5628 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400064178040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|RAM_ctrl_tcm_chipselect_n_outen_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|RAM_ctrl_tcm_chipselect_n_outen_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 139 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|RAM_ctrl_tcm_chipselect_n_outen_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 5629 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400064178040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400064178040 ""}  } { { "proc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 416 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400064178040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|resetrequest  " "Automatically promoted node proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400064178042 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 184 -1 0 } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|resetrequest" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_PROC:proc|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 1790 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400064178042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1400064178904 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400064178914 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400064178915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400064178926 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400064178940 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1400064178949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1400064178950 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1400064178963 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1400064179041 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1400064179051 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1400064179051 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400064179267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1400064181802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400064183181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1400064183224 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1400064184615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400064184616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1400064185604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1400064188690 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1400064188690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400064189438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1400064189442 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1400064189442 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1400064189442 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1400064189580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400064189635 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400064190650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400064190693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400064191756 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400064192973 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "45 Cyclone III " "45 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rom_cs 3.3-V LVCMOS 135 " "Pin rom_cs uses I/O standard 3.3-V LVCMOS at 135" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rom_cs } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rom_cs" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 368 -104 72 384 "rom_cs" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rom_cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_cs 3.3-V LVCMOS 134 " "Pin ram_cs uses I/O standard 3.3-V LVCMOS at 134" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ram_cs } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_cs" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 384 -104 72 400 "ram_cs" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rw 3.3-V LVCMOS 128 " "Pin rw uses I/O standard 3.3-V LVCMOS at 128" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rw } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rw" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 400 -104 72 416 "rw" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[15\] 3.3-V LVCMOS 93 " "Pin AB\[15\] uses I/O standard 3.3-V LVCMOS at 93" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[15] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[15\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[14\] 3.3-V LVCMOS 94 " "Pin AB\[14\] uses I/O standard 3.3-V LVCMOS at 94" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[14] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[14\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[13\] 3.3-V LVCMOS 95 " "Pin AB\[13\] uses I/O standard 3.3-V LVCMOS at 95" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[13] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[13\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[12\] 3.3-V LVCMOS 98 " "Pin AB\[12\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[12] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[12\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[11\] 3.3-V LVCMOS 99 " "Pin AB\[11\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[11] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[11\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[10\] 3.3-V LVCMOS 100 " "Pin AB\[10\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[10] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[10\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[9\] 3.3-V LVCMOS 103 " "Pin AB\[9\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[9] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[9\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[8\] 3.3-V LVCMOS 106 " "Pin AB\[8\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[8] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[8\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[7\] 3.3-V LVCMOS 107 " "Pin AB\[7\] uses I/O standard 3.3-V LVCMOS at 107" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[7] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[7\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[6\] 3.3-V LVCMOS 108 " "Pin AB\[6\] uses I/O standard 3.3-V LVCMOS at 108" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[6] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[6\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[5\] 3.3-V LVCMOS 109 " "Pin AB\[5\] uses I/O standard 3.3-V LVCMOS at 109" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[5] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[5\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[4\] 3.3-V LVCMOS 110 " "Pin AB\[4\] uses I/O standard 3.3-V LVCMOS at 110" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[4] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[4\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[3\] 3.3-V LVCMOS 111 " "Pin AB\[3\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[3] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[3\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[2\] 3.3-V LVCMOS 112 " "Pin AB\[2\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[2] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[2\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[1\] 3.3-V LVCMOS 113 " "Pin AB\[1\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[1] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[1\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[0\] 3.3-V LVCMOS 114 " "Pin AB\[0\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[0] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[0\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 -104 72 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gen_pb_0 3.3-V LVCMOS 240 " "Pin gen_pb_0 uses I/O standard 3.3-V LVCMOS at 240" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { gen_pb_0 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gen_pb_0" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 632 -104 72 648 "gen_pb_0" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gen_pb_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[7\] 3.3-V LVCMOS 166 " "Pin DB\[7\] uses I/O standard 3.3-V LVCMOS at 166" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[7] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[7\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 -104 72 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[6\] 3.3-V LVCMOS 167 " "Pin DB\[6\] uses I/O standard 3.3-V LVCMOS at 167" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[6] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[6\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 -104 72 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[5\] 3.3-V LVCMOS 168 " "Pin DB\[5\] uses I/O standard 3.3-V LVCMOS at 168" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[5] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[5\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 -104 72 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[4\] 3.3-V LVCMOS 169 " "Pin DB\[4\] uses I/O standard 3.3-V LVCMOS at 169" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[4] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[4\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 -104 72 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[3\] 3.3-V LVCMOS 171 " "Pin DB\[3\] uses I/O standard 3.3-V LVCMOS at 171" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[3] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[3\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 -104 72 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[2\] 3.3-V LVCMOS 173 " "Pin DB\[2\] uses I/O standard 3.3-V LVCMOS at 173" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[2] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[2\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 -104 72 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[1\] 3.3-V LVCMOS 176 " "Pin DB\[1\] uses I/O standard 3.3-V LVCMOS at 176" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[1] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[1\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 -104 72 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[0\] 3.3-V LVCMOS 177 " "Pin DB\[0\] uses I/O standard 3.3-V LVCMOS at 177" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[0] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[0\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 -104 72 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS 31 " "Pin clk uses I/O standard 3.3-V LVCMOS at 31" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 104 -104 72 120 "clk" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gen_pb_2 3.3-V LVCMOS 235 " "Pin gen_pb_2 uses I/O standard 3.3-V LVCMOS at 235" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { gen_pb_2 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gen_pb_2" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 1304 -96 72 1320 "gen_pb_2" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gen_pb_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gen_pb_4 3.3-V LVCMOS 237 " "Pin gen_pb_4 uses I/O standard 3.3-V LVCMOS at 237" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { gen_pb_4 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gen_pb_4" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 1976 -96 72 1992 "gen_pb_4" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gen_pb_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gen_pb_3 3.3-V LVCMOS 236 " "Pin gen_pb_3 uses I/O standard 3.3-V LVCMOS at 236" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { gen_pb_3 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gen_pb_3" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 1640 -96 72 1656 "gen_pb_3" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gen_pb_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gen_pb_6 3.3-V LVCMOS 239 " "Pin gen_pb_6 uses I/O standard 3.3-V LVCMOS at 239" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { gen_pb_6 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gen_pb_6" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 2680 -96 72 2696 "gen_pb_6" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gen_pb_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gen_pb_5 3.3-V LVCMOS 238 " "Pin gen_pb_5 uses I/O standard 3.3-V LVCMOS at 238" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { gen_pb_5 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gen_pb_5" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 2360 -96 72 2376 "gen_pb_5" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gen_pb_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot_enc_A4 3.3-V LVCMOS 50 " "Pin rot_enc_A4 uses I/O standard 3.3-V LVCMOS at 50" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rot_enc_A4 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_enc_A4" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 4352 -88 80 4368 "rot_enc_A4" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rot_enc_A4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot_enc_B4 3.3-V LVCMOS 51 " "Pin rot_enc_B4 uses I/O standard 3.3-V LVCMOS at 51" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rot_enc_B4 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_enc_B4" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 4496 -88 80 4512 "rot_enc_B4" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rot_enc_B4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot_enc_A3 3.3-V LVCMOS 46 " "Pin rot_enc_A3 uses I/O standard 3.3-V LVCMOS at 46" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rot_enc_A3 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_enc_A3" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 4032 -88 80 4048 "rot_enc_A3" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rot_enc_A3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot_enc_B3 3.3-V LVCMOS 49 " "Pin rot_enc_B3 uses I/O standard 3.3-V LVCMOS at 49" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rot_enc_B3 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_enc_B3" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 4176 -88 80 4192 "rot_enc_B3" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rot_enc_B3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot_enc_A2 3.3-V LVCMOS 44 " "Pin rot_enc_A2 uses I/O standard 3.3-V LVCMOS at 44" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rot_enc_A2 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_enc_A2" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 3712 -88 80 3728 "rot_enc_A2" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rot_enc_A2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot_enc_B2 3.3-V LVCMOS 45 " "Pin rot_enc_B2 uses I/O standard 3.3-V LVCMOS at 45" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rot_enc_B2 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_enc_B2" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 3856 -88 80 3872 "rot_enc_B2" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rot_enc_B2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot_enc_A1 3.3-V LVCMOS 41 " "Pin rot_enc_A1 uses I/O standard 3.3-V LVCMOS at 41" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rot_enc_A1 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_enc_A1" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 3392 -88 80 3408 "rot_enc_A1" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rot_enc_A1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot_enc_B1 3.3-V LVCMOS 43 " "Pin rot_enc_B1 uses I/O standard 3.3-V LVCMOS at 43" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rot_enc_B1 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_enc_B1" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 3536 -88 80 3552 "rot_enc_B1" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rot_enc_B1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot_enc_A0 3.3-V LVCMOS 38 " "Pin rot_enc_A0 uses I/O standard 3.3-V LVCMOS at 38" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rot_enc_A0 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_enc_A0" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 3072 -88 80 3088 "rot_enc_A0" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rot_enc_A0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot_enc_B0 3.3-V LVCMOS 39 " "Pin rot_enc_B0 uses I/O standard 3.3-V LVCMOS at 39" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rot_enc_B0 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rot_enc_B0" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 3216 -88 80 3232 "rot_enc_B0" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rot_enc_B0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gen_pb_1 3.3-V LVCMOS 234 " "Pin gen_pb_1 uses I/O standard 3.3-V LVCMOS at 234" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { gen_pb_1 } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gen_pb_1" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 968 -96 72 984 "gen_pb_1" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gen_pb_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400064193874 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1400064193874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.fit.smsg " "Generated suppressed messages file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1400064194274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "787 " "Peak virtual memory: 787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400064195558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 03:43:15 2014 " "Processing ended: Wed May 14 03:43:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400064195558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400064195558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400064195558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1400064195558 ""}
