
Circuit 1 cell pfet_05v0 and Circuit 2 cell pfet_06v0 are black boxes.
Warning: Equate pins:  cell pfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_05v0                       |Circuit 2: pfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_05v0 and pfet_06v0 are equivalent.

Circuit 1 cell nfet_05v0 and Circuit 2 cell nfet_06v0 are black boxes.
Warning: Equate pins:  cell nfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_05v0                       |Circuit 2: nfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_05v0 and nfet_06v0 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.

Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
pfet_05v0 (2)                              |pfet_06v0 (2)                              
nfet_05v0 (2)                              |nfet_06v0 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
A2                                         |A2                                         
VPW                                        |VPW                                        
A1                                         |A1                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__nand2_1$2 and gf180mcu_fd_sc_mcu9t5v0__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1$3 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
nfet_05v0 (8)                              |nfet_06v0 (8)                              
pfet_05v0 (8)                              |pfet_06v0 (8)                              
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
E                                          |E                                          
D                                          |D                                          
Q                                          |Q                                          
VPW                                        |VPW                                        
VNW                                        |VNW                                        
VSS                                        |VSS                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__latq_1$1 and gf180mcu_fd_sc_mcu9t5v0__latq_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1$4 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: DFF_2phase_1$1                  |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__nand2_1$2 (1)     |gf180mcu_fd_sc_mcu9t5v0__nand2_1 (1)       
gf180mcu_fd_sc_mcu9t5v0__inv_1$3 (1)       |gf180mcu_fd_sc_mcu9t5v0__inv_1 (1)         
gf180mcu_fd_sc_mcu9t5v0__latq_1$1 (2)      |gf180mcu_fd_sc_mcu9t5v0__latq_1 (2)        
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: DFF_2phase_1$1                  |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
Q                                          |Q                                          
D                                          |D                                          
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
gated_control                              |gated_control                              
EN                                         |EN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes DFF_2phase_1$1 and DFF_2phase_1 are equivalent.
Flattening unmatched subcell nfet$1 in circuit swmatrix_Tgate (0)(1 instance)
Flattening unmatched subcell pfet$1 in circuit swmatrix_Tgate (0)(1 instance)

Class swmatrix_Tgate (0):  Merged 22 parallel devices.
Subcircuit summary:
Circuit 1: swmatrix_Tgate                  |Circuit 2: swmatrix_Tgate                  
-------------------------------------------|-------------------------------------------
nfet_03v3 (6->1)                           |nfet_03v3 (1)                              
gf180mcu_fd_sc_mcu9t5v0__inv_1$4 (1)       |gf180mcu_fd_sc_mcu9t5v0__inv_1 (1)         
pfet_03v3 (18->1)                          |pfet_03v3 (1)                              
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: swmatrix_Tgate                  |Circuit 2: swmatrix_Tgate                  
-------------------------------------------|-------------------------------------------
gated_control                              |gated_control                              
T1                                         |T1                                         
T2                                         |T2                                         
VSS                                        |VSS                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes swmatrix_Tgate and swmatrix_Tgate are equivalent.

Subcircuit summary:
Circuit 1: ShiftReg_row_10_2               |Circuit 2: ShiftReg_row_10_2               
-------------------------------------------|-------------------------------------------
DFF_2phase_1$1 (10)                        |DFF_2phase_1 (10)                          
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 26                         |Number of nets: 26                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ShiftReg_row_10_2               |Circuit 2: ShiftReg_row_10_2               
-------------------------------------------|-------------------------------------------
Q[1]                                       |Q[1]                                       
Q[2]                                       |Q[2]                                       
Q[3]                                       |Q[3]                                       
Q[4]                                       |Q[4]                                       
Q[5]                                       |Q[5]                                       
Q[6]                                       |Q[6]                                       
Q[7]                                       |Q[7]                                       
Q[8]                                       |Q[8]                                       
Q[9]                                       |Q[9]                                       
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
EN                                         |EN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
D_in                                       |D_in                                       
gc[1]                                      |gc[1]                                      
gc[2]                                      |gc[2]                                      
gc[3]                                      |gc[3]                                      
gc[4]                                      |gc[4]                                      
gc[5]                                      |gc[5]                                      
gc[6]                                      |gc[6]                                      
gc[7]                                      |gc[7]                                      
gc[8]                                      |gc[8]                                      
gc[9]                                      |gc[9]                                      
Q[10]                                      |Q[10]                                      
gc[10]                                     |gc[10]                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ShiftReg_row_10_2 and ShiftReg_row_10_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__and2_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__and2_1 
-------------------------------------------|-------------------------------------------
pfet_05v0 (3)                              |pfet_06v0 (3)                              
nfet_05v0 (3)                              |nfet_06v0 (3)                              
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__and2_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__and2_1 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
VSS                                        |VSS                                        
A2                                         |A2                                         
Z                                          |Z                                          
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__and2_1 and gf180mcu_fd_sc_mcu9t5v0__and2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1$5 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1$6 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
pfet_05v0 (2)                              |pfet_06v0 (2)                              
nfet_05v0 (2)                              |nfet_06v0 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
A2                                         |A2                                         
VPW                                        |VPW                                        
A1                                         |A1                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__nand2_1$3 and gf180mcu_fd_sc_mcu9t5v0__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: swmatrix_row_10                 |Circuit 2: swmatrix_row_10                 
-------------------------------------------|-------------------------------------------
swmatrix_Tgate (10)                        |swmatrix_Tgate (10)                        
ShiftReg_row_10_2 (1)                      |ShiftReg_row_10_2 (1)                      
Number of devices: 11                      |Number of devices: 11                      
Number of nets: 37                         |Number of nets: 37                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: swmatrix_row_10                 |Circuit 2: swmatrix_row_10                 
-------------------------------------------|-------------------------------------------
ShiftReg_row_10_2_0/D_in                   |D_in **Mismatch**                          
d_out                                      |D_out                                      
ShiftReg_row_10_2_0/PHI_1                  |PHI_1 **Mismatch**                         
ShiftReg_row_10_2_0/PHI_2                  |PHI_2 **Mismatch**                         
ShiftReg_row_10_2_0/EN                     |enable **Mismatch**                        
BUS[1]                                     |BUS[1]                                     
BUS[2]                                     |BUS[2]                                     
BUS[4]                                     |BUS[4]                                     
BUS[6]                                     |BUS[6]                                     
BUS[5]                                     |BUS[5]                                     
BUS[3]                                     |BUS[3]                                     
BUS[8]                                     |BUS[8]                                     
BUS[10]                                    |BUS[10]                                    
BUS[9]                                     |BUS[9]                                     
BUS[7]                                     |BUS[7]                                     
pin                                        |pin                                        
swmatrix_Tgate_9/VDD                       |VDD **Mismatch**                           
VSUBS                                      |VSS **Mismatch**                           
---------------------------------------------------------------------------------------
Cell pin lists for swmatrix_row_10 and swmatrix_row_10 altered to match.
Device classes swmatrix_row_10 and swmatrix_row_10 are equivalent.

Subcircuit summary:
Circuit 1: En_clk_din                      |Circuit 2: En_clk_din                      
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__and2_1 (2)        |gf180mcu_fd_sc_mcu9t5v0__and2_1 (2)        
gf180mcu_fd_sc_mcu9t5v0__inv_1$5 (2)       |gf180mcu_fd_sc_mcu9t5v0__inv_1 (2)         
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: En_clk_din                      |Circuit 2: En_clk_din                      
-------------------------------------------|-------------------------------------------
vdd                                        |VDD                                        
vss                                        |VSS                                        
d_in                                       |D_in                                       
clk                                        |clk                                        
data_in                                    |Data_in                                    
clock                                      |clock                                      
Enable                                     |enable                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes En_clk_din and En_clk_din are equivalent.

Subcircuit summary:
Circuit 1: NO_ClkGen                       |Circuit 2: NO_ClkGen                       
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__inv_1$6 (18)      |gf180mcu_fd_sc_mcu9t5v0__inv_1 (18)        
gf180mcu_fd_sc_mcu9t5v0__nand2_1$3 (2)     |gf180mcu_fd_sc_mcu9t5v0__nand2_1 (2)       
Number of devices: 20                      |Number of devices: 20                      
Number of nets: 23                         |Number of nets: 23                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: NO_ClkGen                       |Circuit 2: NO_ClkGen                       
-------------------------------------------|-------------------------------------------
clk                                        |CLK                                        
vdd                                        |VDD                                        
vss                                        |VSS                                        
phi_2                                      |PHI_2                                      
phi_1                                      |PHI_1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes NO_ClkGen and NO_ClkGen are equivalent.

Subcircuit summary:
Circuit 1: swmatrix_24_by_10               |Circuit 2: swmatrix_24_by_10               
-------------------------------------------|-------------------------------------------
swmatrix_row_10 (24)                       |swmatrix_row_10 (24)                       
En_clk_din (1)                             |En_clk_din (1)                             
NO_ClkGen (1)                              |NO_ClkGen (1)                              
Number of devices: 26                      |Number of devices: 26                      
Number of nets: 67                         |Number of nets: 67                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: swmatrix_24_by_10               |Circuit 2: swmatrix_24_by_10               
-------------------------------------------|-------------------------------------------
vdd                                        |VDD                                        
vss                                        |VSS                                        
Enable                                     |enable                                     
BUS[1]                                     |BUS[1]                                     
BUS[2]                                     |BUS[2]                                     
BUS[3]                                     |BUS[3]                                     
BUS[4]                                     |BUS[4]                                     
BUS[5]                                     |BUS[5]                                     
BUS[6]                                     |BUS[6]                                     
BUS[7]                                     |BUS[7]                                     
BUS[8]                                     |BUS[8]                                     
BUS[9]                                     |BUS[9]                                     
BUS[10]                                    |BUS[10]                                    
PIN[1]                                     |PIN[1]                                     
PIN[23]                                    |PIN[23]                                    
PIN[2]                                     |PIN[2]                                     
PIN[3]                                     |PIN[3]                                     
PIN[21]                                    |PIN[21]                                    
PIN[4]                                     |PIN[4]                                     
PIN[19]                                    |PIN[19]                                    
PIN[5]                                     |PIN[5]                                     
PIN[6]                                     |PIN[6]                                     
PIN[7]                                     |PIN[7]                                     
PIN[17]                                    |PIN[17]                                    
PIN[8]                                     |PIN[8]                                     
PIN[15]                                    |PIN[15]                                    
PIN[10]                                    |PIN[10]                                    
PIN[13]                                    |PIN[13]                                    
PIN[12]                                    |PIN[12]                                    
PIN[11]                                    |PIN[11]                                    
PIN[14]                                    |PIN[14]                                    
PIN[9]                                     |PIN[9]                                     
PIN[16]                                    |PIN[16]                                    
PIN[18]                                    |PIN[18]                                    
PIN[20]                                    |PIN[20]                                    
PIN[22]                                    |PIN[22]                                    
D_out                                      |D_out                                      
PIN[24]                                    |PIN[24]                                    
clk                                        |clk                                        
d_in                                       |D_in                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes swmatrix_24_by_10 and swmatrix_24_by_10 are equivalent.

Final result: Circuits match uniquely.
.
