// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "07/14/2022 11:27:11"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module de10_lite (
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW);
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
input 	[1:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;

// Design Ports Information
// DRAM_ADDR[0]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_LDQM	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_UDQM	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \DRAM_DQ[0]~output_o ;
wire \DRAM_DQ[1]~output_o ;
wire \DRAM_DQ[2]~output_o ;
wire \DRAM_DQ[3]~output_o ;
wire \DRAM_DQ[4]~output_o ;
wire \DRAM_DQ[5]~output_o ;
wire \DRAM_DQ[6]~output_o ;
wire \DRAM_DQ[7]~output_o ;
wire \DRAM_DQ[8]~output_o ;
wire \DRAM_DQ[9]~output_o ;
wire \DRAM_DQ[10]~output_o ;
wire \DRAM_DQ[11]~output_o ;
wire \DRAM_DQ[12]~output_o ;
wire \DRAM_DQ[13]~output_o ;
wire \DRAM_DQ[14]~output_o ;
wire \DRAM_DQ[15]~output_o ;
wire \DRAM_ADDR[0]~output_o ;
wire \DRAM_ADDR[1]~output_o ;
wire \DRAM_ADDR[2]~output_o ;
wire \DRAM_ADDR[3]~output_o ;
wire \DRAM_ADDR[4]~output_o ;
wire \DRAM_ADDR[5]~output_o ;
wire \DRAM_ADDR[6]~output_o ;
wire \DRAM_ADDR[7]~output_o ;
wire \DRAM_ADDR[8]~output_o ;
wire \DRAM_ADDR[9]~output_o ;
wire \DRAM_ADDR[10]~output_o ;
wire \DRAM_ADDR[11]~output_o ;
wire \DRAM_ADDR[12]~output_o ;
wire \DRAM_BA[0]~output_o ;
wire \DRAM_BA[1]~output_o ;
wire \DRAM_CAS_N~output_o ;
wire \DRAM_CKE~output_o ;
wire \DRAM_CLK~output_o ;
wire \DRAM_CS_N~output_o ;
wire \DRAM_LDQM~output_o ;
wire \DRAM_RAS_N~output_o ;
wire \DRAM_UDQM~output_o ;
wire \DRAM_WE_N~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \KEY[0]~input_o ;
wire \cpu1|counter|dataTemp[0]~5_combout ;
wire \cpu1|InstReg|immediate[0]~feeder_combout ;
wire \SW[0]~input_o ;
wire \cpu1|controller|state.DECODE~feeder_combout ;
wire \cpu1|controller|state.DECODE~q ;
wire \cpu1|ROM|rom~2_combout ;
wire \cpu1|ROM|rom~4_combout ;
wire \cpu1|InstReg|opCode[2]~feeder_combout ;
wire \cpu1|ROM|rom~3_combout ;
wire \cpu1|InstReg|opCode[1]~feeder_combout ;
wire \cpu1|ALU|Mux4~0_combout ;
wire \cpu1|ROM|rom~5_combout ;
wire \cpu1|InstReg|opCode[4]~feeder_combout ;
wire \cpu1|ROM|rom~6_combout ;
wire \cpu1|ROM|rom~7_combout ;
wire \cpu1|InstReg|opCode[6]~feeder_combout ;
wire \cpu1|controller|Selector5~0_combout ;
wire \cpu1|controller|state.ID_IMED~q ;
wire \cpu1|controller|state.WAIT_STATE~feeder_combout ;
wire \cpu1|controller|state.WAIT_STATE~q ;
wire \cpu1|controller|Equal10~0_combout ;
wire \cpu1|controller|Selector11~0_combout ;
wire \cpu1|controller|state.JUMP_COMPL~q ;
wire \cpu1|controller|Equal12~0_combout ;
wire \cpu1|controller|Selector14~0_combout ;
wire \cpu1|controller|Selector14~1_combout ;
wire \cpu1|controller|state.ERROR~q ;
wire \cpu1|controller|Selector4~0_combout ;
wire \cpu1|controller|state.ALU_EXE~feeder_combout ;
wire \cpu1|controller|state.ALU_EXE~q ;
wire \cpu1|controller|Selector12~0_combout ;
wire \cpu1|controller|state.WR_BK_REG1~q ;
wire \cpu1|controller|state.STOP~feeder_combout ;
wire \cpu1|controller|state.STOP~q ;
wire \cpu1|controller|state.MEM_CALC~0_combout ;
wire \cpu1|controller|state.MEM_CALC~q ;
wire \cpu1|controller|Selector8~0_combout ;
wire \cpu1|controller|state.MEM_WR~q ;
wire \cpu1|controller|Selector13~0_combout ;
wire \cpu1|controller|state.WR_BK_REG2~q ;
wire \cpu1|controller|Selector2~0_combout ;
wire \cpu1|controller|Selector2~1_combout ;
wire \cpu1|controller|state.FETCH~q ;
wire \cpu1|counter|dataTemp[5]~7_combout ;
wire \cpu1|counter|dataTemp[0]~6 ;
wire \cpu1|counter|dataTemp[1]~8_combout ;
wire \cpu1|counter|dataTemp[1]~9 ;
wire \cpu1|counter|dataTemp[2]~10_combout ;
wire \cpu1|counter|dataTemp[2]~11 ;
wire \cpu1|counter|dataTemp[3]~12_combout ;
wire \cpu1|counter|dataTemp[3]~13 ;
wire \cpu1|counter|dataTemp[4]~14_combout ;
wire \cpu1|ROM|rom~0_combout ;
wire \cpu1|ROM|rom~1_combout ;
wire \cpu1|led_display_inst|hex0[1]~feeder_combout ;
wire \SW[1]~input_o ;
wire \cpu1|led_display_inst|Mux4~0_combout ;
wire \cpu1|led_display_inst|hex0[3]~feeder_combout ;
wire \cpu1|led_display_inst|Mux2~0_combout ;
wire \cpu1|led_display_inst|Mux0~0_combout ;
wire \cpu1|led_display_inst|hex1[1]~feeder_combout ;
wire \cpu1|led_display_inst|hex1[2]~feeder_combout ;
wire \cpu1|led_display_inst|hex1[3]~feeder_combout ;
wire \cpu1|led_display_inst|hex1[6]~feeder_combout ;
wire \cpu1|led_display_inst|Mux19~0_combout ;
wire \cpu1|led_display_inst|Mux19~1_combout ;
wire \cpu1|led_display_inst|Mux19~2_combout ;
wire \cpu1|led_display_inst|hex2[4]~feeder_combout ;
wire \cpu1|led_display_inst|hex2[5]~feeder_combout ;
wire \cpu1|led_display_inst|Mux14~0_combout ;
wire \cpu1|led_display_inst|Mux27~0_combout ;
wire \cpu1|led_display_inst|Mux26~0_combout ;
wire \cpu1|led_display_inst|hex3[1]~feeder_combout ;
wire \cpu1|led_display_inst|hex3[3]~feeder_combout ;
wire \cpu1|led_display_inst|hex3[4]~feeder_combout ;
wire \cpu1|led_display_inst|hex3[5]~feeder_combout ;
wire \cpu1|led_display_inst|hex3[6]~feeder_combout ;
wire \cpu1|mux|Mux6~2_combout ;
wire \cpu1|controller|WideOr11~combout ;
wire \cpu1|ALU|Mux8~0_combout ;
wire \cpu1|ALU|Mux12~0_combout ;
wire \cpu1|mux|Mux7~1_combout ;
wire \cpu1|mux|Mux7~2_combout ;
wire \cpu1|ALU|Mux15~0_combout ;
wire \cpu1|controller|aluOp[5]~0_combout ;
wire \cpu1|ALU|Add0~0_combout ;
wire \cpu1|mux|Mux7~0_combout ;
wire \cpu1|mux|Mux7~3_combout ;
wire \cpu1|controller|WideOr12~0_combout ;
wire \cpu1|ALU|Add0~1 ;
wire \cpu1|ALU|Add0~2_combout ;
wire \cpu1|mux|Mux6~3_combout ;
wire \cpu1|mux|Mux6~0_combout ;
wire \cpu1|mux|Mux6~1_combout ;
wire \cpu1|mux|Mux6~4_combout ;
wire \cpu1|ALU|Mux14~0_combout ;
wire \cpu1|ALU|Add0~3 ;
wire \cpu1|ALU|Add0~4_combout ;
wire \cpu1|mux|Mux5~0_combout ;
wire \cpu1|mux|Mux5~1_combout ;
wire \cpu1|ALU|Mux13~0_combout ;
wire \cpu1|ALU|Add0~5 ;
wire \cpu1|ALU|Add0~6_combout ;
wire \cpu1|mux|Mux4~0_combout ;
wire \cpu1|mux|Mux4~1_combout ;
wire \cpu1|led_display_inst|Mux34~0_combout ;
wire \cpu1|led_display_inst|Mux33~0_combout ;
wire \cpu1|led_display_inst|Mux32~0_combout ;
wire \cpu1|led_display_inst|Mux31~0_combout ;
wire \cpu1|led_display_inst|Mux30~0_combout ;
wire \cpu1|led_display_inst|Mux29~0_combout ;
wire \cpu1|led_display_inst|hex4[5]~feeder_combout ;
wire \cpu1|led_display_inst|Mux28~0_combout ;
wire \cpu1|ALU|Mux9~0_combout ;
wire \cpu1|mux|Mux1~3_combout ;
wire \cpu1|ALU|Mux11~0_combout ;
wire \cpu1|ALU|Add0~7 ;
wire \cpu1|ALU|Add0~8_combout ;
wire \cpu1|mux|Mux3~0_combout ;
wire \cpu1|mux|Mux3~1_combout ;
wire \cpu1|ALU|Add0~9 ;
wire \cpu1|ALU|Add0~10_combout ;
wire \cpu1|mux|Mux2~0_combout ;
wire \cpu1|mux|Mux2~1_combout ;
wire \cpu1|ALU|Mux10~0_combout ;
wire \cpu1|ALU|Add0~11 ;
wire \cpu1|ALU|Add0~12_combout ;
wire \cpu1|mux|Mux1~2_combout ;
wire \cpu1|ALU|Mux8~1_combout ;
wire \cpu1|ALU|Add0~13 ;
wire \cpu1|ALU|Add0~14_combout ;
wire \cpu1|mux|Mux0~3_combout ;
wire \cpu1|mux|Mux0~2_combout ;
wire \cpu1|led_display_inst|Mux41~0_combout ;
wire \cpu1|led_display_inst|Mux40~0_combout ;
wire \cpu1|led_display_inst|Mux39~0_combout ;
wire \cpu1|led_display_inst|Mux38~0_combout ;
wire \cpu1|led_display_inst|Mux37~0_combout ;
wire \cpu1|led_display_inst|Mux36~0_combout ;
wire \cpu1|led_display_inst|Mux35~0_combout ;
wire [7:0] \cpu1|counter|dataTemp ;
wire [7:0] \cpu1|led_display_inst|hex5 ;
wire [7:0] \cpu1|led_display_inst|hex0 ;
wire [7:0] \cpu1|led_display_inst|hex1 ;
wire [7:0] \cpu1|led_display_inst|hex2 ;
wire [7:0] \cpu1|led_display_inst|hex3 ;
wire [7:0] \cpu1|reg1|regOut ;
wire [7:0] \cpu1|led_display_inst|hex4 ;
wire [15:0] \cpu1|ROM|romOut ;
wire [7:0] \cpu1|InstReg|immediate ;
wire [7:0] \cpu1|reg2|regOut ;
wire [7:0] \cpu1|InstReg|opCode ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_LDQM~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_RAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_UDQM~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\cpu1|led_display_inst|hex0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\cpu1|led_display_inst|hex0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\cpu1|led_display_inst|hex0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\cpu1|led_display_inst|hex0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\cpu1|led_display_inst|hex0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\cpu1|led_display_inst|hex1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\cpu1|led_display_inst|hex1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\cpu1|led_display_inst|hex1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\cpu1|led_display_inst|hex1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\cpu1|led_display_inst|hex2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\cpu1|led_display_inst|hex2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\cpu1|led_display_inst|hex2 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\cpu1|led_display_inst|hex2 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\cpu1|led_display_inst|hex2 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\cpu1|led_display_inst|hex2 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\cpu1|led_display_inst|hex3 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\cpu1|led_display_inst|hex3 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\cpu1|led_display_inst|hex3 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\cpu1|led_display_inst|hex3 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\cpu1|led_display_inst|hex3 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\cpu1|led_display_inst|hex3 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\cpu1|led_display_inst|hex4 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\cpu1|led_display_inst|hex4 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\cpu1|led_display_inst|hex4 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\cpu1|led_display_inst|hex4 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\cpu1|led_display_inst|hex4 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\cpu1|led_display_inst|hex4 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(!\cpu1|led_display_inst|hex4 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\cpu1|led_display_inst|hex5 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\cpu1|led_display_inst|hex5 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\cpu1|led_display_inst|hex5 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\cpu1|led_display_inst|hex5 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\cpu1|led_display_inst|hex5 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\cpu1|led_display_inst|hex5 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(!\cpu1|led_display_inst|hex5 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N14
fiftyfivenm_lcell_comb \cpu1|counter|dataTemp[0]~5 (
// Equation(s):
// \cpu1|counter|dataTemp[0]~5_combout  = \cpu1|counter|dataTemp [0] $ (VCC)
// \cpu1|counter|dataTemp[0]~6  = CARRY(\cpu1|counter|dataTemp [0])

	.dataa(\cpu1|counter|dataTemp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|counter|dataTemp[0]~5_combout ),
	.cout(\cpu1|counter|dataTemp[0]~6 ));
// synopsys translate_off
defparam \cpu1|counter|dataTemp[0]~5 .lut_mask = 16'h55AA;
defparam \cpu1|counter|dataTemp[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N8
fiftyfivenm_lcell_comb \cpu1|InstReg|immediate[0]~feeder (
// Equation(s):
// \cpu1|InstReg|immediate[0]~feeder_combout  = \cpu1|ROM|romOut [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|InstReg|immediate[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|InstReg|immediate[0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|InstReg|immediate[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N28
fiftyfivenm_lcell_comb \cpu1|controller|state.DECODE~feeder (
// Equation(s):
// \cpu1|controller|state.DECODE~feeder_combout  = \cpu1|controller|state.FETCH~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|controller|state.FETCH~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|controller|state.DECODE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|state.DECODE~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|controller|state.DECODE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N29
dffeas \cpu1|controller|state.DECODE (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|state.DECODE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.DECODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.DECODE .is_wysiwyg = "true";
defparam \cpu1|controller|state.DECODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N26
fiftyfivenm_lcell_comb \cpu1|ROM|rom~2 (
// Equation(s):
// \cpu1|ROM|rom~2_combout  = (\cpu1|counter|dataTemp [2] & (!\cpu1|counter|dataTemp [3] & (!\cpu1|counter|dataTemp [4] & !\cpu1|counter|dataTemp [1])))

	.dataa(\cpu1|counter|dataTemp [2]),
	.datab(\cpu1|counter|dataTemp [3]),
	.datac(\cpu1|counter|dataTemp [4]),
	.datad(\cpu1|counter|dataTemp [1]),
	.cin(gnd),
	.combout(\cpu1|ROM|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ROM|rom~2 .lut_mask = 16'h0002;
defparam \cpu1|ROM|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N0
fiftyfivenm_lcell_comb \cpu1|ROM|rom~4 (
// Equation(s):
// \cpu1|ROM|rom~4_combout  = (\cpu1|counter|dataTemp [0] & \cpu1|ROM|rom~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|counter|dataTemp [0]),
	.datad(\cpu1|ROM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu1|ROM|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ROM|rom~4 .lut_mask = 16'hF000;
defparam \cpu1|ROM|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N1
dffeas \cpu1|ROM|romOut[8] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ROM|rom~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ROM|romOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ROM|romOut[8] .is_wysiwyg = "true";
defparam \cpu1|ROM|romOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N8
fiftyfivenm_lcell_comb \cpu1|InstReg|opCode[2]~feeder (
// Equation(s):
// \cpu1|InstReg|opCode[2]~feeder_combout  = \cpu1|ROM|romOut [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ROM|romOut [8]),
	.cin(gnd),
	.combout(\cpu1|InstReg|opCode[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|InstReg|opCode[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|InstReg|opCode[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N9
dffeas \cpu1|InstReg|opCode[2] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|InstReg|opCode[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.FETCH~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|InstReg|opCode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|InstReg|opCode[2] .is_wysiwyg = "true";
defparam \cpu1|InstReg|opCode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N22
fiftyfivenm_lcell_comb \cpu1|ROM|rom~3 (
// Equation(s):
// \cpu1|ROM|rom~3_combout  = (!\cpu1|counter|dataTemp [0] & \cpu1|ROM|rom~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|counter|dataTemp [0]),
	.datad(\cpu1|ROM|rom~2_combout ),
	.cin(gnd),
	.combout(\cpu1|ROM|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ROM|rom~3 .lut_mask = 16'h0F00;
defparam \cpu1|ROM|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N23
dffeas \cpu1|ROM|romOut[3] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ROM|rom~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ROM|romOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ROM|romOut[3] .is_wysiwyg = "true";
defparam \cpu1|ROM|romOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
fiftyfivenm_lcell_comb \cpu1|InstReg|opCode[1]~feeder (
// Equation(s):
// \cpu1|InstReg|opCode[1]~feeder_combout  = \cpu1|ROM|romOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|InstReg|opCode[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|InstReg|opCode[1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|InstReg|opCode[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N19
dffeas \cpu1|InstReg|opCode[1] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|InstReg|opCode[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.FETCH~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|InstReg|opCode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|InstReg|opCode[1] .is_wysiwyg = "true";
defparam \cpu1|InstReg|opCode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N4
fiftyfivenm_lcell_comb \cpu1|ALU|Mux4~0 (
// Equation(s):
// \cpu1|ALU|Mux4~0_combout  = (!\cpu1|InstReg|opCode [2] & !\cpu1|InstReg|opCode [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|InstReg|opCode [2]),
	.datad(\cpu1|InstReg|opCode [1]),
	.cin(gnd),
	.combout(\cpu1|ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ALU|Mux4~0 .lut_mask = 16'h000F;
defparam \cpu1|ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N4
fiftyfivenm_lcell_comb \cpu1|ROM|rom~5 (
// Equation(s):
// \cpu1|ROM|rom~5_combout  = (!\cpu1|counter|dataTemp [4] & (!\cpu1|counter|dataTemp [2] & (\cpu1|counter|dataTemp [0] & !\cpu1|counter|dataTemp [3])))

	.dataa(\cpu1|counter|dataTemp [4]),
	.datab(\cpu1|counter|dataTemp [2]),
	.datac(\cpu1|counter|dataTemp [0]),
	.datad(\cpu1|counter|dataTemp [3]),
	.cin(gnd),
	.combout(\cpu1|ROM|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ROM|rom~5 .lut_mask = 16'h0010;
defparam \cpu1|ROM|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N7
dffeas \cpu1|ROM|romOut[12] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\cpu1|ROM|rom~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ROM|romOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ROM|romOut[12] .is_wysiwyg = "true";
defparam \cpu1|ROM|romOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N6
fiftyfivenm_lcell_comb \cpu1|InstReg|opCode[4]~feeder (
// Equation(s):
// \cpu1|InstReg|opCode[4]~feeder_combout  = \cpu1|ROM|romOut [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ROM|romOut [12]),
	.cin(gnd),
	.combout(\cpu1|InstReg|opCode[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|InstReg|opCode[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|InstReg|opCode[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N7
dffeas \cpu1|InstReg|opCode[4] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|InstReg|opCode[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.FETCH~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|InstReg|opCode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|InstReg|opCode[4] .is_wysiwyg = "true";
defparam \cpu1|InstReg|opCode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N10
fiftyfivenm_lcell_comb \cpu1|ROM|rom~6 (
// Equation(s):
// \cpu1|ROM|rom~6_combout  = (\cpu1|counter|dataTemp [2]) # ((\cpu1|counter|dataTemp [3]) # ((\cpu1|counter|dataTemp [1] & \cpu1|counter|dataTemp [0])))

	.dataa(\cpu1|counter|dataTemp [2]),
	.datab(\cpu1|counter|dataTemp [1]),
	.datac(\cpu1|counter|dataTemp [0]),
	.datad(\cpu1|counter|dataTemp [3]),
	.cin(gnd),
	.combout(\cpu1|ROM|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ROM|rom~6 .lut_mask = 16'hFFEA;
defparam \cpu1|ROM|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N16
fiftyfivenm_lcell_comb \cpu1|ROM|rom~7 (
// Equation(s):
// \cpu1|ROM|rom~7_combout  = (!\cpu1|counter|dataTemp [4] & !\cpu1|ROM|rom~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|counter|dataTemp [4]),
	.datad(\cpu1|ROM|rom~6_combout ),
	.cin(gnd),
	.combout(\cpu1|ROM|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ROM|rom~7 .lut_mask = 16'h000F;
defparam \cpu1|ROM|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N17
dffeas \cpu1|ROM|romOut[13] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ROM|rom~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ROM|romOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ROM|romOut[13] .is_wysiwyg = "true";
defparam \cpu1|ROM|romOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
fiftyfivenm_lcell_comb \cpu1|InstReg|opCode[6]~feeder (
// Equation(s):
// \cpu1|InstReg|opCode[6]~feeder_combout  = \cpu1|ROM|romOut [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ROM|romOut [13]),
	.cin(gnd),
	.combout(\cpu1|InstReg|opCode[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|InstReg|opCode[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|InstReg|opCode[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N21
dffeas \cpu1|InstReg|opCode[6] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|InstReg|opCode[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.FETCH~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|InstReg|opCode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|InstReg|opCode[6] .is_wysiwyg = "true";
defparam \cpu1|InstReg|opCode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N30
fiftyfivenm_lcell_comb \cpu1|controller|Selector5~0 (
// Equation(s):
// \cpu1|controller|Selector5~0_combout  = (\cpu1|controller|state.DECODE~q  & (\cpu1|ALU|Mux4~0_combout  & (!\cpu1|InstReg|opCode [4] & \cpu1|InstReg|opCode [6])))

	.dataa(\cpu1|controller|state.DECODE~q ),
	.datab(\cpu1|ALU|Mux4~0_combout ),
	.datac(\cpu1|InstReg|opCode [4]),
	.datad(\cpu1|InstReg|opCode [6]),
	.cin(gnd),
	.combout(\cpu1|controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Selector5~0 .lut_mask = 16'h0800;
defparam \cpu1|controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N31
dffeas \cpu1|controller|state.ID_IMED (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.ID_IMED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.ID_IMED .is_wysiwyg = "true";
defparam \cpu1|controller|state.ID_IMED .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N16
fiftyfivenm_lcell_comb \cpu1|controller|state.WAIT_STATE~feeder (
// Equation(s):
// \cpu1|controller|state.WAIT_STATE~feeder_combout  = \cpu1|controller|state.ID_IMED~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|controller|state.ID_IMED~q ),
	.cin(gnd),
	.combout(\cpu1|controller|state.WAIT_STATE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|state.WAIT_STATE~feeder .lut_mask = 16'hFF00;
defparam \cpu1|controller|state.WAIT_STATE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N17
dffeas \cpu1|controller|state.WAIT_STATE (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|state.WAIT_STATE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.WAIT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.WAIT_STATE .is_wysiwyg = "true";
defparam \cpu1|controller|state.WAIT_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
fiftyfivenm_lcell_comb \cpu1|controller|Equal10~0 (
// Equation(s):
// \cpu1|controller|Equal10~0_combout  = (\cpu1|InstReg|opCode [4]) # ((\cpu1|InstReg|opCode [1]) # ((\cpu1|InstReg|opCode [6]) # (!\cpu1|InstReg|opCode [2])))

	.dataa(\cpu1|InstReg|opCode [4]),
	.datab(\cpu1|InstReg|opCode [1]),
	.datac(\cpu1|InstReg|opCode [2]),
	.datad(\cpu1|InstReg|opCode [6]),
	.cin(gnd),
	.combout(\cpu1|controller|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Equal10~0 .lut_mask = 16'hFFEF;
defparam \cpu1|controller|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N24
fiftyfivenm_lcell_comb \cpu1|controller|Selector11~0 (
// Equation(s):
// \cpu1|controller|Selector11~0_combout  = (\cpu1|controller|state.DECODE~q  & !\cpu1|controller|Equal10~0_combout )

	.dataa(gnd),
	.datab(\cpu1|controller|state.DECODE~q ),
	.datac(gnd),
	.datad(\cpu1|controller|Equal10~0_combout ),
	.cin(gnd),
	.combout(\cpu1|controller|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Selector11~0 .lut_mask = 16'h00CC;
defparam \cpu1|controller|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N25
dffeas \cpu1|controller|state.JUMP_COMPL (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.JUMP_COMPL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.JUMP_COMPL .is_wysiwyg = "true";
defparam \cpu1|controller|state.JUMP_COMPL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N18
fiftyfivenm_lcell_comb \cpu1|controller|Equal12~0 (
// Equation(s):
// \cpu1|controller|Equal12~0_combout  = (!\cpu1|InstReg|opCode [2] & (\cpu1|InstReg|opCode [1] & (!\cpu1|InstReg|opCode [4] & !\cpu1|InstReg|opCode [6])))

	.dataa(\cpu1|InstReg|opCode [2]),
	.datab(\cpu1|InstReg|opCode [1]),
	.datac(\cpu1|InstReg|opCode [4]),
	.datad(\cpu1|InstReg|opCode [6]),
	.cin(gnd),
	.combout(\cpu1|controller|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Equal12~0 .lut_mask = 16'h0004;
defparam \cpu1|controller|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
fiftyfivenm_lcell_comb \cpu1|controller|Selector14~0 (
// Equation(s):
// \cpu1|controller|Selector14~0_combout  = (\cpu1|controller|state.DECODE~q  & (((!\cpu1|InstReg|opCode [4] & !\cpu1|InstReg|opCode [6])) # (!\cpu1|ALU|Mux4~0_combout )))

	.dataa(\cpu1|InstReg|opCode [4]),
	.datab(\cpu1|InstReg|opCode [6]),
	.datac(\cpu1|ALU|Mux4~0_combout ),
	.datad(\cpu1|controller|state.DECODE~q ),
	.cin(gnd),
	.combout(\cpu1|controller|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Selector14~0 .lut_mask = 16'h1F00;
defparam \cpu1|controller|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N26
fiftyfivenm_lcell_comb \cpu1|controller|Selector14~1 (
// Equation(s):
// \cpu1|controller|Selector14~1_combout  = (!\cpu1|controller|Equal12~0_combout  & (\cpu1|controller|Equal10~0_combout  & \cpu1|controller|Selector14~0_combout ))

	.dataa(gnd),
	.datab(\cpu1|controller|Equal12~0_combout ),
	.datac(\cpu1|controller|Equal10~0_combout ),
	.datad(\cpu1|controller|Selector14~0_combout ),
	.cin(gnd),
	.combout(\cpu1|controller|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Selector14~1 .lut_mask = 16'h3000;
defparam \cpu1|controller|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N27
dffeas \cpu1|controller|state.ERROR (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.ERROR .is_wysiwyg = "true";
defparam \cpu1|controller|state.ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
fiftyfivenm_lcell_comb \cpu1|controller|Selector4~0 (
// Equation(s):
// \cpu1|controller|Selector4~0_combout  = (\cpu1|controller|state.DECODE~q  & (!\cpu1|InstReg|opCode [2] & (\cpu1|InstReg|opCode [4] & !\cpu1|InstReg|opCode [1])))

	.dataa(\cpu1|controller|state.DECODE~q ),
	.datab(\cpu1|InstReg|opCode [2]),
	.datac(\cpu1|InstReg|opCode [4]),
	.datad(\cpu1|InstReg|opCode [1]),
	.cin(gnd),
	.combout(\cpu1|controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Selector4~0 .lut_mask = 16'h0020;
defparam \cpu1|controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N14
fiftyfivenm_lcell_comb \cpu1|controller|state.ALU_EXE~feeder (
// Equation(s):
// \cpu1|controller|state.ALU_EXE~feeder_combout  = \cpu1|controller|Selector4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|controller|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu1|controller|state.ALU_EXE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|state.ALU_EXE~feeder .lut_mask = 16'hFF00;
defparam \cpu1|controller|state.ALU_EXE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N15
dffeas \cpu1|controller|state.ALU_EXE (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|state.ALU_EXE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.ALU_EXE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.ALU_EXE .is_wysiwyg = "true";
defparam \cpu1|controller|state.ALU_EXE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N14
fiftyfivenm_lcell_comb \cpu1|controller|Selector12~0 (
// Equation(s):
// \cpu1|controller|Selector12~0_combout  = (\cpu1|controller|state.ALU_EXE~q  & (\cpu1|ALU|Mux4~0_combout  & (\cpu1|InstReg|opCode [4] & \cpu1|InstReg|opCode [6])))

	.dataa(\cpu1|controller|state.ALU_EXE~q ),
	.datab(\cpu1|ALU|Mux4~0_combout ),
	.datac(\cpu1|InstReg|opCode [4]),
	.datad(\cpu1|InstReg|opCode [6]),
	.cin(gnd),
	.combout(\cpu1|controller|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Selector12~0 .lut_mask = 16'h8000;
defparam \cpu1|controller|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N15
dffeas \cpu1|controller|state.WR_BK_REG1 (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.WR_BK_REG1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.WR_BK_REG1 .is_wysiwyg = "true";
defparam \cpu1|controller|state.WR_BK_REG1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N2
fiftyfivenm_lcell_comb \cpu1|controller|state.STOP~feeder (
// Equation(s):
// \cpu1|controller|state.STOP~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|controller|state.STOP~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|state.STOP~feeder .lut_mask = 16'hFFFF;
defparam \cpu1|controller|state.STOP~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N3
dffeas \cpu1|controller|state.STOP (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|state.STOP~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.STOP .is_wysiwyg = "true";
defparam \cpu1|controller|state.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
fiftyfivenm_lcell_comb \cpu1|controller|state.MEM_CALC~0 (
// Equation(s):
// \cpu1|controller|state.MEM_CALC~0_combout  = (\cpu1|controller|Equal12~0_combout  & (\cpu1|controller|state.DECODE~q )) # (!\cpu1|controller|Equal12~0_combout  & ((\cpu1|controller|state.MEM_CALC~q )))

	.dataa(\cpu1|controller|state.DECODE~q ),
	.datab(gnd),
	.datac(\cpu1|controller|state.MEM_CALC~q ),
	.datad(\cpu1|controller|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu1|controller|state.MEM_CALC~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|state.MEM_CALC~0 .lut_mask = 16'hAAF0;
defparam \cpu1|controller|state.MEM_CALC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N31
dffeas \cpu1|controller|state.MEM_CALC (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|state.MEM_CALC~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.MEM_CALC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.MEM_CALC .is_wysiwyg = "true";
defparam \cpu1|controller|state.MEM_CALC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
fiftyfivenm_lcell_comb \cpu1|controller|Selector8~0 (
// Equation(s):
// \cpu1|controller|Selector8~0_combout  = (\cpu1|controller|state.MEM_CALC~q  & \cpu1|controller|Equal12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|controller|state.MEM_CALC~q ),
	.datad(\cpu1|controller|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu1|controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Selector8~0 .lut_mask = 16'hF000;
defparam \cpu1|controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N29
dffeas \cpu1|controller|state.MEM_WR (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.MEM_WR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.MEM_WR .is_wysiwyg = "true";
defparam \cpu1|controller|state.MEM_WR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N20
fiftyfivenm_lcell_comb \cpu1|controller|Selector13~0 (
// Equation(s):
// \cpu1|controller|Selector13~0_combout  = (\cpu1|controller|state.ALU_EXE~q  & (((!\cpu1|InstReg|opCode [6]) # (!\cpu1|InstReg|opCode [4])) # (!\cpu1|ALU|Mux4~0_combout )))

	.dataa(\cpu1|controller|state.ALU_EXE~q ),
	.datab(\cpu1|ALU|Mux4~0_combout ),
	.datac(\cpu1|InstReg|opCode [4]),
	.datad(\cpu1|InstReg|opCode [6]),
	.cin(gnd),
	.combout(\cpu1|controller|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Selector13~0 .lut_mask = 16'h2AAA;
defparam \cpu1|controller|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N21
dffeas \cpu1|controller|state.WR_BK_REG2 (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.WR_BK_REG2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.WR_BK_REG2 .is_wysiwyg = "true";
defparam \cpu1|controller|state.WR_BK_REG2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N24
fiftyfivenm_lcell_comb \cpu1|controller|Selector2~0 (
// Equation(s):
// \cpu1|controller|Selector2~0_combout  = (\cpu1|controller|state.WR_BK_REG1~q ) # (((\cpu1|controller|state.MEM_WR~q ) # (\cpu1|controller|state.WR_BK_REG2~q )) # (!\cpu1|controller|state.STOP~q ))

	.dataa(\cpu1|controller|state.WR_BK_REG1~q ),
	.datab(\cpu1|controller|state.STOP~q ),
	.datac(\cpu1|controller|state.MEM_WR~q ),
	.datad(\cpu1|controller|state.WR_BK_REG2~q ),
	.cin(gnd),
	.combout(\cpu1|controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Selector2~0 .lut_mask = 16'hFFFB;
defparam \cpu1|controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N26
fiftyfivenm_lcell_comb \cpu1|controller|Selector2~1 (
// Equation(s):
// \cpu1|controller|Selector2~1_combout  = (\cpu1|controller|state.WAIT_STATE~q ) # ((\cpu1|controller|state.JUMP_COMPL~q ) # ((\cpu1|controller|state.ERROR~q ) # (\cpu1|controller|Selector2~0_combout )))

	.dataa(\cpu1|controller|state.WAIT_STATE~q ),
	.datab(\cpu1|controller|state.JUMP_COMPL~q ),
	.datac(\cpu1|controller|state.ERROR~q ),
	.datad(\cpu1|controller|Selector2~0_combout ),
	.cin(gnd),
	.combout(\cpu1|controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|Selector2~1 .lut_mask = 16'hFFFE;
defparam \cpu1|controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N27
dffeas \cpu1|controller|state.FETCH (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|controller|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|controller|state.FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|controller|state.FETCH .is_wysiwyg = "true";
defparam \cpu1|controller|state.FETCH .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y51_N9
dffeas \cpu1|InstReg|immediate[0] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|InstReg|immediate[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.FETCH~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|InstReg|immediate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|InstReg|immediate[0] .is_wysiwyg = "true";
defparam \cpu1|InstReg|immediate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N28
fiftyfivenm_lcell_comb \cpu1|counter|dataTemp[5]~7 (
// Equation(s):
// \cpu1|counter|dataTemp[5]~7_combout  = (\cpu1|controller|state.ID_IMED~q ) # ((\cpu1|controller|state.ALU_EXE~q ) # ((\cpu1|controller|state.JUMP_COMPL~q ) # (\cpu1|controller|state.MEM_CALC~q )))

	.dataa(\cpu1|controller|state.ID_IMED~q ),
	.datab(\cpu1|controller|state.ALU_EXE~q ),
	.datac(\cpu1|controller|state.JUMP_COMPL~q ),
	.datad(\cpu1|controller|state.MEM_CALC~q ),
	.cin(gnd),
	.combout(\cpu1|counter|dataTemp[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|counter|dataTemp[5]~7 .lut_mask = 16'hFFFE;
defparam \cpu1|counter|dataTemp[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N15
dffeas \cpu1|counter|dataTemp[0] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|counter|dataTemp[0]~5_combout ),
	.asdata(\cpu1|InstReg|immediate [0]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu1|controller|state.JUMP_COMPL~q ),
	.ena(\cpu1|counter|dataTemp[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|counter|dataTemp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|counter|dataTemp[0] .is_wysiwyg = "true";
defparam \cpu1|counter|dataTemp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N16
fiftyfivenm_lcell_comb \cpu1|counter|dataTemp[1]~8 (
// Equation(s):
// \cpu1|counter|dataTemp[1]~8_combout  = (\cpu1|counter|dataTemp [1] & (!\cpu1|counter|dataTemp[0]~6 )) # (!\cpu1|counter|dataTemp [1] & ((\cpu1|counter|dataTemp[0]~6 ) # (GND)))
// \cpu1|counter|dataTemp[1]~9  = CARRY((!\cpu1|counter|dataTemp[0]~6 ) # (!\cpu1|counter|dataTemp [1]))

	.dataa(gnd),
	.datab(\cpu1|counter|dataTemp [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|counter|dataTemp[0]~6 ),
	.combout(\cpu1|counter|dataTemp[1]~8_combout ),
	.cout(\cpu1|counter|dataTemp[1]~9 ));
// synopsys translate_off
defparam \cpu1|counter|dataTemp[1]~8 .lut_mask = 16'h3C3F;
defparam \cpu1|counter|dataTemp[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y51_N17
dffeas \cpu1|counter|dataTemp[1] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|counter|dataTemp[1]~8_combout ),
	.asdata(\cpu1|InstReg|opCode [1]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu1|controller|state.JUMP_COMPL~q ),
	.ena(\cpu1|counter|dataTemp[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|counter|dataTemp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|counter|dataTemp[1] .is_wysiwyg = "true";
defparam \cpu1|counter|dataTemp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N18
fiftyfivenm_lcell_comb \cpu1|counter|dataTemp[2]~10 (
// Equation(s):
// \cpu1|counter|dataTemp[2]~10_combout  = (\cpu1|counter|dataTemp [2] & (\cpu1|counter|dataTemp[1]~9  $ (GND))) # (!\cpu1|counter|dataTemp [2] & (!\cpu1|counter|dataTemp[1]~9  & VCC))
// \cpu1|counter|dataTemp[2]~11  = CARRY((\cpu1|counter|dataTemp [2] & !\cpu1|counter|dataTemp[1]~9 ))

	.dataa(gnd),
	.datab(\cpu1|counter|dataTemp [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|counter|dataTemp[1]~9 ),
	.combout(\cpu1|counter|dataTemp[2]~10_combout ),
	.cout(\cpu1|counter|dataTemp[2]~11 ));
// synopsys translate_off
defparam \cpu1|counter|dataTemp[2]~10 .lut_mask = 16'hC30C;
defparam \cpu1|counter|dataTemp[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y51_N19
dffeas \cpu1|counter|dataTemp[2] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|counter|dataTemp[2]~10_combout ),
	.asdata(\cpu1|InstReg|immediate [0]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu1|controller|state.JUMP_COMPL~q ),
	.ena(\cpu1|counter|dataTemp[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|counter|dataTemp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|counter|dataTemp[2] .is_wysiwyg = "true";
defparam \cpu1|counter|dataTemp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N20
fiftyfivenm_lcell_comb \cpu1|counter|dataTemp[3]~12 (
// Equation(s):
// \cpu1|counter|dataTemp[3]~12_combout  = (\cpu1|counter|dataTemp [3] & (!\cpu1|counter|dataTemp[2]~11 )) # (!\cpu1|counter|dataTemp [3] & ((\cpu1|counter|dataTemp[2]~11 ) # (GND)))
// \cpu1|counter|dataTemp[3]~13  = CARRY((!\cpu1|counter|dataTemp[2]~11 ) # (!\cpu1|counter|dataTemp [3]))

	.dataa(gnd),
	.datab(\cpu1|counter|dataTemp [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|counter|dataTemp[2]~11 ),
	.combout(\cpu1|counter|dataTemp[3]~12_combout ),
	.cout(\cpu1|counter|dataTemp[3]~13 ));
// synopsys translate_off
defparam \cpu1|counter|dataTemp[3]~12 .lut_mask = 16'h3C3F;
defparam \cpu1|counter|dataTemp[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y51_N21
dffeas \cpu1|counter|dataTemp[3] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|counter|dataTemp[3]~12_combout ),
	.asdata(\cpu1|InstReg|opCode [1]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu1|controller|state.JUMP_COMPL~q ),
	.ena(\cpu1|counter|dataTemp[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|counter|dataTemp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|counter|dataTemp[3] .is_wysiwyg = "true";
defparam \cpu1|counter|dataTemp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N22
fiftyfivenm_lcell_comb \cpu1|counter|dataTemp[4]~14 (
// Equation(s):
// \cpu1|counter|dataTemp[4]~14_combout  = \cpu1|counter|dataTemp [4] $ (!\cpu1|counter|dataTemp[3]~13 )

	.dataa(\cpu1|counter|dataTemp [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu1|counter|dataTemp[3]~13 ),
	.combout(\cpu1|counter|dataTemp[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|counter|dataTemp[4]~14 .lut_mask = 16'hA5A5;
defparam \cpu1|counter|dataTemp[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y51_N23
dffeas \cpu1|counter|dataTemp[4] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|counter|dataTemp[4]~14_combout ),
	.asdata(\cpu1|InstReg|opCode [1]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu1|controller|state.JUMP_COMPL~q ),
	.ena(\cpu1|counter|dataTemp[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|counter|dataTemp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|counter|dataTemp[4] .is_wysiwyg = "true";
defparam \cpu1|counter|dataTemp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N8
fiftyfivenm_lcell_comb \cpu1|ROM|rom~0 (
// Equation(s):
// \cpu1|ROM|rom~0_combout  = (\cpu1|counter|dataTemp [0]) # ((\cpu1|counter|dataTemp [3]) # ((\cpu1|counter|dataTemp [2] & \cpu1|counter|dataTemp [1])))

	.dataa(\cpu1|counter|dataTemp [2]),
	.datab(\cpu1|counter|dataTemp [1]),
	.datac(\cpu1|counter|dataTemp [0]),
	.datad(\cpu1|counter|dataTemp [3]),
	.cin(gnd),
	.combout(\cpu1|ROM|rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ROM|rom~0 .lut_mask = 16'hFFF8;
defparam \cpu1|ROM|rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N20
fiftyfivenm_lcell_comb \cpu1|ROM|rom~1 (
// Equation(s):
// \cpu1|ROM|rom~1_combout  = (!\cpu1|counter|dataTemp [4] & !\cpu1|ROM|rom~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|counter|dataTemp [4]),
	.datad(\cpu1|ROM|rom~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ROM|rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ROM|rom~1 .lut_mask = 16'h000F;
defparam \cpu1|ROM|rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N21
dffeas \cpu1|ROM|romOut[2] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ROM|rom~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ROM|romOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ROM|romOut[2] .is_wysiwyg = "true";
defparam \cpu1|ROM|romOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N12
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex0[1]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex0[1]~feeder_combout  = \cpu1|ROM|romOut [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ROM|romOut [2]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex0[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|led_display_inst|hex0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y53_N13
dffeas \cpu1|led_display_inst|hex0[1] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex0[1] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N22
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux4~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux4~0_combout  = (\cpu1|ROM|romOut [3] & \cpu1|ROM|romOut [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(\cpu1|ROM|romOut [2]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux4~0 .lut_mask = 16'hF000;
defparam \cpu1|led_display_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N23
dffeas \cpu1|led_display_inst|hex0[2] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex0[2] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N16
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex0[3]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex0[3]~feeder_combout  = \cpu1|ROM|romOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex0[3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|led_display_inst|hex0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N17
dffeas \cpu1|led_display_inst|hex0[3] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex0[3] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N10
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux2~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux2~0_combout  = (!\cpu1|ROM|romOut [3] & \cpu1|ROM|romOut [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(\cpu1|ROM|romOut [2]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux2~0 .lut_mask = 16'h0F00;
defparam \cpu1|led_display_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N11
dffeas \cpu1|led_display_inst|hex0[4] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex0[4] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N24
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux0~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux0~0_combout  = (\cpu1|ROM|romOut [3]) # (\cpu1|ROM|romOut [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(\cpu1|ROM|romOut [2]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux0~0 .lut_mask = 16'hFFF0;
defparam \cpu1|led_display_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N25
dffeas \cpu1|led_display_inst|hex0[6] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex0[6] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N24
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex1[1]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex1[1]~feeder_combout  = \cpu1|ROM|romOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex1[1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|led_display_inst|hex1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N25
dffeas \cpu1|led_display_inst|hex1[1] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex1[1] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N18
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex1[2]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex1[2]~feeder_combout  = \cpu1|ROM|romOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex1[2]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|led_display_inst|hex1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N19
dffeas \cpu1|led_display_inst|hex1[2] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex1[2] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N2
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex1[3]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex1[3]~feeder_combout  = \cpu1|ROM|romOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex1[3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|led_display_inst|hex1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N3
dffeas \cpu1|led_display_inst|hex1[3] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex1[3] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N20
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex1[6]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex1[6]~feeder_combout  = \cpu1|ROM|romOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex1[6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|led_display_inst|hex1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N21
dffeas \cpu1|led_display_inst|hex1[6] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex1[6] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N8
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux19~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux19~0_combout  = (\cpu1|ROM|romOut [8] & !\cpu1|ROM|romOut [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [8]),
	.datad(\cpu1|ROM|romOut [3]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux19~0 .lut_mask = 16'h00F0;
defparam \cpu1|led_display_inst|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N9
dffeas \cpu1|led_display_inst|hex2[1] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex2[1] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N26
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux19~1 (
// Equation(s):
// \cpu1|led_display_inst|Mux19~1_combout  = (\cpu1|ROM|romOut [3] & !\cpu1|ROM|romOut [8])

	.dataa(gnd),
	.datab(\cpu1|ROM|romOut [3]),
	.datac(gnd),
	.datad(\cpu1|ROM|romOut [8]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux19~1 .lut_mask = 16'h00CC;
defparam \cpu1|led_display_inst|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N27
dffeas \cpu1|led_display_inst|hex2[2] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux19~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex2[2] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N8
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux19~2 (
// Equation(s):
// \cpu1|led_display_inst|Mux19~2_combout  = (\cpu1|ROM|romOut [8] & \cpu1|ROM|romOut [3])

	.dataa(\cpu1|ROM|romOut [8]),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux19~2 .lut_mask = 16'hA0A0;
defparam \cpu1|led_display_inst|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N9
dffeas \cpu1|led_display_inst|hex2[3] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux19~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex2[3] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N10
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex2[4]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex2[4]~feeder_combout  = \cpu1|ROM|romOut [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex2[4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|led_display_inst|hex2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N11
dffeas \cpu1|led_display_inst|hex2[4] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex2[4] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N20
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex2[5]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex2[5]~feeder_combout  = \cpu1|ROM|romOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex2[5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|led_display_inst|hex2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N21
dffeas \cpu1|led_display_inst|hex2[5] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex2[5] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N22
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux14~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux14~0_combout  = \cpu1|ROM|romOut [8] $ (\cpu1|ROM|romOut [3])

	.dataa(\cpu1|ROM|romOut [8]),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux14~0 .lut_mask = 16'h5A5A;
defparam \cpu1|led_display_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N23
dffeas \cpu1|led_display_inst|hex2[6] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex2[6] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N4
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux27~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux27~0_combout  = (!\cpu1|ROM|romOut [13] & \cpu1|ROM|romOut [12])

	.dataa(gnd),
	.datab(\cpu1|ROM|romOut [13]),
	.datac(\cpu1|ROM|romOut [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux27~0 .lut_mask = 16'h3030;
defparam \cpu1|led_display_inst|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N5
dffeas \cpu1|led_display_inst|hex3[0] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex3[0] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N6
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux26~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux26~0_combout  = (!\cpu1|ROM|romOut [12] & \cpu1|ROM|romOut [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ROM|romOut [12]),
	.datad(\cpu1|ROM|romOut [13]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux26~0 .lut_mask = 16'h0F00;
defparam \cpu1|led_display_inst|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N18
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex3[1]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex3[1]~feeder_combout  = \cpu1|led_display_inst|Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|led_display_inst|Mux26~0_combout ),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex3[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|led_display_inst|hex3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N19
dffeas \cpu1|led_display_inst|hex3[1] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex3[1] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N4
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex3[3]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex3[3]~feeder_combout  = \cpu1|ROM|romOut [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ROM|romOut [12]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex3[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|led_display_inst|hex3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N5
dffeas \cpu1|led_display_inst|hex3[3] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex3[3] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N30
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex3[4]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex3[4]~feeder_combout  = \cpu1|ROM|romOut [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ROM|romOut [12]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex3[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|led_display_inst|hex3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N31
dffeas \cpu1|led_display_inst|hex3[4] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex3[4] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N12
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex3[5]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex3[5]~feeder_combout  = \cpu1|ROM|romOut [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ROM|romOut [12]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex3[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|led_display_inst|hex3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N13
dffeas \cpu1|led_display_inst|hex3[5] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex3[5] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N30
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex3[6]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex3[6]~feeder_combout  = \cpu1|led_display_inst|Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|led_display_inst|Mux26~0_combout ),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex3[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|led_display_inst|hex3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N31
dffeas \cpu1|led_display_inst|hex3[6] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex3[6] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N0
fiftyfivenm_lcell_comb \cpu1|mux|Mux6~2 (
// Equation(s):
// \cpu1|mux|Mux6~2_combout  = (\cpu1|controller|state.ID_IMED~q  & \cpu1|InstReg|opCode [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|controller|state.ID_IMED~q ),
	.datad(\cpu1|InstReg|opCode [1]),
	.cin(gnd),
	.combout(\cpu1|mux|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux6~2 .lut_mask = 16'hF000;
defparam \cpu1|mux|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N10
fiftyfivenm_lcell_comb \cpu1|controller|WideOr11 (
// Equation(s):
// \cpu1|controller|WideOr11~combout  = (\cpu1|controller|state.WR_BK_REG1~q ) # ((\cpu1|controller|state.ALU_EXE~q ) # (\cpu1|controller|state.WR_BK_REG2~q ))

	.dataa(\cpu1|controller|state.WR_BK_REG1~q ),
	.datab(gnd),
	.datac(\cpu1|controller|state.ALU_EXE~q ),
	.datad(\cpu1|controller|state.WR_BK_REG2~q ),
	.cin(gnd),
	.combout(\cpu1|controller|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|WideOr11 .lut_mask = 16'hFFFA;
defparam \cpu1|controller|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N16
fiftyfivenm_lcell_comb \cpu1|ALU|Mux8~0 (
// Equation(s):
// \cpu1|ALU|Mux8~0_combout  = (\cpu1|InstReg|opCode [4] & (\cpu1|InstReg|opCode [6] & ((\cpu1|ALU|Mux4~0_combout ) # (!\cpu1|controller|WideOr11~combout ))))

	.dataa(\cpu1|InstReg|opCode [4]),
	.datab(\cpu1|InstReg|opCode [6]),
	.datac(\cpu1|ALU|Mux4~0_combout ),
	.datad(\cpu1|controller|WideOr11~combout ),
	.cin(gnd),
	.combout(\cpu1|ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ALU|Mux8~0 .lut_mask = 16'h8088;
defparam \cpu1|ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N12
fiftyfivenm_lcell_comb \cpu1|ALU|Mux12~0 (
// Equation(s):
// \cpu1|ALU|Mux12~0_combout  = (\cpu1|reg1|regOut [3] & \cpu1|ALU|Mux8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|reg1|regOut [3]),
	.datad(\cpu1|ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ALU|Mux12~0 .lut_mask = 16'hF000;
defparam \cpu1|ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N13
dffeas \cpu1|reg2|regOut[3] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ALU|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.WR_BK_REG1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg2|regOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg2|regOut[3] .is_wysiwyg = "true";
defparam \cpu1|reg2|regOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N8
fiftyfivenm_lcell_comb \cpu1|mux|Mux7~1 (
// Equation(s):
// \cpu1|mux|Mux7~1_combout  = (!\cpu1|controller|state.ID_IMED~q  & ((\cpu1|controller|state.WR_BK_REG2~q ) # (\cpu1|controller|state.WR_BK_REG1~q )))

	.dataa(gnd),
	.datab(\cpu1|controller|state.WR_BK_REG2~q ),
	.datac(\cpu1|controller|state.ID_IMED~q ),
	.datad(\cpu1|controller|state.WR_BK_REG1~q ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux7~1 .lut_mask = 16'h0F0C;
defparam \cpu1|mux|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N6
fiftyfivenm_lcell_comb \cpu1|mux|Mux7~2 (
// Equation(s):
// \cpu1|mux|Mux7~2_combout  = (!\cpu1|InstReg|opCode [2] & (\cpu1|mux|Mux7~1_combout  & (\cpu1|InstReg|opCode [4] & !\cpu1|InstReg|opCode [1])))

	.dataa(\cpu1|InstReg|opCode [2]),
	.datab(\cpu1|mux|Mux7~1_combout ),
	.datac(\cpu1|InstReg|opCode [4]),
	.datad(\cpu1|InstReg|opCode [1]),
	.cin(gnd),
	.combout(\cpu1|mux|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux7~2 .lut_mask = 16'h0040;
defparam \cpu1|mux|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N18
fiftyfivenm_lcell_comb \cpu1|ALU|Mux15~0 (
// Equation(s):
// \cpu1|ALU|Mux15~0_combout  = (\cpu1|reg1|regOut [0] & \cpu1|ALU|Mux8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|reg1|regOut [0]),
	.datad(\cpu1|ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ALU|Mux15~0 .lut_mask = 16'hF000;
defparam \cpu1|ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N19
dffeas \cpu1|reg2|regOut[0] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ALU|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.WR_BK_REG1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg2|regOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg2|regOut[0] .is_wysiwyg = "true";
defparam \cpu1|reg2|regOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N0
fiftyfivenm_lcell_comb \cpu1|controller|aluOp[5]~0 (
// Equation(s):
// \cpu1|controller|aluOp[5]~0_combout  = (\cpu1|InstReg|opCode [6] & ((\cpu1|controller|state.WR_BK_REG2~q ) # ((\cpu1|controller|state.WR_BK_REG1~q ) # (\cpu1|controller|state.ALU_EXE~q ))))

	.dataa(\cpu1|controller|state.WR_BK_REG2~q ),
	.datab(\cpu1|InstReg|opCode [6]),
	.datac(\cpu1|controller|state.WR_BK_REG1~q ),
	.datad(\cpu1|controller|state.ALU_EXE~q ),
	.cin(gnd),
	.combout(\cpu1|controller|aluOp[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|aluOp[5]~0 .lut_mask = 16'hCCC8;
defparam \cpu1|controller|aluOp[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N14
fiftyfivenm_lcell_comb \cpu1|ALU|Add0~0 (
// Equation(s):
// \cpu1|ALU|Add0~0_combout  = (\cpu1|reg1|regOut [0] & (\cpu1|reg2|regOut [0] $ (VCC))) # (!\cpu1|reg1|regOut [0] & (\cpu1|reg2|regOut [0] & VCC))
// \cpu1|ALU|Add0~1  = CARRY((\cpu1|reg1|regOut [0] & \cpu1|reg2|regOut [0]))

	.dataa(\cpu1|reg1|regOut [0]),
	.datab(\cpu1|reg2|regOut [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|ALU|Add0~0_combout ),
	.cout(\cpu1|ALU|Add0~1 ));
// synopsys translate_off
defparam \cpu1|ALU|Add0~0 .lut_mask = 16'h6688;
defparam \cpu1|ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N4
fiftyfivenm_lcell_comb \cpu1|mux|Mux7~0 (
// Equation(s):
// \cpu1|mux|Mux7~0_combout  = (\cpu1|controller|aluOp[5]~0_combout  & (\cpu1|reg2|regOut [0])) # (!\cpu1|controller|aluOp[5]~0_combout  & ((\cpu1|ALU|Add0~0_combout )))

	.dataa(\cpu1|reg2|regOut [0]),
	.datab(\cpu1|controller|aluOp[5]~0_combout ),
	.datac(\cpu1|ALU|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|mux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux7~0 .lut_mask = 16'hB8B8;
defparam \cpu1|mux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N16
fiftyfivenm_lcell_comb \cpu1|mux|Mux7~3 (
// Equation(s):
// \cpu1|mux|Mux7~3_combout  = (\cpu1|mux|Mux7~2_combout  & ((\cpu1|mux|Mux7~0_combout ) # ((\cpu1|controller|state.ID_IMED~q  & \cpu1|InstReg|immediate [0])))) # (!\cpu1|mux|Mux7~2_combout  & (((\cpu1|controller|state.ID_IMED~q  & \cpu1|InstReg|immediate 
// [0]))))

	.dataa(\cpu1|mux|Mux7~2_combout ),
	.datab(\cpu1|mux|Mux7~0_combout ),
	.datac(\cpu1|controller|state.ID_IMED~q ),
	.datad(\cpu1|InstReg|immediate [0]),
	.cin(gnd),
	.combout(\cpu1|mux|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux7~3 .lut_mask = 16'hF888;
defparam \cpu1|mux|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N28
fiftyfivenm_lcell_comb \cpu1|controller|WideOr12~0 (
// Equation(s):
// \cpu1|controller|WideOr12~0_combout  = (\cpu1|controller|state.WR_BK_REG2~q ) # ((\cpu1|controller|state.ID_IMED~q ) # (\cpu1|controller|state.WR_BK_REG1~q ))

	.dataa(\cpu1|controller|state.WR_BK_REG2~q ),
	.datab(gnd),
	.datac(\cpu1|controller|state.ID_IMED~q ),
	.datad(\cpu1|controller|state.WR_BK_REG1~q ),
	.cin(gnd),
	.combout(\cpu1|controller|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|controller|WideOr12~0 .lut_mask = 16'hFFFA;
defparam \cpu1|controller|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N17
dffeas \cpu1|reg1|regOut[0] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|mux|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg1|regOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg1|regOut[0] .is_wysiwyg = "true";
defparam \cpu1|reg1|regOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N16
fiftyfivenm_lcell_comb \cpu1|ALU|Add0~2 (
// Equation(s):
// \cpu1|ALU|Add0~2_combout  = (\cpu1|reg2|regOut [1] & ((\cpu1|reg1|regOut [1] & (\cpu1|ALU|Add0~1  & VCC)) # (!\cpu1|reg1|regOut [1] & (!\cpu1|ALU|Add0~1 )))) # (!\cpu1|reg2|regOut [1] & ((\cpu1|reg1|regOut [1] & (!\cpu1|ALU|Add0~1 )) # (!\cpu1|reg1|regOut 
// [1] & ((\cpu1|ALU|Add0~1 ) # (GND)))))
// \cpu1|ALU|Add0~3  = CARRY((\cpu1|reg2|regOut [1] & (!\cpu1|reg1|regOut [1] & !\cpu1|ALU|Add0~1 )) # (!\cpu1|reg2|regOut [1] & ((!\cpu1|ALU|Add0~1 ) # (!\cpu1|reg1|regOut [1]))))

	.dataa(\cpu1|reg2|regOut [1]),
	.datab(\cpu1|reg1|regOut [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|ALU|Add0~1 ),
	.combout(\cpu1|ALU|Add0~2_combout ),
	.cout(\cpu1|ALU|Add0~3 ));
// synopsys translate_off
defparam \cpu1|ALU|Add0~2 .lut_mask = 16'h9617;
defparam \cpu1|ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N30
fiftyfivenm_lcell_comb \cpu1|mux|Mux6~3 (
// Equation(s):
// \cpu1|mux|Mux6~3_combout  = (\cpu1|InstReg|opCode [4] & (\cpu1|mux|Mux7~1_combout  & (!\cpu1|controller|aluOp[5]~0_combout  & \cpu1|ALU|Mux4~0_combout )))

	.dataa(\cpu1|InstReg|opCode [4]),
	.datab(\cpu1|mux|Mux7~1_combout ),
	.datac(\cpu1|controller|aluOp[5]~0_combout ),
	.datad(\cpu1|ALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux6~3 .lut_mask = 16'h0800;
defparam \cpu1|mux|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N2
fiftyfivenm_lcell_comb \cpu1|mux|Mux6~0 (
// Equation(s):
// \cpu1|mux|Mux6~0_combout  = (\cpu1|InstReg|opCode [4] & (\cpu1|mux|Mux7~1_combout  & (\cpu1|controller|aluOp[5]~0_combout  & \cpu1|ALU|Mux4~0_combout )))

	.dataa(\cpu1|InstReg|opCode [4]),
	.datab(\cpu1|mux|Mux7~1_combout ),
	.datac(\cpu1|controller|aluOp[5]~0_combout ),
	.datad(\cpu1|ALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux6~0 .lut_mask = 16'h8000;
defparam \cpu1|mux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N0
fiftyfivenm_lcell_comb \cpu1|mux|Mux6~1 (
// Equation(s):
// \cpu1|mux|Mux6~1_combout  = (\cpu1|reg2|regOut [1] & \cpu1|mux|Mux6~0_combout )

	.dataa(\cpu1|reg2|regOut [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux6~1 .lut_mask = 16'hAA00;
defparam \cpu1|mux|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N8
fiftyfivenm_lcell_comb \cpu1|mux|Mux6~4 (
// Equation(s):
// \cpu1|mux|Mux6~4_combout  = (\cpu1|mux|Mux6~2_combout ) # ((\cpu1|mux|Mux6~1_combout ) # ((\cpu1|ALU|Add0~2_combout  & \cpu1|mux|Mux6~3_combout )))

	.dataa(\cpu1|mux|Mux6~2_combout ),
	.datab(\cpu1|ALU|Add0~2_combout ),
	.datac(\cpu1|mux|Mux6~3_combout ),
	.datad(\cpu1|mux|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux6~4 .lut_mask = 16'hFFEA;
defparam \cpu1|mux|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N9
dffeas \cpu1|reg1|regOut[1] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|mux|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg1|regOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg1|regOut[1] .is_wysiwyg = "true";
defparam \cpu1|reg1|regOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N4
fiftyfivenm_lcell_comb \cpu1|ALU|Mux14~0 (
// Equation(s):
// \cpu1|ALU|Mux14~0_combout  = (\cpu1|reg1|regOut [1] & \cpu1|ALU|Mux8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|reg1|regOut [1]),
	.datad(\cpu1|ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ALU|Mux14~0 .lut_mask = 16'hF000;
defparam \cpu1|ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N5
dffeas \cpu1|reg2|regOut[1] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ALU|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.WR_BK_REG1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg2|regOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg2|regOut[1] .is_wysiwyg = "true";
defparam \cpu1|reg2|regOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N18
fiftyfivenm_lcell_comb \cpu1|ALU|Add0~4 (
// Equation(s):
// \cpu1|ALU|Add0~4_combout  = ((\cpu1|reg2|regOut [2] $ (\cpu1|reg1|regOut [2] $ (!\cpu1|ALU|Add0~3 )))) # (GND)
// \cpu1|ALU|Add0~5  = CARRY((\cpu1|reg2|regOut [2] & ((\cpu1|reg1|regOut [2]) # (!\cpu1|ALU|Add0~3 ))) # (!\cpu1|reg2|regOut [2] & (\cpu1|reg1|regOut [2] & !\cpu1|ALU|Add0~3 )))

	.dataa(\cpu1|reg2|regOut [2]),
	.datab(\cpu1|reg1|regOut [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|ALU|Add0~3 ),
	.combout(\cpu1|ALU|Add0~4_combout ),
	.cout(\cpu1|ALU|Add0~5 ));
// synopsys translate_off
defparam \cpu1|ALU|Add0~4 .lut_mask = 16'h698E;
defparam \cpu1|ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N14
fiftyfivenm_lcell_comb \cpu1|mux|Mux5~0 (
// Equation(s):
// \cpu1|mux|Mux5~0_combout  = (\cpu1|InstReg|immediate [0] & ((\cpu1|controller|state.ID_IMED~q ) # ((\cpu1|reg2|regOut [2] & \cpu1|mux|Mux6~0_combout )))) # (!\cpu1|InstReg|immediate [0] & (\cpu1|reg2|regOut [2] & ((\cpu1|mux|Mux6~0_combout ))))

	.dataa(\cpu1|InstReg|immediate [0]),
	.datab(\cpu1|reg2|regOut [2]),
	.datac(\cpu1|controller|state.ID_IMED~q ),
	.datad(\cpu1|mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux5~0 .lut_mask = 16'hECA0;
defparam \cpu1|mux|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N2
fiftyfivenm_lcell_comb \cpu1|mux|Mux5~1 (
// Equation(s):
// \cpu1|mux|Mux5~1_combout  = (\cpu1|mux|Mux5~0_combout ) # ((\cpu1|ALU|Add0~4_combout  & \cpu1|mux|Mux6~3_combout ))

	.dataa(gnd),
	.datab(\cpu1|ALU|Add0~4_combout ),
	.datac(\cpu1|mux|Mux6~3_combout ),
	.datad(\cpu1|mux|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux5~1 .lut_mask = 16'hFFC0;
defparam \cpu1|mux|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N3
dffeas \cpu1|reg1|regOut[2] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|mux|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg1|regOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg1|regOut[2] .is_wysiwyg = "true";
defparam \cpu1|reg1|regOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N30
fiftyfivenm_lcell_comb \cpu1|ALU|Mux13~0 (
// Equation(s):
// \cpu1|ALU|Mux13~0_combout  = (\cpu1|reg1|regOut [2] & \cpu1|ALU|Mux8~0_combout )

	.dataa(\cpu1|reg1|regOut [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ALU|Mux13~0 .lut_mask = 16'hAA00;
defparam \cpu1|ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N31
dffeas \cpu1|reg2|regOut[2] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ALU|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.WR_BK_REG1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg2|regOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg2|regOut[2] .is_wysiwyg = "true";
defparam \cpu1|reg2|regOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N20
fiftyfivenm_lcell_comb \cpu1|ALU|Add0~6 (
// Equation(s):
// \cpu1|ALU|Add0~6_combout  = (\cpu1|reg1|regOut [3] & ((\cpu1|reg2|regOut [3] & (\cpu1|ALU|Add0~5  & VCC)) # (!\cpu1|reg2|regOut [3] & (!\cpu1|ALU|Add0~5 )))) # (!\cpu1|reg1|regOut [3] & ((\cpu1|reg2|regOut [3] & (!\cpu1|ALU|Add0~5 )) # (!\cpu1|reg2|regOut 
// [3] & ((\cpu1|ALU|Add0~5 ) # (GND)))))
// \cpu1|ALU|Add0~7  = CARRY((\cpu1|reg1|regOut [3] & (!\cpu1|reg2|regOut [3] & !\cpu1|ALU|Add0~5 )) # (!\cpu1|reg1|regOut [3] & ((!\cpu1|ALU|Add0~5 ) # (!\cpu1|reg2|regOut [3]))))

	.dataa(\cpu1|reg1|regOut [3]),
	.datab(\cpu1|reg2|regOut [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|ALU|Add0~5 ),
	.combout(\cpu1|ALU|Add0~6_combout ),
	.cout(\cpu1|ALU|Add0~7 ));
// synopsys translate_off
defparam \cpu1|ALU|Add0~6 .lut_mask = 16'h9617;
defparam \cpu1|ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N8
fiftyfivenm_lcell_comb \cpu1|mux|Mux4~0 (
// Equation(s):
// \cpu1|mux|Mux4~0_combout  = (\cpu1|reg2|regOut [3] & \cpu1|mux|Mux6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|reg2|regOut [3]),
	.datad(\cpu1|mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux4~0 .lut_mask = 16'hF000;
defparam \cpu1|mux|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N12
fiftyfivenm_lcell_comb \cpu1|mux|Mux4~1 (
// Equation(s):
// \cpu1|mux|Mux4~1_combout  = (\cpu1|mux|Mux6~2_combout ) # ((\cpu1|mux|Mux4~0_combout ) # ((\cpu1|ALU|Add0~6_combout  & \cpu1|mux|Mux6~3_combout )))

	.dataa(\cpu1|mux|Mux6~2_combout ),
	.datab(\cpu1|ALU|Add0~6_combout ),
	.datac(\cpu1|mux|Mux6~3_combout ),
	.datad(\cpu1|mux|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux4~1 .lut_mask = 16'hFFEA;
defparam \cpu1|mux|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N13
dffeas \cpu1|reg1|regOut[3] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|mux|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg1|regOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg1|regOut[3] .is_wysiwyg = "true";
defparam \cpu1|reg1|regOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N8
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux34~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux34~0_combout  = (\cpu1|reg1|regOut [2] & (!\cpu1|reg1|regOut [1] & ((\cpu1|reg1|regOut [3]) # (!\cpu1|reg1|regOut [0])))) # (!\cpu1|reg1|regOut [2] & (\cpu1|reg1|regOut [0] & (\cpu1|reg1|regOut [3] $ (!\cpu1|reg1|regOut [1]))))

	.dataa(\cpu1|reg1|regOut [3]),
	.datab(\cpu1|reg1|regOut [0]),
	.datac(\cpu1|reg1|regOut [2]),
	.datad(\cpu1|reg1|regOut [1]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux34~0 .lut_mask = 16'h08B4;
defparam \cpu1|led_display_inst|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N9
dffeas \cpu1|led_display_inst|hex4[0] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux34~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex4[0] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N30
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux33~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux33~0_combout  = (\cpu1|reg1|regOut [3] & ((\cpu1|reg1|regOut [0] & ((\cpu1|reg1|regOut [1]))) # (!\cpu1|reg1|regOut [0] & (\cpu1|reg1|regOut [2])))) # (!\cpu1|reg1|regOut [3] & (\cpu1|reg1|regOut [2] & (\cpu1|reg1|regOut [0] $ 
// (\cpu1|reg1|regOut [1]))))

	.dataa(\cpu1|reg1|regOut [3]),
	.datab(\cpu1|reg1|regOut [0]),
	.datac(\cpu1|reg1|regOut [2]),
	.datad(\cpu1|reg1|regOut [1]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux33~0 .lut_mask = 16'hB860;
defparam \cpu1|led_display_inst|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N31
dffeas \cpu1|led_display_inst|hex4[1] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux33~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex4[1] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N4
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux32~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux32~0_combout  = (\cpu1|reg1|regOut [2] & (\cpu1|reg1|regOut [3] & ((\cpu1|reg1|regOut [1]) # (!\cpu1|reg1|regOut [0])))) # (!\cpu1|reg1|regOut [2] & (!\cpu1|reg1|regOut [0] & (\cpu1|reg1|regOut [1] & !\cpu1|reg1|regOut [3])))

	.dataa(\cpu1|reg1|regOut [0]),
	.datab(\cpu1|reg1|regOut [1]),
	.datac(\cpu1|reg1|regOut [2]),
	.datad(\cpu1|reg1|regOut [3]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux32~0 .lut_mask = 16'hD004;
defparam \cpu1|led_display_inst|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N5
dffeas \cpu1|led_display_inst|hex4[2] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex4[2] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N12
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux31~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux31~0_combout  = (\cpu1|reg1|regOut [1] & ((\cpu1|reg1|regOut [0] & ((\cpu1|reg1|regOut [2]))) # (!\cpu1|reg1|regOut [0] & (\cpu1|reg1|regOut [3] & !\cpu1|reg1|regOut [2])))) # (!\cpu1|reg1|regOut [1] & (!\cpu1|reg1|regOut [3] & 
// (\cpu1|reg1|regOut [0] $ (\cpu1|reg1|regOut [2]))))

	.dataa(\cpu1|reg1|regOut [3]),
	.datab(\cpu1|reg1|regOut [0]),
	.datac(\cpu1|reg1|regOut [2]),
	.datad(\cpu1|reg1|regOut [1]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux31~0 .lut_mask = 16'hC214;
defparam \cpu1|led_display_inst|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N13
dffeas \cpu1|led_display_inst|hex4[3] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex4[3] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N10
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux30~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux30~0_combout  = (\cpu1|reg1|regOut [1] & (!\cpu1|reg1|regOut [3] & (\cpu1|reg1|regOut [0]))) # (!\cpu1|reg1|regOut [1] & ((\cpu1|reg1|regOut [2] & (!\cpu1|reg1|regOut [3])) # (!\cpu1|reg1|regOut [2] & ((\cpu1|reg1|regOut [0])))))

	.dataa(\cpu1|reg1|regOut [3]),
	.datab(\cpu1|reg1|regOut [0]),
	.datac(\cpu1|reg1|regOut [2]),
	.datad(\cpu1|reg1|regOut [1]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux30~0 .lut_mask = 16'h445C;
defparam \cpu1|led_display_inst|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N11
dffeas \cpu1|led_display_inst|hex4[4] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex4[4] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N16
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux29~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux29~0_combout  = (\cpu1|reg1|regOut [3] & (((!\cpu1|reg1|regOut [1] & \cpu1|reg1|regOut [2])))) # (!\cpu1|reg1|regOut [3] & ((\cpu1|reg1|regOut [0] & ((\cpu1|reg1|regOut [1]) # (!\cpu1|reg1|regOut [2]))) # (!\cpu1|reg1|regOut [0] 
// & (\cpu1|reg1|regOut [1] & !\cpu1|reg1|regOut [2]))))

	.dataa(\cpu1|reg1|regOut [0]),
	.datab(\cpu1|reg1|regOut [3]),
	.datac(\cpu1|reg1|regOut [1]),
	.datad(\cpu1|reg1|regOut [2]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux29~0 .lut_mask = 16'h2C32;
defparam \cpu1|led_display_inst|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N20
fiftyfivenm_lcell_comb \cpu1|led_display_inst|hex4[5]~feeder (
// Equation(s):
// \cpu1|led_display_inst|hex4[5]~feeder_combout  = \cpu1|led_display_inst|Mux29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|led_display_inst|Mux29~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|hex4[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|hex4[5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|led_display_inst|hex4[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N21
dffeas \cpu1|led_display_inst|hex4[5] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|hex4[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex4[5] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N16
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux28~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux28~0_combout  = (\cpu1|reg1|regOut [3]) # ((\cpu1|reg1|regOut [1] & ((!\cpu1|reg1|regOut [2]) # (!\cpu1|reg1|regOut [0]))) # (!\cpu1|reg1|regOut [1] & ((\cpu1|reg1|regOut [2]))))

	.dataa(\cpu1|reg1|regOut [0]),
	.datab(\cpu1|reg1|regOut [1]),
	.datac(\cpu1|reg1|regOut [2]),
	.datad(\cpu1|reg1|regOut [3]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux28~0 .lut_mask = 16'hFF7C;
defparam \cpu1|led_display_inst|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N17
dffeas \cpu1|led_display_inst|hex4[6] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex4[6] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N26
fiftyfivenm_lcell_comb \cpu1|ALU|Mux9~0 (
// Equation(s):
// \cpu1|ALU|Mux9~0_combout  = (\cpu1|reg1|regOut [6] & \cpu1|ALU|Mux8~0_combout )

	.dataa(gnd),
	.datab(\cpu1|reg1|regOut [6]),
	.datac(gnd),
	.datad(\cpu1|ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ALU|Mux9~0 .lut_mask = 16'hCC00;
defparam \cpu1|ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N27
dffeas \cpu1|reg2|regOut[6] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ALU|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.WR_BK_REG1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg2|regOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg2|regOut[6] .is_wysiwyg = "true";
defparam \cpu1|reg2|regOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N22
fiftyfivenm_lcell_comb \cpu1|mux|Mux1~3 (
// Equation(s):
// \cpu1|mux|Mux1~3_combout  = (\cpu1|reg2|regOut [6] & ((\cpu1|mux|Mux6~0_combout ) # ((\cpu1|InstReg|opCode [1] & \cpu1|controller|state.ID_IMED~q )))) # (!\cpu1|reg2|regOut [6] & (\cpu1|InstReg|opCode [1] & (\cpu1|controller|state.ID_IMED~q )))

	.dataa(\cpu1|reg2|regOut [6]),
	.datab(\cpu1|InstReg|opCode [1]),
	.datac(\cpu1|controller|state.ID_IMED~q ),
	.datad(\cpu1|mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux1~3 .lut_mask = 16'hEAC0;
defparam \cpu1|mux|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N22
fiftyfivenm_lcell_comb \cpu1|ALU|Mux11~0 (
// Equation(s):
// \cpu1|ALU|Mux11~0_combout  = (\cpu1|reg1|regOut [4] & \cpu1|ALU|Mux8~0_combout )

	.dataa(\cpu1|reg1|regOut [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ALU|Mux11~0 .lut_mask = 16'hAA00;
defparam \cpu1|ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N23
dffeas \cpu1|reg2|regOut[4] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ALU|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.WR_BK_REG1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg2|regOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg2|regOut[4] .is_wysiwyg = "true";
defparam \cpu1|reg2|regOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N22
fiftyfivenm_lcell_comb \cpu1|ALU|Add0~8 (
// Equation(s):
// \cpu1|ALU|Add0~8_combout  = ((\cpu1|reg1|regOut [4] $ (\cpu1|reg2|regOut [4] $ (!\cpu1|ALU|Add0~7 )))) # (GND)
// \cpu1|ALU|Add0~9  = CARRY((\cpu1|reg1|regOut [4] & ((\cpu1|reg2|regOut [4]) # (!\cpu1|ALU|Add0~7 ))) # (!\cpu1|reg1|regOut [4] & (\cpu1|reg2|regOut [4] & !\cpu1|ALU|Add0~7 )))

	.dataa(\cpu1|reg1|regOut [4]),
	.datab(\cpu1|reg2|regOut [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|ALU|Add0~7 ),
	.combout(\cpu1|ALU|Add0~8_combout ),
	.cout(\cpu1|ALU|Add0~9 ));
// synopsys translate_off
defparam \cpu1|ALU|Add0~8 .lut_mask = 16'h698E;
defparam \cpu1|ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N18
fiftyfivenm_lcell_comb \cpu1|mux|Mux3~0 (
// Equation(s):
// \cpu1|mux|Mux3~0_combout  = (\cpu1|reg2|regOut [4] & \cpu1|mux|Mux6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|reg2|regOut [4]),
	.datad(\cpu1|mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux3~0 .lut_mask = 16'hF000;
defparam \cpu1|mux|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N10
fiftyfivenm_lcell_comb \cpu1|mux|Mux3~1 (
// Equation(s):
// \cpu1|mux|Mux3~1_combout  = (\cpu1|mux|Mux6~2_combout ) # ((\cpu1|mux|Mux3~0_combout ) # ((\cpu1|mux|Mux6~3_combout  & \cpu1|ALU|Add0~8_combout )))

	.dataa(\cpu1|mux|Mux6~3_combout ),
	.datab(\cpu1|mux|Mux6~2_combout ),
	.datac(\cpu1|ALU|Add0~8_combout ),
	.datad(\cpu1|mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux3~1 .lut_mask = 16'hFFEC;
defparam \cpu1|mux|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N11
dffeas \cpu1|reg1|regOut[4] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|mux|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg1|regOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg1|regOut[4] .is_wysiwyg = "true";
defparam \cpu1|reg1|regOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N24
fiftyfivenm_lcell_comb \cpu1|ALU|Add0~10 (
// Equation(s):
// \cpu1|ALU|Add0~10_combout  = (\cpu1|reg2|regOut [5] & ((\cpu1|reg1|regOut [5] & (\cpu1|ALU|Add0~9  & VCC)) # (!\cpu1|reg1|regOut [5] & (!\cpu1|ALU|Add0~9 )))) # (!\cpu1|reg2|regOut [5] & ((\cpu1|reg1|regOut [5] & (!\cpu1|ALU|Add0~9 )) # 
// (!\cpu1|reg1|regOut [5] & ((\cpu1|ALU|Add0~9 ) # (GND)))))
// \cpu1|ALU|Add0~11  = CARRY((\cpu1|reg2|regOut [5] & (!\cpu1|reg1|regOut [5] & !\cpu1|ALU|Add0~9 )) # (!\cpu1|reg2|regOut [5] & ((!\cpu1|ALU|Add0~9 ) # (!\cpu1|reg1|regOut [5]))))

	.dataa(\cpu1|reg2|regOut [5]),
	.datab(\cpu1|reg1|regOut [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|ALU|Add0~9 ),
	.combout(\cpu1|ALU|Add0~10_combout ),
	.cout(\cpu1|ALU|Add0~11 ));
// synopsys translate_off
defparam \cpu1|ALU|Add0~10 .lut_mask = 16'h9617;
defparam \cpu1|ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N12
fiftyfivenm_lcell_comb \cpu1|mux|Mux2~0 (
// Equation(s):
// \cpu1|mux|Mux2~0_combout  = (\cpu1|reg2|regOut [5] & \cpu1|mux|Mux6~0_combout )

	.dataa(gnd),
	.datab(\cpu1|reg2|regOut [5]),
	.datac(gnd),
	.datad(\cpu1|mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux2~0 .lut_mask = 16'hCC00;
defparam \cpu1|mux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N4
fiftyfivenm_lcell_comb \cpu1|mux|Mux2~1 (
// Equation(s):
// \cpu1|mux|Mux2~1_combout  = (\cpu1|mux|Mux6~2_combout ) # ((\cpu1|mux|Mux2~0_combout ) # ((\cpu1|ALU|Add0~10_combout  & \cpu1|mux|Mux6~3_combout )))

	.dataa(\cpu1|mux|Mux6~2_combout ),
	.datab(\cpu1|ALU|Add0~10_combout ),
	.datac(\cpu1|mux|Mux6~3_combout ),
	.datad(\cpu1|mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux2~1 .lut_mask = 16'hFFEA;
defparam \cpu1|mux|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N5
dffeas \cpu1|reg1|regOut[5] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|mux|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg1|regOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg1|regOut[5] .is_wysiwyg = "true";
defparam \cpu1|reg1|regOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N20
fiftyfivenm_lcell_comb \cpu1|ALU|Mux10~0 (
// Equation(s):
// \cpu1|ALU|Mux10~0_combout  = (\cpu1|reg1|regOut [5] & \cpu1|ALU|Mux8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|reg1|regOut [5]),
	.datad(\cpu1|ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ALU|Mux10~0 .lut_mask = 16'hF000;
defparam \cpu1|ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N21
dffeas \cpu1|reg2|regOut[5] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ALU|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.WR_BK_REG1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg2|regOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg2|regOut[5] .is_wysiwyg = "true";
defparam \cpu1|reg2|regOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N26
fiftyfivenm_lcell_comb \cpu1|ALU|Add0~12 (
// Equation(s):
// \cpu1|ALU|Add0~12_combout  = ((\cpu1|reg2|regOut [6] $ (\cpu1|reg1|regOut [6] $ (!\cpu1|ALU|Add0~11 )))) # (GND)
// \cpu1|ALU|Add0~13  = CARRY((\cpu1|reg2|regOut [6] & ((\cpu1|reg1|regOut [6]) # (!\cpu1|ALU|Add0~11 ))) # (!\cpu1|reg2|regOut [6] & (\cpu1|reg1|regOut [6] & !\cpu1|ALU|Add0~11 )))

	.dataa(\cpu1|reg2|regOut [6]),
	.datab(\cpu1|reg1|regOut [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|ALU|Add0~11 ),
	.combout(\cpu1|ALU|Add0~12_combout ),
	.cout(\cpu1|ALU|Add0~13 ));
// synopsys translate_off
defparam \cpu1|ALU|Add0~12 .lut_mask = 16'h698E;
defparam \cpu1|ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N30
fiftyfivenm_lcell_comb \cpu1|mux|Mux1~2 (
// Equation(s):
// \cpu1|mux|Mux1~2_combout  = (\cpu1|mux|Mux1~3_combout ) # ((\cpu1|mux|Mux7~2_combout  & (!\cpu1|controller|aluOp[5]~0_combout  & \cpu1|ALU|Add0~12_combout )))

	.dataa(\cpu1|mux|Mux7~2_combout ),
	.datab(\cpu1|controller|aluOp[5]~0_combout ),
	.datac(\cpu1|mux|Mux1~3_combout ),
	.datad(\cpu1|ALU|Add0~12_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux1~2 .lut_mask = 16'hF2F0;
defparam \cpu1|mux|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N31
dffeas \cpu1|reg1|regOut[6] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|mux|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg1|regOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg1|regOut[6] .is_wysiwyg = "true";
defparam \cpu1|reg1|regOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N6
fiftyfivenm_lcell_comb \cpu1|ALU|Mux8~1 (
// Equation(s):
// \cpu1|ALU|Mux8~1_combout  = (\cpu1|reg1|regOut [7] & \cpu1|ALU|Mux8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|reg1|regOut [7]),
	.datad(\cpu1|ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ALU|Mux8~1 .lut_mask = 16'hF000;
defparam \cpu1|ALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N7
dffeas \cpu1|reg2|regOut[7] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|ALU|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|state.WR_BK_REG1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg2|regOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg2|regOut[7] .is_wysiwyg = "true";
defparam \cpu1|reg2|regOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N28
fiftyfivenm_lcell_comb \cpu1|ALU|Add0~14 (
// Equation(s):
// \cpu1|ALU|Add0~14_combout  = \cpu1|reg2|regOut [7] $ (\cpu1|ALU|Add0~13  $ (\cpu1|reg1|regOut [7]))

	.dataa(gnd),
	.datab(\cpu1|reg2|regOut [7]),
	.datac(gnd),
	.datad(\cpu1|reg1|regOut [7]),
	.cin(\cpu1|ALU|Add0~13 ),
	.combout(\cpu1|ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ALU|Add0~14 .lut_mask = 16'hC33C;
defparam \cpu1|ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N20
fiftyfivenm_lcell_comb \cpu1|mux|Mux0~3 (
// Equation(s):
// \cpu1|mux|Mux0~3_combout  = (\cpu1|controller|state.ID_IMED~q  & ((\cpu1|InstReg|opCode [1]) # ((\cpu1|reg2|regOut [7] & \cpu1|mux|Mux6~0_combout )))) # (!\cpu1|controller|state.ID_IMED~q  & (((\cpu1|reg2|regOut [7] & \cpu1|mux|Mux6~0_combout ))))

	.dataa(\cpu1|controller|state.ID_IMED~q ),
	.datab(\cpu1|InstReg|opCode [1]),
	.datac(\cpu1|reg2|regOut [7]),
	.datad(\cpu1|mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux0~3 .lut_mask = 16'hF888;
defparam \cpu1|mux|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N6
fiftyfivenm_lcell_comb \cpu1|mux|Mux0~2 (
// Equation(s):
// \cpu1|mux|Mux0~2_combout  = (\cpu1|mux|Mux0~3_combout ) # ((\cpu1|mux|Mux7~2_combout  & (\cpu1|ALU|Add0~14_combout  & !\cpu1|controller|aluOp[5]~0_combout )))

	.dataa(\cpu1|mux|Mux7~2_combout ),
	.datab(\cpu1|ALU|Add0~14_combout ),
	.datac(\cpu1|controller|aluOp[5]~0_combout ),
	.datad(\cpu1|mux|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cpu1|mux|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux|Mux0~2 .lut_mask = 16'hFF08;
defparam \cpu1|mux|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N7
dffeas \cpu1|reg1|regOut[7] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|mux|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|controller|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|reg1|regOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|reg1|regOut[7] .is_wysiwyg = "true";
defparam \cpu1|reg1|regOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N16
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux41~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux41~0_combout  = (\cpu1|reg1|regOut [6] & (!\cpu1|reg1|regOut [5] & ((\cpu1|reg1|regOut [7]) # (!\cpu1|reg1|regOut [4])))) # (!\cpu1|reg1|regOut [6] & (\cpu1|reg1|regOut [4] & (\cpu1|reg1|regOut [7] $ (!\cpu1|reg1|regOut [5]))))

	.dataa(\cpu1|reg1|regOut [6]),
	.datab(\cpu1|reg1|regOut [7]),
	.datac(\cpu1|reg1|regOut [4]),
	.datad(\cpu1|reg1|regOut [5]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux41~0 .lut_mask = 16'h409A;
defparam \cpu1|led_display_inst|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N17
dffeas \cpu1|led_display_inst|hex5[0] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux41~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex5[0] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N18
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux40~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux40~0_combout  = (\cpu1|reg1|regOut [7] & ((\cpu1|reg1|regOut [4] & ((\cpu1|reg1|regOut [5]))) # (!\cpu1|reg1|regOut [4] & (\cpu1|reg1|regOut [6])))) # (!\cpu1|reg1|regOut [7] & (\cpu1|reg1|regOut [6] & (\cpu1|reg1|regOut [4] $ 
// (\cpu1|reg1|regOut [5]))))

	.dataa(\cpu1|reg1|regOut [6]),
	.datab(\cpu1|reg1|regOut [7]),
	.datac(\cpu1|reg1|regOut [4]),
	.datad(\cpu1|reg1|regOut [5]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux40~0 .lut_mask = 16'hCA28;
defparam \cpu1|led_display_inst|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N19
dffeas \cpu1|led_display_inst|hex5[1] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux40~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex5[1] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N4
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux39~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux39~0_combout  = (\cpu1|reg1|regOut [6] & (\cpu1|reg1|regOut [7] & ((\cpu1|reg1|regOut [5]) # (!\cpu1|reg1|regOut [4])))) # (!\cpu1|reg1|regOut [6] & (!\cpu1|reg1|regOut [7] & (!\cpu1|reg1|regOut [4] & \cpu1|reg1|regOut [5])))

	.dataa(\cpu1|reg1|regOut [6]),
	.datab(\cpu1|reg1|regOut [7]),
	.datac(\cpu1|reg1|regOut [4]),
	.datad(\cpu1|reg1|regOut [5]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux39~0 .lut_mask = 16'h8908;
defparam \cpu1|led_display_inst|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N5
dffeas \cpu1|led_display_inst|hex5[2] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux39~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex5[2] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N30
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux38~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux38~0_combout  = (\cpu1|reg1|regOut [5] & ((\cpu1|reg1|regOut [6] & ((\cpu1|reg1|regOut [4]))) # (!\cpu1|reg1|regOut [6] & (\cpu1|reg1|regOut [7] & !\cpu1|reg1|regOut [4])))) # (!\cpu1|reg1|regOut [5] & (!\cpu1|reg1|regOut [7] & 
// (\cpu1|reg1|regOut [6] $ (\cpu1|reg1|regOut [4]))))

	.dataa(\cpu1|reg1|regOut [6]),
	.datab(\cpu1|reg1|regOut [7]),
	.datac(\cpu1|reg1|regOut [5]),
	.datad(\cpu1|reg1|regOut [4]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux38~0 .lut_mask = 16'hA142;
defparam \cpu1|led_display_inst|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N31
dffeas \cpu1|led_display_inst|hex5[3] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux38~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex5[3] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N30
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux37~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux37~0_combout  = (\cpu1|reg1|regOut [5] & (((!\cpu1|reg1|regOut [7] & \cpu1|reg1|regOut [4])))) # (!\cpu1|reg1|regOut [5] & ((\cpu1|reg1|regOut [6] & (!\cpu1|reg1|regOut [7])) # (!\cpu1|reg1|regOut [6] & ((\cpu1|reg1|regOut 
// [4])))))

	.dataa(\cpu1|reg1|regOut [6]),
	.datab(\cpu1|reg1|regOut [7]),
	.datac(\cpu1|reg1|regOut [4]),
	.datad(\cpu1|reg1|regOut [5]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux37~0 .lut_mask = 16'h3072;
defparam \cpu1|led_display_inst|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N31
dffeas \cpu1|led_display_inst|hex5[4] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex5[4] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N12
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux36~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux36~0_combout  = (\cpu1|reg1|regOut [6] & ((\cpu1|reg1|regOut [7] & ((!\cpu1|reg1|regOut [5]))) # (!\cpu1|reg1|regOut [7] & (\cpu1|reg1|regOut [4] & \cpu1|reg1|regOut [5])))) # (!\cpu1|reg1|regOut [6] & (!\cpu1|reg1|regOut [7] & 
// ((\cpu1|reg1|regOut [4]) # (\cpu1|reg1|regOut [5]))))

	.dataa(\cpu1|reg1|regOut [6]),
	.datab(\cpu1|reg1|regOut [7]),
	.datac(\cpu1|reg1|regOut [4]),
	.datad(\cpu1|reg1|regOut [5]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux36~0 .lut_mask = 16'h3198;
defparam \cpu1|led_display_inst|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N13
dffeas \cpu1|led_display_inst|hex5[5] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux36~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex5[5] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N10
fiftyfivenm_lcell_comb \cpu1|led_display_inst|Mux35~0 (
// Equation(s):
// \cpu1|led_display_inst|Mux35~0_combout  = (\cpu1|reg1|regOut [7]) # ((\cpu1|reg1|regOut [6] & ((!\cpu1|reg1|regOut [5]) # (!\cpu1|reg1|regOut [4]))) # (!\cpu1|reg1|regOut [6] & ((\cpu1|reg1|regOut [5]))))

	.dataa(\cpu1|reg1|regOut [6]),
	.datab(\cpu1|reg1|regOut [7]),
	.datac(\cpu1|reg1|regOut [4]),
	.datad(\cpu1|reg1|regOut [5]),
	.cin(gnd),
	.combout(\cpu1|led_display_inst|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|led_display_inst|Mux35~0 .lut_mask = 16'hDFEE;
defparam \cpu1|led_display_inst|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N11
dffeas \cpu1|led_display_inst|hex5[6] (
	.clk(\KEY[0]~input_o ),
	.d(\cpu1|led_display_inst|Mux35~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|led_display_inst|hex5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|led_display_inst|hex5[6] .is_wysiwyg = "true";
defparam \cpu1|led_display_inst|hex5[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N1
fiftyfivenm_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N8
fiftyfivenm_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N8
fiftyfivenm_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N1
fiftyfivenm_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N15
fiftyfivenm_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N8
fiftyfivenm_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N8
fiftyfivenm_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N8
fiftyfivenm_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N22
fiftyfivenm_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N1
fiftyfivenm_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign DRAM_ADDR[0] = \DRAM_ADDR[0]~output_o ;

assign DRAM_ADDR[1] = \DRAM_ADDR[1]~output_o ;

assign DRAM_ADDR[2] = \DRAM_ADDR[2]~output_o ;

assign DRAM_ADDR[3] = \DRAM_ADDR[3]~output_o ;

assign DRAM_ADDR[4] = \DRAM_ADDR[4]~output_o ;

assign DRAM_ADDR[5] = \DRAM_ADDR[5]~output_o ;

assign DRAM_ADDR[6] = \DRAM_ADDR[6]~output_o ;

assign DRAM_ADDR[7] = \DRAM_ADDR[7]~output_o ;

assign DRAM_ADDR[8] = \DRAM_ADDR[8]~output_o ;

assign DRAM_ADDR[9] = \DRAM_ADDR[9]~output_o ;

assign DRAM_ADDR[10] = \DRAM_ADDR[10]~output_o ;

assign DRAM_ADDR[11] = \DRAM_ADDR[11]~output_o ;

assign DRAM_ADDR[12] = \DRAM_ADDR[12]~output_o ;

assign DRAM_BA[0] = \DRAM_BA[0]~output_o ;

assign DRAM_BA[1] = \DRAM_BA[1]~output_o ;

assign DRAM_CAS_N = \DRAM_CAS_N~output_o ;

assign DRAM_CKE = \DRAM_CKE~output_o ;

assign DRAM_CLK = \DRAM_CLK~output_o ;

assign DRAM_CS_N = \DRAM_CS_N~output_o ;

assign DRAM_LDQM = \DRAM_LDQM~output_o ;

assign DRAM_RAS_N = \DRAM_RAS_N~output_o ;

assign DRAM_UDQM = \DRAM_UDQM~output_o ;

assign DRAM_WE_N = \DRAM_WE_N~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[7] = \HEX3[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign DRAM_DQ[0] = \DRAM_DQ[0]~output_o ;

assign DRAM_DQ[1] = \DRAM_DQ[1]~output_o ;

assign DRAM_DQ[2] = \DRAM_DQ[2]~output_o ;

assign DRAM_DQ[3] = \DRAM_DQ[3]~output_o ;

assign DRAM_DQ[4] = \DRAM_DQ[4]~output_o ;

assign DRAM_DQ[5] = \DRAM_DQ[5]~output_o ;

assign DRAM_DQ[6] = \DRAM_DQ[6]~output_o ;

assign DRAM_DQ[7] = \DRAM_DQ[7]~output_o ;

assign DRAM_DQ[8] = \DRAM_DQ[8]~output_o ;

assign DRAM_DQ[9] = \DRAM_DQ[9]~output_o ;

assign DRAM_DQ[10] = \DRAM_DQ[10]~output_o ;

assign DRAM_DQ[11] = \DRAM_DQ[11]~output_o ;

assign DRAM_DQ[12] = \DRAM_DQ[12]~output_o ;

assign DRAM_DQ[13] = \DRAM_DQ[13]~output_o ;

assign DRAM_DQ[14] = \DRAM_DQ[14]~output_o ;

assign DRAM_DQ[15] = \DRAM_DQ[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
