<map id="include/triSYCL/vendor/Xilinx/acap/aie/axi_stream_switch.hpp" name="include/triSYCL/vendor/Xilinx/acap/aie/axi_stream_switch.hpp">
<area shape="rect" id="node1" title="Model of an AXI stream switch." alt="" coords="223,5,402,61"/>
<area shape="rect" id="node2" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2shim__tile_8hpp.html" title="Model of a shim tile between the AI array and the rest of the circuit." alt="" coords="325,228,481,284"/>
<area shape="rect" id="node11" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile__infrastructure_2detail_2tile__infrastructure_8hpp.html" title="The basic AI Engine homogeneous tile, with the common infrastructure to all the tiles,..." alt="" coords="177,109,333,180"/>
<area shape="rect" id="node3" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2device_2detail_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="273,704,429,760"/>
<area shape="rect" id="node4" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2accessor_8hpp.html" title="SYCL accessor for AIE tile device." alt="" coords="470,808,662,849"/>
<area shape="rect" id="node10" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="267,808,446,849"/>
<area shape="rect" id="node5" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="152,897,308,939"/>
<area shape="rect" id="node6" href="$triSYCL_2vendor_2Xilinx_2acap_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="152,987,308,1028"/>
<area shape="rect" id="node7" href="$triSYCL_2sycl_8hpp.html" title=" " alt="" coords="146,1076,313,1103"/>
<area shape="rect" id="node8" href="$CL_2sycl_8hpp.html" title="This is the main SYCL 1.2.1 interoperability header to expose triSYCL into the cl::sycl namespace." alt="" coords="78,1151,216,1177"/>
<area shape="rect" id="node9" href="$sycl_2sycl_8hpp.html" title="This is the SYCL extension header to expose triSYCL directly into the sycl namespace as expected by S..." alt="" coords="240,1151,384,1177"/>
<area shape="rect" id="node12" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile__infrastructure_8hpp.html" title="The basic AI Engine homogeneous tile, with the common infrastructure to all the tiles,..." alt="" coords="145,228,301,284"/>
<area shape="rect" id="node13" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile__base_8hpp.html" title="The basic AI Engine homogeneous tile, with common content to all the tiles (i.e." alt="" coords="145,332,301,388"/>
<area shape="rect" id="node14" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2program_8hpp.html" title="Model of an AI Engine program, that weaves the program of each tile with the memory of each tile for ..." alt="" coords="12,525,199,567"/>
<area shape="rect" id="node16" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile_8hpp.html" title="The basic AI Engine heterogeneous tile that dependent of x &amp; y coordinates but also from the collecti..." alt="" coords="151,436,308,477"/>
<area shape="rect" id="node15" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2queue_8hpp.html" title="SYCL&#45;friendly queue for AIE cooperative program including all the tiles." alt="" coords="24,615,198,656"/>
</map>
