

================================================================
== Vitis HLS Report for 'message_passing_pe19_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2'
================================================================
* Date:           Fri May  3 00:22:24 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.407 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|      529|  6.666 ns|  1.763 us|    2|  529|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_43_1_VITIS_LOOP_50_2  |        0|      527|         9|          1|          1|  0 ~ 520|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%node_nd_2 = alloca i32 1"   --->   Operation 12 'alloca' 'node_nd_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%nd_idx_2 = alloca i32 1"   --->   Operation 13 'alloca' 'nd_idx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%e_end_2 = alloca i32 1"   --->   Operation 14 'alloca' 'e_end_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%e_start_2 = alloca i32 1"   --->   Operation 15 'alloca' 'e_start_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%dim = alloca i32 1"   --->   Operation 16 'alloca' 'dim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%e = alloca i32 1"   --->   Operation 18 'alloca' 'e' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul_ln712_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %mul_ln712"   --->   Operation 20 'read' 'mul_ln712_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bound_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %bound"   --->   Operation 21 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mul_ln712_cast = zext i7 %mul_ln712_read"   --->   Operation 22 'zext' 'mul_ln712_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_7, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_6, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_5, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_4, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_3, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_2, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_1, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_0, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01216, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01217, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01218, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01219, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01220, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01221, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01222, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01323, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01324, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01325, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01326, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01327, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01328, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01329, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_0 = alloca i64 1"   --->   Operation 47 'alloca' 'mp_ins_M_elems_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_1 = alloca i64 1"   --->   Operation 48 'alloca' 'mp_ins_M_elems_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_2 = alloca i64 1"   --->   Operation 49 'alloca' 'mp_ins_M_elems_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_3 = alloca i64 1"   --->   Operation 50 'alloca' 'mp_ins_M_elems_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_4 = alloca i64 1"   --->   Operation 51 'alloca' 'mp_ins_M_elems_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_5 = alloca i64 1"   --->   Operation 52 'alloca' 'mp_ins_M_elems_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_6 = alloca i64 1"   --->   Operation 53 'alloca' 'mp_ins_M_elems_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_7 = alloca i64 1"   --->   Operation 54 'alloca' 'mp_ins_M_elems_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln0 = store i36 0, i36 %indvar_flatten"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %e"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %dim"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %e_start_2"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %e_end_2"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %nd_idx_2"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i36 %indvar_flatten" [example-4/src/message_passing.cc:43]   --->   Operation 63 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.95ns)   --->   "%icmp_ln43 = icmp_eq  i36 %indvar_flatten_load, i36 %bound_read" [example-4/src/message_passing.cc:43]   --->   Operation 64 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.92ns)   --->   "%add_ln43_9 = add i36 %indvar_flatten_load, i36 1" [example-4/src/message_passing.cc:43]   --->   Operation 65 'add' 'add_ln43_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split2, void %._crit_edge.loopexit.exitStub" [example-4/src/message_passing.cc:43]   --->   Operation 66 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%nd_idx_2_load = load i32 %nd_idx_2" [example-4/src/message_passing.cc:57]   --->   Operation 67 'load' 'nd_idx_2_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%dim_load = load i7 %dim" [example-4/src/message_passing.cc:43]   --->   Operation 68 'load' 'dim_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [example-4/src/message_passing.cc:50]   --->   Operation 69 'load' 'i_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%e_load = load i32 %e" [example-4/src/message_passing.cc:43]   --->   Operation 70 'load' 'e_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.88ns)   --->   "%add_ln43 = add i32 %e_load, i32 1" [example-4/src/message_passing.cc:43]   --->   Operation 71 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.65ns)   --->   "%icmp_ln50 = icmp_eq  i4 %i_load, i4 13" [example-4/src/message_passing.cc:50]   --->   Operation 72 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.35ns)   --->   "%select_ln43 = select i1 %icmp_ln50, i4 0, i4 %i_load" [example-4/src/message_passing.cc:43]   --->   Operation 73 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.30ns)   --->   "%select_ln43_9 = select i1 %icmp_ln50, i7 0, i7 %dim_load" [example-4/src/message_passing.cc:43]   --->   Operation 74 'select' 'select_ln43_9' <Predicate = (!icmp_ln43)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.22ns)   --->   "%select_ln43_10 = select i1 %icmp_ln50, i32 %add_ln43, i32 %e_load" [example-4/src/message_passing.cc:43]   --->   Operation 75 'select' 'select_ln43_10' <Predicate = (!icmp_ln43)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %add_ln43" [example-4/src/message_passing.cc:43]   --->   Operation 76 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln43_5 = trunc i32 %e_load" [example-4/src/message_passing.cc:43]   --->   Operation 77 'trunc' 'trunc_ln43_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.30ns)   --->   "%select_ln43_12 = select i1 %icmp_ln50, i9 %trunc_ln43, i9 %trunc_ln43_5" [example-4/src/message_passing.cc:43]   --->   Operation 78 'select' 'select_ln43_12' <Predicate = (!icmp_ln43)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i9 %select_ln43_12" [example-4/src/message_passing.cc:43]   --->   Operation 79 'zext' 'zext_ln43_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%edge_attrs_1_1_addr = getelementptr i71 %edge_attrs_1_1, i64 0, i64 %zext_ln43_3" [example-4/src/message_passing.cc:48]   --->   Operation 80 'getelementptr' 'edge_attrs_1_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.20ns)   --->   "%edge_attrs_1_1_load = load i9 %edge_attrs_1_1_addr" [example-4/src/message_passing.cc:43]   --->   Operation 81 'load' 'edge_attrs_1_1_load' <Predicate = (!icmp_ln43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 71> <Depth = 500> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i32 %nd_idx_2_load" [example-4/src/message_passing.cc:57]   --->   Operation 82 'zext' 'zext_ln57' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%degree_tables_1_1_addr = getelementptr i64 %degree_tables_1_1, i64 0, i64 %zext_ln57" [example-4/src/message_passing.cc:57]   --->   Operation 83 'getelementptr' 'degree_tables_1_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (1.20ns)   --->   "%degree_tables_1_1_load = load i9 %degree_tables_1_1_addr" [example-4/src/message_passing.cc:57]   --->   Operation 84 'load' 'degree_tables_1_1_load' <Predicate = (!icmp_ln43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 500> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79)   --->   "%or_ln78 = or i7 %select_ln43_9, i7 4" [example-4/src/message_passing.cc:78]   --->   Operation 85 'or' 'or_ln78' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.59ns) (out node of the LUT)   --->   "%icmp_ln79 = icmp_ult  i7 %or_ln78, i7 100" [example-4/src/message_passing.cc:79]   --->   Operation 86 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln43)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %._crit_edge81, void %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4" [example-4/src/message_passing.cc:79]   --->   Operation 87 'br' 'br_ln79' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln50 = add i4 %select_ln43, i4 1" [example-4/src/message_passing.cc:50]   --->   Operation 88 'add' 'add_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.70ns)   --->   "%add_ln50_1 = add i7 %select_ln43_9, i7 8" [example-4/src/message_passing.cc:50]   --->   Operation 89 'add' 'add_ln50_1' <Predicate = (!icmp_ln43)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln43 = store i36 %add_ln43_9, i36 %indvar_flatten" [example-4/src/message_passing.cc:43]   --->   Operation 90 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_2 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %select_ln43_10, i32 %e" [example-4/src/message_passing.cc:43]   --->   Operation 91 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_2 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln50 = store i4 %add_ln50, i4 %i" [example-4/src/message_passing.cc:50]   --->   Operation 92 'store' 'store_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_2 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln50 = store i7 %add_ln50_1, i7 %dim" [example-4/src/message_passing.cc:50]   --->   Operation 93 'store' 'store_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.30>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%node_nd_2_load = load i32 %node_nd_2" [example-4/src/message_passing.cc:55]   --->   Operation 94 'load' 'node_nd_2_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%e_end_2_load = load i32 %e_end_2" [example-4/src/message_passing.cc:55]   --->   Operation 95 'load' 'e_end_2_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%e_start_2_load = load i32 %e_start_2" [example-4/src/message_passing.cc:55]   --->   Operation 96 'load' 'e_start_2_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %select_ln43_10" [example-4/src/message_passing.cc:43]   --->   Operation 97 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 98 [1/2] (1.20ns)   --->   "%edge_attrs_1_1_load = load i9 %edge_attrs_1_1_addr" [example-4/src/message_passing.cc:43]   --->   Operation 98 'load' 'edge_attrs_1_1_load' <Predicate = (!icmp_ln43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 71> <Depth = 500> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln43_6 = trunc i71 %edge_attrs_1_1_load" [example-4/src/message_passing.cc:43]   --->   Operation 99 'trunc' 'trunc_ln43_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln712_46 = zext i7 %trunc_ln43_6"   --->   Operation 100 'zext' 'zext_ln712_46' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln712_879 = add i8 %mul_ln712_cast, i8 %zext_ln712_46"   --->   Operation 101 'add' 'add_ln712_879' <Predicate = (!icmp_ln43)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i8 %add_ln712_879"   --->   Operation 102 'trunc' 'trunc_ln712' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%idxprom34_165_mid2_v_v = partselect i7 @_ssdm_op_PartSelect.i7.i71.i32.i32, i71 %edge_attrs_1_1_load, i32 32, i32 38" [example-4/src/message_passing.cc:43]   --->   Operation 103 'partselect' 'idxprom34_165_mid2_v_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%idxprom34_280_mid2_v_v = partselect i7 @_ssdm_op_PartSelect.i7.i71.i32.i32, i71 %edge_attrs_1_1_load, i32 64, i32 70" [example-4/src/message_passing.cc:43]   --->   Operation 104 'partselect' 'idxprom34_280_mid2_v_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %e_end_2_load" [example-4/src/message_passing.cc:55]   --->   Operation 105 'sext' 'sext_ln55' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.85ns)   --->   "%icmp_ln55 = icmp_slt  i33 %zext_ln43, i33 %sext_ln55" [example-4/src/message_passing.cc:55]   --->   Operation 106 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln43)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.88ns)   --->   "%nd_idx_4 = add i32 %nd_idx_2_load, i32 1" [example-4/src/message_passing.cc:57]   --->   Operation 107 'add' 'nd_idx_4' <Predicate = (!icmp_ln43)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/2] (1.20ns)   --->   "%degree_tables_1_1_load = load i9 %degree_tables_1_1_addr" [example-4/src/message_passing.cc:57]   --->   Operation 108 'load' 'degree_tables_1_1_load' <Predicate = (!icmp_ln43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 500> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%node_nd_4 = trunc i64 %degree_tables_1_1_load" [example-4/src/message_passing.cc:57]   --->   Operation 109 'trunc' 'node_nd_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%node_degree = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %degree_tables_1_1_load, i32 32, i32 63" [example-4/src/message_passing.cc:57]   --->   Operation 110 'partselect' 'node_degree' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.88ns)   --->   "%e_end_4 = add i32 %node_degree, i32 %select_ln43_10" [example-4/src/message_passing.cc:59]   --->   Operation 111 'add' 'e_end_4' <Predicate = (!icmp_ln43)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.22ns)   --->   "%node_nd = select i1 %icmp_ln55, i32 %node_nd_2_load, i32 %node_nd_4" [example-4/src/message_passing.cc:55]   --->   Operation 112 'select' 'node_nd' <Predicate = (!icmp_ln43)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.22ns)   --->   "%nd_idx = select i1 %icmp_ln55, i32 %nd_idx_2_load, i32 %nd_idx_4" [example-4/src/message_passing.cc:55]   --->   Operation 113 'select' 'nd_idx' <Predicate = (!icmp_ln43)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.22ns)   --->   "%e_end = select i1 %icmp_ln55, i32 %e_end_2_load, i32 %e_end_4" [example-4/src/message_passing.cc:55]   --->   Operation 114 'select' 'e_end' <Predicate = (!icmp_ln43)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.22ns)   --->   "%e_start = select i1 %icmp_ln55, i32 %e_start_2_load, i32 %select_ln43_10" [example-4/src/message_passing.cc:55]   --->   Operation 115 'select' 'e_start' <Predicate = (!icmp_ln43)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.85ns)   --->   "%icmp_ln65 = icmp_eq  i32 %select_ln43_10, i32 %e_start" [example-4/src/message_passing.cc:65]   --->   Operation 116 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln43)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void, void" [example-4/src/message_passing.cc:65]   --->   Operation 117 'br' 'br_ln65' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %node_nd" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 118 'trunc' 'trunc_ln145' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %trunc_ln145, void %branch0, void %branch1" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'br' 'br_ln145' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.38ns)   --->   "%store_ln55 = store i32 %e_start, i32 %e_start_2" [example-4/src/message_passing.cc:55]   --->   Operation 120 'store' 'store_ln55' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 121 [1/1] (0.38ns)   --->   "%store_ln55 = store i32 %nd_idx, i32 %nd_idx_2" [example-4/src/message_passing.cc:55]   --->   Operation 121 'store' 'store_ln55' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %node_nd, i32 %node_nd_2" [example-4/src/message_passing.cc:55]   --->   Operation 122 'store' 'store_ln55' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%neighbor_tables_1_1_addr = getelementptr i7 %neighbor_tables_1_1, i64 0, i64 %zext_ln43_3" [example-4/src/message_passing.cc:47]   --->   Operation 123 'getelementptr' 'neighbor_tables_1_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (1.17ns)   --->   "%neighbor_tables_1_1_load = load i9 %neighbor_tables_1_1_addr" [example-4/src/message_passing.cc:43]   --->   Operation 124 'load' 'neighbor_tables_1_1_load' <Predicate = (!icmp_ln43)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 500> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln712_47 = zext i8 %add_ln712_879"   --->   Operation 125 'zext' 'zext_ln712_47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 126 [3/3] (0.99ns) (grouped into DSP with root node add_ln712_891)   --->   "%mul_ln712_10 = mul i10 %zext_ln712_47, i10 13"   --->   Operation 126 'mul' 'mul_ln712_10' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln712, i4 0"   --->   Operation 127 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln712_879, i2 0"   --->   Operation 128 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln712_7 = sub i10 %p_shl4_cast, i10 %p_shl5_cast"   --->   Operation 129 'sub' 'sub_ln712_7' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.70ns)   --->   "%add_ln43_7 = add i7 %idxprom34_165_mid2_v_v, i7 5" [example-4/src/message_passing.cc:43]   --->   Operation 130 'add' 'add_ln43_7' <Predicate = (!icmp_ln43)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln712_48 = zext i7 %add_ln43_7"   --->   Operation 131 'zext' 'zext_ln712_48' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.70ns)   --->   "%add_ln712_883 = add i8 %mul_ln712_cast, i8 %zext_ln712_48"   --->   Operation 132 'add' 'add_ln712_883' <Predicate = (!icmp_ln43)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln712_49 = zext i8 %add_ln712_883"   --->   Operation 133 'zext' 'zext_ln712_49' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 134 [3/3] (0.99ns) (grouped into DSP with root node add_ln712_893)   --->   "%mul_ln712_11 = mul i10 %zext_ln712_49, i10 13"   --->   Operation 134 'mul' 'mul_ln712_11' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln712_69 = trunc i8 %add_ln712_883"   --->   Operation 135 'trunc' 'trunc_ln712_69' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln712_69, i4 0"   --->   Operation 136 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln712_883, i2 0"   --->   Operation 137 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln712_8 = sub i10 %p_shl2_cast, i10 %p_shl3_cast"   --->   Operation 138 'sub' 'sub_ln712_8' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln43_8 = add i7 %idxprom34_280_mid2_v_v, i7 11" [example-4/src/message_passing.cc:43]   --->   Operation 139 'add' 'add_ln43_8' <Predicate = (!icmp_ln43)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln712_50 = zext i7 %add_ln43_8"   --->   Operation 140 'zext' 'zext_ln712_50' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.70ns)   --->   "%add_ln712_887 = add i8 %mul_ln712_cast, i8 %zext_ln712_50"   --->   Operation 141 'add' 'add_ln712_887' <Predicate = (!icmp_ln43)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln712_51 = zext i8 %add_ln712_887"   --->   Operation 142 'zext' 'zext_ln712_51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 143 [3/3] (0.99ns) (grouped into DSP with root node add_ln712_894)   --->   "%mul_ln712_12 = mul i10 %zext_ln712_51, i10 13"   --->   Operation 143 'mul' 'mul_ln712_12' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln712_70 = trunc i8 %add_ln712_887"   --->   Operation 144 'trunc' 'trunc_ln712_70' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln712_70, i4 0"   --->   Operation 145 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln712_887, i2 0"   --->   Operation 146 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln712_9 = sub i10 %p_shl_cast, i10 %p_shl1_cast"   --->   Operation 147 'sub' 'sub_ln712_9' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %select_ln43" [example-4/src/message_passing.cc:50]   --->   Operation 148 'zext' 'zext_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln712_53 = zext i4 %select_ln43"   --->   Operation 149 'zext' 'zext_ln712_53' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln712_895 = add i10 %sub_ln712_7, i10 %zext_ln712_53"   --->   Operation 150 'add' 'add_ln712_895' <Predicate = (!icmp_ln43)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln712_57 = zext i10 %add_ln712_895"   --->   Operation 151 'zext' 'zext_ln712_57' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_4_addr = getelementptr i16 %edge_embedding_weights_V_1_4, i64 0, i64 %zext_ln712_57"   --->   Operation 152 'getelementptr' 'edge_embedding_weights_V_1_4_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln712_896 = add i10 %sub_ln712_8, i10 %zext_ln712_53"   --->   Operation 153 'add' 'add_ln712_896' <Predicate = (!icmp_ln43)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln712_897 = add i10 %sub_ln712_9, i10 %zext_ln712_53"   --->   Operation 154 'add' 'add_ln712_897' <Predicate = (!icmp_ln43)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_5_addr = getelementptr i16 %edge_embedding_weights_V_1_5, i64 0, i64 %zext_ln712_57"   --->   Operation 155 'getelementptr' 'edge_embedding_weights_V_1_5_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_6_addr = getelementptr i16 %edge_embedding_weights_V_1_6, i64 0, i64 %zext_ln712_57"   --->   Operation 156 'getelementptr' 'edge_embedding_weights_V_1_6_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_7_addr = getelementptr i16 %edge_embedding_weights_V_1_7, i64 0, i64 %zext_ln712_57"   --->   Operation 157 'getelementptr' 'edge_embedding_weights_V_1_7_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.21ns)   --->   "%empty_258 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %embeddings_per_node_0_0_0_0_012, i16 %embeddings_per_node_0_0_0_0_01216, i16 %embeddings_per_node_0_0_0_0_01217, i16 %embeddings_per_node_0_0_0_0_01218, i16 %embeddings_per_node_0_0_0_0_01219, i16 %embeddings_per_node_0_0_0_0_01220, i16 %embeddings_per_node_0_0_0_0_01221, i16 %embeddings_per_node_0_0_0_0_01222" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 158 'read' 'empty_258' <Predicate = (!icmp_ln43 & icmp_ln65 & !trunc_ln145)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_012_val = extractvalue i128 %empty_258" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 159 'extractvalue' 'embeddings_per_node_0_0_0_0_012_val' <Predicate = (!icmp_ln43 & icmp_ln65 & !trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01216_val = extractvalue i128 %empty_258" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 160 'extractvalue' 'embeddings_per_node_0_0_0_0_01216_val' <Predicate = (!icmp_ln43 & icmp_ln65 & !trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01217_val = extractvalue i128 %empty_258" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 161 'extractvalue' 'embeddings_per_node_0_0_0_0_01217_val' <Predicate = (!icmp_ln43 & icmp_ln65 & !trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01218_val = extractvalue i128 %empty_258" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 162 'extractvalue' 'embeddings_per_node_0_0_0_0_01218_val' <Predicate = (!icmp_ln43 & icmp_ln65 & !trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01219_val = extractvalue i128 %empty_258" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 163 'extractvalue' 'embeddings_per_node_0_0_0_0_01219_val' <Predicate = (!icmp_ln43 & icmp_ln65 & !trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01220_val = extractvalue i128 %empty_258" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 164 'extractvalue' 'embeddings_per_node_0_0_0_0_01220_val' <Predicate = (!icmp_ln43 & icmp_ln65 & !trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01221_val = extractvalue i128 %empty_258" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 165 'extractvalue' 'embeddings_per_node_0_0_0_0_01221_val' <Predicate = (!icmp_ln43 & icmp_ln65 & !trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01222_val = extractvalue i128 %empty_258" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 166 'extractvalue' 'embeddings_per_node_0_0_0_0_01222_val' <Predicate = (!icmp_ln43 & icmp_ln65 & !trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 167 'br' 'br_ln145' <Predicate = (!icmp_ln43 & icmp_ln65 & !trunc_ln145)> <Delay = 0.38>
ST_4 : Operation 168 [1/1] (1.21ns)   --->   "%empty_259 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %embeddings_per_node_0_0_0_0_013, i16 %embeddings_per_node_0_0_0_0_01323, i16 %embeddings_per_node_0_0_0_0_01324, i16 %embeddings_per_node_0_0_0_0_01325, i16 %embeddings_per_node_0_0_0_0_01326, i16 %embeddings_per_node_0_0_0_0_01327, i16 %embeddings_per_node_0_0_0_0_01328, i16 %embeddings_per_node_0_0_0_0_01329" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 168 'read' 'empty_259' <Predicate = (!icmp_ln43 & icmp_ln65 & trunc_ln145)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_013_val = extractvalue i128 %empty_259" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 169 'extractvalue' 'embeddings_per_node_0_0_0_0_013_val' <Predicate = (!icmp_ln43 & icmp_ln65 & trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01323_val = extractvalue i128 %empty_259" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 170 'extractvalue' 'embeddings_per_node_0_0_0_0_01323_val' <Predicate = (!icmp_ln43 & icmp_ln65 & trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01324_val = extractvalue i128 %empty_259" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 171 'extractvalue' 'embeddings_per_node_0_0_0_0_01324_val' <Predicate = (!icmp_ln43 & icmp_ln65 & trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01325_val = extractvalue i128 %empty_259" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 172 'extractvalue' 'embeddings_per_node_0_0_0_0_01325_val' <Predicate = (!icmp_ln43 & icmp_ln65 & trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01326_val = extractvalue i128 %empty_259" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 173 'extractvalue' 'embeddings_per_node_0_0_0_0_01326_val' <Predicate = (!icmp_ln43 & icmp_ln65 & trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01327_val = extractvalue i128 %empty_259" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 174 'extractvalue' 'embeddings_per_node_0_0_0_0_01327_val' <Predicate = (!icmp_ln43 & icmp_ln65 & trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01328_val = extractvalue i128 %empty_259" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 175 'extractvalue' 'embeddings_per_node_0_0_0_0_01328_val' <Predicate = (!icmp_ln43 & icmp_ln65 & trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%embeddings_per_node_0_0_0_0_01329_val = extractvalue i128 %empty_259" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 176 'extractvalue' 'embeddings_per_node_0_0_0_0_01329_val' <Predicate = (!icmp_ln43 & icmp_ln65 & trunc_ln145)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 177 'br' 'br_ln145' <Predicate = (!icmp_ln43 & icmp_ln65 & trunc_ln145)> <Delay = 0.38>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%p_0_0_0_0_7_0 = phi i16 %embeddings_per_node_0_0_0_0_01329_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_01222_val, void %branch0" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 178 'phi' 'p_0_0_0_0_7_0' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%p_0_0_0_0_6_0 = phi i16 %embeddings_per_node_0_0_0_0_01328_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_01221_val, void %branch0" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 179 'phi' 'p_0_0_0_0_6_0' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%p_0_0_0_0_5_0 = phi i16 %embeddings_per_node_0_0_0_0_01327_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_01220_val, void %branch0" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 180 'phi' 'p_0_0_0_0_5_0' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%p_0_0_0_0_4_0 = phi i16 %embeddings_per_node_0_0_0_0_01326_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_01219_val, void %branch0" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 181 'phi' 'p_0_0_0_0_4_0' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%p_0_0_0_0_3_0 = phi i16 %embeddings_per_node_0_0_0_0_01325_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_01218_val, void %branch0" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 182 'phi' 'p_0_0_0_0_3_0' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%p_0_0_0_0_2_0 = phi i16 %embeddings_per_node_0_0_0_0_01324_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_01217_val, void %branch0" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 183 'phi' 'p_0_0_0_0_2_0' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%p_0_0_0_0_1_0 = phi i16 %embeddings_per_node_0_0_0_0_01323_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_01216_val, void %branch0" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 184 'phi' 'p_0_0_0_0_1_0' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_0 = phi i16 %embeddings_per_node_0_0_0_0_013_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_012_val, void %branch0" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 185 'phi' 'p_0_0_0_0_0_0' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_0_addr_3 = getelementptr i16 %mp_ins_M_elems_V_0, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:68]   --->   Operation 186 'getelementptr' 'mp_ins_M_elems_V_0_addr_3' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.68ns)   --->   "%store_ln68 = store i16 %p_0_0_0_0_0_0, i4 %mp_ins_M_elems_V_0_addr_3" [example-4/src/message_passing.cc:68]   --->   Operation 187 'store' 'store_ln68' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_1_addr_3 = getelementptr i16 %mp_ins_M_elems_V_1, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:68]   --->   Operation 188 'getelementptr' 'mp_ins_M_elems_V_1_addr_3' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.68ns)   --->   "%store_ln68 = store i16 %p_0_0_0_0_1_0, i4 %mp_ins_M_elems_V_1_addr_3" [example-4/src/message_passing.cc:68]   --->   Operation 189 'store' 'store_ln68' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_2_addr_3 = getelementptr i16 %mp_ins_M_elems_V_2, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:68]   --->   Operation 190 'getelementptr' 'mp_ins_M_elems_V_2_addr_3' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.68ns)   --->   "%store_ln68 = store i16 %p_0_0_0_0_2_0, i4 %mp_ins_M_elems_V_2_addr_3" [example-4/src/message_passing.cc:68]   --->   Operation 191 'store' 'store_ln68' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_3_addr_3 = getelementptr i16 %mp_ins_M_elems_V_3, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:68]   --->   Operation 192 'getelementptr' 'mp_ins_M_elems_V_3_addr_3' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.68ns)   --->   "%store_ln68 = store i16 %p_0_0_0_0_3_0, i4 %mp_ins_M_elems_V_3_addr_3" [example-4/src/message_passing.cc:68]   --->   Operation 193 'store' 'store_ln68' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_4_addr_3 = getelementptr i16 %mp_ins_M_elems_V_4, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:68]   --->   Operation 194 'getelementptr' 'mp_ins_M_elems_V_4_addr_3' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.68ns)   --->   "%store_ln68 = store i16 %p_0_0_0_0_4_0, i4 %mp_ins_M_elems_V_4_addr_3" [example-4/src/message_passing.cc:68]   --->   Operation 195 'store' 'store_ln68' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_5_addr_3 = getelementptr i16 %mp_ins_M_elems_V_5, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:68]   --->   Operation 196 'getelementptr' 'mp_ins_M_elems_V_5_addr_3' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.68ns)   --->   "%store_ln68 = store i16 %p_0_0_0_0_5_0, i4 %mp_ins_M_elems_V_5_addr_3" [example-4/src/message_passing.cc:68]   --->   Operation 197 'store' 'store_ln68' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_6_addr_3 = getelementptr i16 %mp_ins_M_elems_V_6, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:68]   --->   Operation 198 'getelementptr' 'mp_ins_M_elems_V_6_addr_3' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.68ns)   --->   "%store_ln68 = store i16 %p_0_0_0_0_6_0, i4 %mp_ins_M_elems_V_6_addr_3" [example-4/src/message_passing.cc:68]   --->   Operation 199 'store' 'store_ln68' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_7_addr_3 = getelementptr i16 %mp_ins_M_elems_V_7, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:68]   --->   Operation 200 'getelementptr' 'mp_ins_M_elems_V_7_addr_3' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.68ns)   --->   "%store_ln68 = store i16 %p_0_0_0_0_7_0, i4 %mp_ins_M_elems_V_7_addr_3" [example-4/src/message_passing.cc:68]   --->   Operation 201 'store' 'store_ln68' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_4 : Operation 202 [1/1] (0.38ns)   --->   "%br_ln69 = br void %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54" [example-4/src/message_passing.cc:69]   --->   Operation 202 'br' 'br_ln69' <Predicate = (!icmp_ln43 & icmp_ln65)> <Delay = 0.38>
ST_4 : Operation 203 [2/2] (1.17ns)   --->   "%edge_embed_V_18 = load i10 %edge_embedding_weights_V_1_4_addr"   --->   Operation 203 'load' 'edge_embed_V_18' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_4 : Operation 204 [2/2] (1.17ns)   --->   "%edge_embed_V_19 = load i10 %edge_embedding_weights_V_1_5_addr"   --->   Operation 204 'load' 'edge_embed_V_19' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_4 : Operation 205 [2/2] (1.17ns)   --->   "%edge_embed_V_20 = load i10 %edge_embedding_weights_V_1_6_addr"   --->   Operation 205 'load' 'edge_embed_V_20' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_4 : Operation 206 [2/2] (1.17ns)   --->   "%edge_embed_V_21 = load i10 %edge_embedding_weights_V_1_7_addr"   --->   Operation 206 'load' 'edge_embed_V_21' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_4 : Operation 207 [1/1] (0.38ns)   --->   "%store_ln55 = store i32 %e_end, i32 %e_end_2" [example-4/src/message_passing.cc:55]   --->   Operation 207 'store' 'store_ln55' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 208 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.16>
ST_5 : Operation 209 [1/2] (1.17ns)   --->   "%neighbor_tables_1_1_load = load i9 %neighbor_tables_1_1_addr" [example-4/src/message_passing.cc:43]   --->   Operation 209 'load' 'neighbor_tables_1_1_load' <Predicate = (!icmp_ln43)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 500> <RAM>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln712_44 = zext i7 %neighbor_tables_1_1_load"   --->   Operation 210 'zext' 'zext_ln712_44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 211 [3/3] (0.99ns) (grouped into DSP with root node add_ln712_898)   --->   "%mul_ln712_9 = mul i11 %zext_ln712_44, i11 13"   --->   Operation 211 'mul' 'mul_ln712_9' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [2/3] (0.99ns) (grouped into DSP with root node add_ln712_891)   --->   "%mul_ln712_10 = mul i10 %zext_ln712_47, i10 13"   --->   Operation 212 'mul' 'mul_ln712_10' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [2/3] (0.99ns) (grouped into DSP with root node add_ln712_893)   --->   "%mul_ln712_11 = mul i10 %zext_ln712_49, i10 13"   --->   Operation 213 'mul' 'mul_ln712_11' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [2/3] (0.99ns) (grouped into DSP with root node add_ln712_894)   --->   "%mul_ln712_12 = mul i10 %zext_ln712_51, i10 13"   --->   Operation 214 'mul' 'mul_ln712_12' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln712_58 = zext i10 %add_ln712_896"   --->   Operation 215 'zext' 'zext_ln712_58' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_4_addr_1 = getelementptr i16 %edge_embedding_weights_V_1_4, i64 0, i64 %zext_ln712_58"   --->   Operation 216 'getelementptr' 'edge_embedding_weights_V_1_4_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln712_59 = zext i10 %add_ln712_897"   --->   Operation 217 'zext' 'zext_ln712_59' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_4_addr_2 = getelementptr i16 %edge_embedding_weights_V_1_4, i64 0, i64 %zext_ln712_59"   --->   Operation 218 'getelementptr' 'edge_embedding_weights_V_1_4_addr_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_5_addr_1 = getelementptr i16 %edge_embedding_weights_V_1_5, i64 0, i64 %zext_ln712_58"   --->   Operation 219 'getelementptr' 'edge_embedding_weights_V_1_5_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_5_addr_2 = getelementptr i16 %edge_embedding_weights_V_1_5, i64 0, i64 %zext_ln712_59"   --->   Operation 220 'getelementptr' 'edge_embedding_weights_V_1_5_addr_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_6_addr_1 = getelementptr i16 %edge_embedding_weights_V_1_6, i64 0, i64 %zext_ln712_58"   --->   Operation 221 'getelementptr' 'edge_embedding_weights_V_1_6_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_6_addr_2 = getelementptr i16 %edge_embedding_weights_V_1_6, i64 0, i64 %zext_ln712_59"   --->   Operation 222 'getelementptr' 'edge_embedding_weights_V_1_6_addr_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_7_addr_1 = getelementptr i16 %edge_embedding_weights_V_1_7, i64 0, i64 %zext_ln712_58"   --->   Operation 223 'getelementptr' 'edge_embedding_weights_V_1_7_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_7_addr_2 = getelementptr i16 %edge_embedding_weights_V_1_7, i64 0, i64 %zext_ln712_59"   --->   Operation 224 'getelementptr' 'edge_embedding_weights_V_1_7_addr_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_0_addr = getelementptr i16 %mp_ins_M_elems_V_0, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:72]   --->   Operation 225 'getelementptr' 'mp_ins_M_elems_V_0_addr' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 226 [2/2] (0.68ns)   --->   "%mp_ins_M_elems_V_0_load = load i4 %mp_ins_M_elems_V_0_addr" [example-4/src/message_passing.cc:72]   --->   Operation 226 'load' 'mp_ins_M_elems_V_0_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_1_addr = getelementptr i16 %mp_ins_M_elems_V_1, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:72]   --->   Operation 227 'getelementptr' 'mp_ins_M_elems_V_1_addr' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 228 [2/2] (0.68ns)   --->   "%mp_ins_M_elems_V_1_load = load i4 %mp_ins_M_elems_V_1_addr" [example-4/src/message_passing.cc:72]   --->   Operation 228 'load' 'mp_ins_M_elems_V_1_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_2_addr = getelementptr i16 %mp_ins_M_elems_V_2, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:72]   --->   Operation 229 'getelementptr' 'mp_ins_M_elems_V_2_addr' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 230 [2/2] (0.68ns)   --->   "%mp_ins_M_elems_V_2_load = load i4 %mp_ins_M_elems_V_2_addr" [example-4/src/message_passing.cc:72]   --->   Operation 230 'load' 'mp_ins_M_elems_V_2_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_3_addr = getelementptr i16 %mp_ins_M_elems_V_3, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:72]   --->   Operation 231 'getelementptr' 'mp_ins_M_elems_V_3_addr' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 232 [2/2] (0.68ns)   --->   "%mp_ins_M_elems_V_3_load = load i4 %mp_ins_M_elems_V_3_addr" [example-4/src/message_passing.cc:72]   --->   Operation 232 'load' 'mp_ins_M_elems_V_3_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_4_addr = getelementptr i16 %mp_ins_M_elems_V_4, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:72]   --->   Operation 233 'getelementptr' 'mp_ins_M_elems_V_4_addr' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 234 [2/2] (0.68ns)   --->   "%mp_ins_M_elems_V_4_load = load i4 %mp_ins_M_elems_V_4_addr" [example-4/src/message_passing.cc:72]   --->   Operation 234 'load' 'mp_ins_M_elems_V_4_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_5_addr = getelementptr i16 %mp_ins_M_elems_V_5, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:72]   --->   Operation 235 'getelementptr' 'mp_ins_M_elems_V_5_addr' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 236 [2/2] (0.68ns)   --->   "%mp_ins_M_elems_V_5_load = load i4 %mp_ins_M_elems_V_5_addr" [example-4/src/message_passing.cc:72]   --->   Operation 236 'load' 'mp_ins_M_elems_V_5_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_6_addr = getelementptr i16 %mp_ins_M_elems_V_6, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:72]   --->   Operation 237 'getelementptr' 'mp_ins_M_elems_V_6_addr' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 238 [2/2] (0.68ns)   --->   "%mp_ins_M_elems_V_6_load = load i4 %mp_ins_M_elems_V_6_addr" [example-4/src/message_passing.cc:72]   --->   Operation 238 'load' 'mp_ins_M_elems_V_6_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%mp_ins_M_elems_V_7_addr = getelementptr i16 %mp_ins_M_elems_V_7, i64 0, i64 %zext_ln50" [example-4/src/message_passing.cc:72]   --->   Operation 239 'getelementptr' 'mp_ins_M_elems_V_7_addr' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 240 [2/2] (0.68ns)   --->   "%mp_ins_M_elems_V_7_load = load i4 %mp_ins_M_elems_V_7_addr" [example-4/src/message_passing.cc:72]   --->   Operation 240 'load' 'mp_ins_M_elems_V_7_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_5 : Operation 241 [1/2] (1.17ns)   --->   "%edge_embed_V_18 = load i10 %edge_embedding_weights_V_1_4_addr"   --->   Operation 241 'load' 'edge_embed_V_18' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 242 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_4_load = load i10 %edge_embedding_weights_V_1_4_addr_1"   --->   Operation 242 'load' 'edge_embedding_weights_V_1_4_load' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 243 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_4_load_1 = load i10 %edge_embedding_weights_V_1_4_addr_2"   --->   Operation 243 'load' 'edge_embedding_weights_V_1_4_load_1' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln712_88 = trunc i16 %edge_embed_V_18"   --->   Operation 244 'trunc' 'trunc_ln712_88' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 245 [1/2] (1.17ns)   --->   "%edge_embed_V_19 = load i10 %edge_embedding_weights_V_1_5_addr"   --->   Operation 245 'load' 'edge_embed_V_19' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 246 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_5_load = load i10 %edge_embedding_weights_V_1_5_addr_1"   --->   Operation 246 'load' 'edge_embedding_weights_V_1_5_load' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 247 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_5_load_1 = load i10 %edge_embedding_weights_V_1_5_addr_2"   --->   Operation 247 'load' 'edge_embedding_weights_V_1_5_load_1' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln712_92 = trunc i16 %edge_embed_V_19"   --->   Operation 248 'trunc' 'trunc_ln712_92' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 249 [1/2] (1.17ns)   --->   "%edge_embed_V_20 = load i10 %edge_embedding_weights_V_1_6_addr"   --->   Operation 249 'load' 'edge_embed_V_20' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 250 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_6_load = load i10 %edge_embedding_weights_V_1_6_addr_1"   --->   Operation 250 'load' 'edge_embedding_weights_V_1_6_load' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 251 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_6_load_1 = load i10 %edge_embedding_weights_V_1_6_addr_2"   --->   Operation 251 'load' 'edge_embedding_weights_V_1_6_load_1' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln712_96 = trunc i16 %edge_embed_V_20"   --->   Operation 252 'trunc' 'trunc_ln712_96' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 253 [1/2] (1.17ns)   --->   "%edge_embed_V_21 = load i10 %edge_embedding_weights_V_1_7_addr"   --->   Operation 253 'load' 'edge_embed_V_21' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 254 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_7_load = load i10 %edge_embedding_weights_V_1_7_addr_1"   --->   Operation 254 'load' 'edge_embedding_weights_V_1_7_load' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 255 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_7_load_1 = load i10 %edge_embedding_weights_V_1_7_addr_2"   --->   Operation 255 'load' 'edge_embedding_weights_V_1_7_load_1' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln712_100 = trunc i16 %edge_embed_V_21"   --->   Operation 256 'trunc' 'trunc_ln712_100' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.97>
ST_6 : Operation 257 [2/3] (0.99ns) (grouped into DSP with root node add_ln712_898)   --->   "%mul_ln712_9 = mul i11 %zext_ln712_44, i11 13"   --->   Operation 257 'mul' 'mul_ln712_9' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %neighbor_tables_1_1_load, i4 0"   --->   Operation 258 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %neighbor_tables_1_1_load, i2 0"   --->   Operation 259 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln712_45 = zext i9 %tmp_s"   --->   Operation 260 'zext' 'zext_ln712_45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln712 = sub i11 %tmp, i11 %zext_ln712_45"   --->   Operation 261 'sub' 'sub_ln712' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node add_ln712_891)   --->   "%mul_ln712_10 = mul i10 %zext_ln712_47, i10 13"   --->   Operation 262 'mul' 'mul_ln712_10' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node add_ln712_893)   --->   "%mul_ln712_11 = mul i10 %zext_ln712_49, i10 13"   --->   Operation 263 'mul' 'mul_ln712_11' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 264 [1/3] (0.00ns) (grouped into DSP with root node add_ln712_894)   --->   "%mul_ln712_12 = mul i10 %zext_ln712_51, i10 13"   --->   Operation 264 'mul' 'mul_ln712_12' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln712_52 = zext i4 %select_ln43"   --->   Operation 265 'zext' 'zext_ln712_52' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 266 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln712_891 = add i10 %mul_ln712_10, i10 %zext_ln712_53"   --->   Operation 266 'add' 'add_ln712_891' <Predicate = (!icmp_ln43)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 267 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln712_893 = add i10 %mul_ln712_11, i10 %zext_ln712_53"   --->   Operation 267 'add' 'add_ln712_893' <Predicate = (!icmp_ln43)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 268 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln712_894 = add i10 %mul_ln712_12, i10 %zext_ln712_53"   --->   Operation 268 'add' 'add_ln712_894' <Predicate = (!icmp_ln43)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 269 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln712_899 = add i11 %sub_ln712, i11 %zext_ln712_52"   --->   Operation 269 'add' 'add_ln712_899' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln712_61 = zext i11 %add_ln712_899"   --->   Operation 270 'zext' 'zext_ln712_61' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%message416_addr = getelementptr i16 %message416, i64 0, i64 %zext_ln712_61"   --->   Operation 271 'getelementptr' 'message416_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%message417_addr = getelementptr i16 %message417, i64 0, i64 %zext_ln712_61"   --->   Operation 272 'getelementptr' 'message417_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%message418_addr = getelementptr i16 %message418, i64 0, i64 %zext_ln712_61"   --->   Operation 273 'getelementptr' 'message418_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%message419_addr = getelementptr i16 %message419, i64 0, i64 %zext_ln712_61"   --->   Operation 274 'getelementptr' 'message419_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_6 : Operation 275 [1/2] (0.68ns)   --->   "%mp_ins_M_elems_V_0_load = load i4 %mp_ins_M_elems_V_0_addr" [example-4/src/message_passing.cc:72]   --->   Operation 275 'load' 'mp_ins_M_elems_V_0_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 276 [1/2] (0.68ns)   --->   "%mp_ins_M_elems_V_1_load = load i4 %mp_ins_M_elems_V_1_addr" [example-4/src/message_passing.cc:72]   --->   Operation 276 'load' 'mp_ins_M_elems_V_1_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 277 [1/2] (0.68ns)   --->   "%mp_ins_M_elems_V_2_load = load i4 %mp_ins_M_elems_V_2_addr" [example-4/src/message_passing.cc:72]   --->   Operation 277 'load' 'mp_ins_M_elems_V_2_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 278 [1/2] (0.68ns)   --->   "%mp_ins_M_elems_V_3_load = load i4 %mp_ins_M_elems_V_3_addr" [example-4/src/message_passing.cc:72]   --->   Operation 278 'load' 'mp_ins_M_elems_V_3_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 279 [1/2] (0.68ns)   --->   "%mp_ins_M_elems_V_4_load = load i4 %mp_ins_M_elems_V_4_addr" [example-4/src/message_passing.cc:72]   --->   Operation 279 'load' 'mp_ins_M_elems_V_4_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 280 [1/2] (0.68ns)   --->   "%mp_ins_M_elems_V_5_load = load i4 %mp_ins_M_elems_V_5_addr" [example-4/src/message_passing.cc:72]   --->   Operation 280 'load' 'mp_ins_M_elems_V_5_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 281 [1/2] (0.68ns)   --->   "%mp_ins_M_elems_V_6_load = load i4 %mp_ins_M_elems_V_6_addr" [example-4/src/message_passing.cc:72]   --->   Operation 281 'load' 'mp_ins_M_elems_V_6_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 282 [1/2] (0.68ns)   --->   "%mp_ins_M_elems_V_7_load = load i4 %mp_ins_M_elems_V_7_addr" [example-4/src/message_passing.cc:72]   --->   Operation 282 'load' 'mp_ins_M_elems_V_7_load' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_6 : Operation 283 [1/1] (0.38ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54"   --->   Operation 283 'br' 'br_ln0' <Predicate = (!icmp_ln43 & !icmp_ln65)> <Delay = 0.38>
ST_6 : Operation 284 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_4_load = load i10 %edge_embedding_weights_V_1_4_addr_1"   --->   Operation 284 'load' 'edge_embedding_weights_V_1_4_load' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_6 : Operation 285 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_4_load_1 = load i10 %edge_embedding_weights_V_1_4_addr_2"   --->   Operation 285 'load' 'edge_embedding_weights_V_1_4_load_1' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln712_89 = trunc i16 %edge_embedding_weights_V_1_4_load"   --->   Operation 286 'trunc' 'trunc_ln712_89' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln712_90 = trunc i16 %edge_embedding_weights_V_1_4_load_1"   --->   Operation 287 'trunc' 'trunc_ln712_90' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.77ns)   --->   "%add_ln89_59 = add i15 %trunc_ln712_89, i15 %trunc_ln712_90" [example-4/src/message_passing.cc:89]   --->   Operation 288 'add' 'add_ln89_59' <Predicate = (icmp_ln79)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [2/2] (1.20ns)   --->   "%message416_load = load i11 %message416_addr"   --->   Operation 289 'load' 'message416_load' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>
ST_6 : Operation 290 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_5_load = load i10 %edge_embedding_weights_V_1_5_addr_1"   --->   Operation 290 'load' 'edge_embedding_weights_V_1_5_load' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_6 : Operation 291 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_5_load_1 = load i10 %edge_embedding_weights_V_1_5_addr_2"   --->   Operation 291 'load' 'edge_embedding_weights_V_1_5_load_1' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln712_93 = trunc i16 %edge_embedding_weights_V_1_5_load"   --->   Operation 292 'trunc' 'trunc_ln712_93' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln712_94 = trunc i16 %edge_embedding_weights_V_1_5_load_1"   --->   Operation 293 'trunc' 'trunc_ln712_94' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.77ns)   --->   "%add_ln89_62 = add i15 %trunc_ln712_93, i15 %trunc_ln712_94" [example-4/src/message_passing.cc:89]   --->   Operation 294 'add' 'add_ln89_62' <Predicate = (icmp_ln79)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [2/2] (1.20ns)   --->   "%message417_load = load i11 %message417_addr"   --->   Operation 295 'load' 'message417_load' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>
ST_6 : Operation 296 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_6_load = load i10 %edge_embedding_weights_V_1_6_addr_1"   --->   Operation 296 'load' 'edge_embedding_weights_V_1_6_load' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_6 : Operation 297 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_6_load_1 = load i10 %edge_embedding_weights_V_1_6_addr_2"   --->   Operation 297 'load' 'edge_embedding_weights_V_1_6_load_1' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln712_97 = trunc i16 %edge_embedding_weights_V_1_6_load"   --->   Operation 298 'trunc' 'trunc_ln712_97' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln712_98 = trunc i16 %edge_embedding_weights_V_1_6_load_1"   --->   Operation 299 'trunc' 'trunc_ln712_98' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.77ns)   --->   "%add_ln89_65 = add i15 %trunc_ln712_97, i15 %trunc_ln712_98" [example-4/src/message_passing.cc:89]   --->   Operation 300 'add' 'add_ln89_65' <Predicate = (icmp_ln79)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [2/2] (1.20ns)   --->   "%message418_load = load i11 %message418_addr"   --->   Operation 301 'load' 'message418_load' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>
ST_6 : Operation 302 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_7_load = load i10 %edge_embedding_weights_V_1_7_addr_1"   --->   Operation 302 'load' 'edge_embedding_weights_V_1_7_load' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_6 : Operation 303 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_7_load_1 = load i10 %edge_embedding_weights_V_1_7_addr_2"   --->   Operation 303 'load' 'edge_embedding_weights_V_1_7_load_1' <Predicate = (icmp_ln79)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln712_101 = trunc i16 %edge_embedding_weights_V_1_7_load"   --->   Operation 304 'trunc' 'trunc_ln712_101' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln712_102 = trunc i16 %edge_embedding_weights_V_1_7_load_1"   --->   Operation 305 'trunc' 'trunc_ln712_102' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.77ns)   --->   "%add_ln89_68 = add i15 %trunc_ln712_101, i15 %trunc_ln712_102" [example-4/src/message_passing.cc:89]   --->   Operation 306 'add' 'add_ln89_68' <Predicate = (icmp_ln79)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [2/2] (1.20ns)   --->   "%message419_load = load i11 %message419_addr"   --->   Operation 307 'load' 'message419_load' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>

State 7 <SV = 6> <Delay = 2.24>
ST_7 : Operation 308 [1/3] (0.00ns) (grouped into DSP with root node add_ln712_898)   --->   "%mul_ln712_9 = mul i11 %zext_ln712_44, i11 13"   --->   Operation 308 'mul' 'mul_ln712_9' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 309 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln712_891 = add i10 %mul_ln712_10, i10 %zext_ln712_53"   --->   Operation 309 'add' 'add_ln712_891' <Predicate = (!icmp_ln43)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln712_54 = zext i10 %add_ln712_891"   --->   Operation 310 'zext' 'zext_ln712_54' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_0_addr = getelementptr i16 %edge_embedding_weights_V_1_0, i64 0, i64 %zext_ln712_54"   --->   Operation 311 'getelementptr' 'edge_embedding_weights_V_1_0_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 312 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln712_893 = add i10 %mul_ln712_11, i10 %zext_ln712_53"   --->   Operation 312 'add' 'add_ln712_893' <Predicate = (!icmp_ln43)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln712_55 = zext i10 %add_ln712_893"   --->   Operation 313 'zext' 'zext_ln712_55' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_0_addr_1 = getelementptr i16 %edge_embedding_weights_V_1_0, i64 0, i64 %zext_ln712_55"   --->   Operation 314 'getelementptr' 'edge_embedding_weights_V_1_0_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 315 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln712_894 = add i10 %mul_ln712_12, i10 %zext_ln712_53"   --->   Operation 315 'add' 'add_ln712_894' <Predicate = (!icmp_ln43)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln712_56 = zext i10 %add_ln712_894"   --->   Operation 316 'zext' 'zext_ln712_56' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_0_addr_2 = getelementptr i16 %edge_embedding_weights_V_1_0, i64 0, i64 %zext_ln712_56"   --->   Operation 317 'getelementptr' 'edge_embedding_weights_V_1_0_addr_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_1_addr = getelementptr i16 %edge_embedding_weights_V_1_1, i64 0, i64 %zext_ln712_54"   --->   Operation 318 'getelementptr' 'edge_embedding_weights_V_1_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_1_addr_1 = getelementptr i16 %edge_embedding_weights_V_1_1, i64 0, i64 %zext_ln712_55"   --->   Operation 319 'getelementptr' 'edge_embedding_weights_V_1_1_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_1_addr_2 = getelementptr i16 %edge_embedding_weights_V_1_1, i64 0, i64 %zext_ln712_56"   --->   Operation 320 'getelementptr' 'edge_embedding_weights_V_1_1_addr_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_2_addr = getelementptr i16 %edge_embedding_weights_V_1_2, i64 0, i64 %zext_ln712_54"   --->   Operation 321 'getelementptr' 'edge_embedding_weights_V_1_2_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_2_addr_1 = getelementptr i16 %edge_embedding_weights_V_1_2, i64 0, i64 %zext_ln712_55"   --->   Operation 322 'getelementptr' 'edge_embedding_weights_V_1_2_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_2_addr_2 = getelementptr i16 %edge_embedding_weights_V_1_2, i64 0, i64 %zext_ln712_56"   --->   Operation 323 'getelementptr' 'edge_embedding_weights_V_1_2_addr_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_3_addr = getelementptr i16 %edge_embedding_weights_V_1_3, i64 0, i64 %zext_ln712_54"   --->   Operation 324 'getelementptr' 'edge_embedding_weights_V_1_3_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_3_addr_1 = getelementptr i16 %edge_embedding_weights_V_1_3, i64 0, i64 %zext_ln712_55"   --->   Operation 325 'getelementptr' 'edge_embedding_weights_V_1_3_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_3_addr_2 = getelementptr i16 %edge_embedding_weights_V_1_3, i64 0, i64 %zext_ln712_56"   --->   Operation 326 'getelementptr' 'edge_embedding_weights_V_1_3_addr_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 327 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln712_898 = add i11 %mul_ln712_9, i11 %zext_ln712_52"   --->   Operation 327 'add' 'add_ln712_898' <Predicate = (!icmp_ln43)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%empty = phi i16 %mp_ins_M_elems_V_7_load, void, i16 %p_0_0_0_0_7_0, void" [example-4/src/message_passing.cc:72]   --->   Operation 328 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%empty_251 = phi i16 %mp_ins_M_elems_V_6_load, void, i16 %p_0_0_0_0_6_0, void" [example-4/src/message_passing.cc:72]   --->   Operation 329 'phi' 'empty_251' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "%empty_252 = phi i16 %mp_ins_M_elems_V_5_load, void, i16 %p_0_0_0_0_5_0, void" [example-4/src/message_passing.cc:72]   --->   Operation 330 'phi' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%empty_253 = phi i16 %mp_ins_M_elems_V_4_load, void, i16 %p_0_0_0_0_4_0, void" [example-4/src/message_passing.cc:72]   --->   Operation 331 'phi' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 332 [2/2] (1.17ns)   --->   "%edge_embed_V = load i10 %edge_embedding_weights_V_1_0_addr"   --->   Operation 332 'load' 'edge_embed_V' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 333 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_0_load = load i10 %edge_embedding_weights_V_1_0_addr_1"   --->   Operation 333 'load' 'edge_embedding_weights_V_1_0_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 334 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_0_load_1 = load i10 %edge_embedding_weights_V_1_0_addr_2"   --->   Operation 334 'load' 'edge_embedding_weights_V_1_0_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 335 [2/2] (1.17ns)   --->   "%edge_embed_V_15 = load i10 %edge_embedding_weights_V_1_1_addr"   --->   Operation 335 'load' 'edge_embed_V_15' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 336 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_1_load = load i10 %edge_embedding_weights_V_1_1_addr_1"   --->   Operation 336 'load' 'edge_embedding_weights_V_1_1_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 337 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_1_load_1 = load i10 %edge_embedding_weights_V_1_1_addr_2"   --->   Operation 337 'load' 'edge_embedding_weights_V_1_1_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 338 [2/2] (1.17ns)   --->   "%edge_embed_V_16 = load i10 %edge_embedding_weights_V_1_2_addr"   --->   Operation 338 'load' 'edge_embed_V_16' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 339 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_2_load = load i10 %edge_embedding_weights_V_1_2_addr_1"   --->   Operation 339 'load' 'edge_embedding_weights_V_1_2_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 340 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_2_load_1 = load i10 %edge_embedding_weights_V_1_2_addr_2"   --->   Operation 340 'load' 'edge_embedding_weights_V_1_2_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 341 [2/2] (1.17ns)   --->   "%edge_embed_V_17 = load i10 %edge_embedding_weights_V_1_3_addr"   --->   Operation 341 'load' 'edge_embed_V_17' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 342 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_3_load = load i10 %edge_embedding_weights_V_1_3_addr_1"   --->   Operation 342 'load' 'edge_embedding_weights_V_1_3_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 343 [2/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_3_load_1 = load i10 %edge_embedding_weights_V_1_3_addr_2"   --->   Operation 343 'load' 'edge_embedding_weights_V_1_3_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln712_87 = trunc i16 %empty_253"   --->   Operation 344 'trunc' 'trunc_ln712_87' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_877 = add i16 %edge_embed_V_18, i16 %edge_embedding_weights_V_1_4_load"   --->   Operation 345 'add' 'add_ln712_877' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 346 [1/1] (0.78ns)   --->   "%add_ln712_878 = add i16 %edge_embedding_weights_V_1_4_load_1, i16 %empty_253"   --->   Operation 346 'add' 'add_ln712_878' <Predicate = (icmp_ln79)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%total_embed_V_18 = add i16 %add_ln712_878, i16 %add_ln712_877"   --->   Operation 347 'add' 'total_embed_V_18' <Predicate = (icmp_ln79)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_58 = add i15 %trunc_ln712_88, i15 %trunc_ln712_87" [example-4/src/message_passing.cc:89]   --->   Operation 348 'add' 'add_ln89_58' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 349 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln89_60 = add i15 %add_ln89_59, i15 %add_ln89_58" [example-4/src/message_passing.cc:89]   --->   Operation 349 'add' 'add_ln89_60' <Predicate = (icmp_ln79)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_880)   --->   "%p_Result_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_18, i32 15"   --->   Operation 350 'bitselect' 'p_Result_421' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_880)   --->   "%select_ln24_21 = select i1 %p_Result_421, i15 0, i15 %add_ln89_60" [example-4/src/util.h:24]   --->   Operation 351 'select' 'select_ln24_21' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_880)   --->   "%zext_ln712_18 = zext i15 %select_ln24_21"   --->   Operation 352 'zext' 'zext_ln712_18' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 353 [1/2] (1.20ns)   --->   "%message416_load = load i11 %message416_addr"   --->   Operation 353 'load' 'message416_load' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>
ST_7 : Operation 354 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln712_880 = add i16 %message416_load, i16 %zext_ln712_18"   --->   Operation 354 'add' 'add_ln712_880' <Predicate = (icmp_ln79)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln712_91 = trunc i16 %empty_252"   --->   Operation 355 'trunc' 'trunc_ln712_91' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_881 = add i16 %edge_embed_V_19, i16 %edge_embedding_weights_V_1_5_load"   --->   Operation 356 'add' 'add_ln712_881' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 357 [1/1] (0.78ns)   --->   "%add_ln712_882 = add i16 %edge_embedding_weights_V_1_5_load_1, i16 %empty_252"   --->   Operation 357 'add' 'add_ln712_882' <Predicate = (icmp_ln79)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%total_embed_V_19 = add i16 %add_ln712_882, i16 %add_ln712_881"   --->   Operation 358 'add' 'total_embed_V_19' <Predicate = (icmp_ln79)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_61 = add i15 %trunc_ln712_92, i15 %trunc_ln712_91" [example-4/src/message_passing.cc:89]   --->   Operation 359 'add' 'add_ln89_61' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 360 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln89_63 = add i15 %add_ln89_62, i15 %add_ln89_61" [example-4/src/message_passing.cc:89]   --->   Operation 360 'add' 'add_ln89_63' <Predicate = (icmp_ln79)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_884)   --->   "%p_Result_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_19, i32 15"   --->   Operation 361 'bitselect' 'p_Result_422' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_884)   --->   "%select_ln24_22 = select i1 %p_Result_422, i15 0, i15 %add_ln89_63" [example-4/src/util.h:24]   --->   Operation 362 'select' 'select_ln24_22' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_884)   --->   "%zext_ln712_19 = zext i15 %select_ln24_22"   --->   Operation 363 'zext' 'zext_ln712_19' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 364 [1/2] (1.20ns)   --->   "%message417_load = load i11 %message417_addr"   --->   Operation 364 'load' 'message417_load' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>
ST_7 : Operation 365 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln712_884 = add i16 %message417_load, i16 %zext_ln712_19"   --->   Operation 365 'add' 'add_ln712_884' <Predicate = (icmp_ln79)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln712_95 = trunc i16 %empty_251"   --->   Operation 366 'trunc' 'trunc_ln712_95' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_885 = add i16 %edge_embed_V_20, i16 %edge_embedding_weights_V_1_6_load"   --->   Operation 367 'add' 'add_ln712_885' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 368 [1/1] (0.78ns)   --->   "%add_ln712_886 = add i16 %edge_embedding_weights_V_1_6_load_1, i16 %empty_251"   --->   Operation 368 'add' 'add_ln712_886' <Predicate = (icmp_ln79)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%total_embed_V_20 = add i16 %add_ln712_886, i16 %add_ln712_885"   --->   Operation 369 'add' 'total_embed_V_20' <Predicate = (icmp_ln79)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_64 = add i15 %trunc_ln712_96, i15 %trunc_ln712_95" [example-4/src/message_passing.cc:89]   --->   Operation 370 'add' 'add_ln89_64' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 371 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln89_66 = add i15 %add_ln89_65, i15 %add_ln89_64" [example-4/src/message_passing.cc:89]   --->   Operation 371 'add' 'add_ln89_66' <Predicate = (icmp_ln79)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_888)   --->   "%p_Result_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_20, i32 15"   --->   Operation 372 'bitselect' 'p_Result_423' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_888)   --->   "%select_ln24_23 = select i1 %p_Result_423, i15 0, i15 %add_ln89_66" [example-4/src/util.h:24]   --->   Operation 373 'select' 'select_ln24_23' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_888)   --->   "%zext_ln712_20 = zext i15 %select_ln24_23"   --->   Operation 374 'zext' 'zext_ln712_20' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 375 [1/2] (1.20ns)   --->   "%message418_load = load i11 %message418_addr"   --->   Operation 375 'load' 'message418_load' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>
ST_7 : Operation 376 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln712_888 = add i16 %message418_load, i16 %zext_ln712_20"   --->   Operation 376 'add' 'add_ln712_888' <Predicate = (icmp_ln79)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln712_99 = trunc i16 %empty"   --->   Operation 377 'trunc' 'trunc_ln712_99' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_889 = add i16 %edge_embed_V_21, i16 %edge_embedding_weights_V_1_7_load"   --->   Operation 378 'add' 'add_ln712_889' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 379 [1/1] (0.78ns)   --->   "%add_ln712_890 = add i16 %edge_embedding_weights_V_1_7_load_1, i16 %empty"   --->   Operation 379 'add' 'add_ln712_890' <Predicate = (icmp_ln79)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%total_embed_V_21 = add i16 %add_ln712_890, i16 %add_ln712_889"   --->   Operation 380 'add' 'total_embed_V_21' <Predicate = (icmp_ln79)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_67 = add i15 %trunc_ln712_100, i15 %trunc_ln712_99" [example-4/src/message_passing.cc:89]   --->   Operation 381 'add' 'add_ln89_67' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 382 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln89_69 = add i15 %add_ln89_68, i15 %add_ln89_67" [example-4/src/message_passing.cc:89]   --->   Operation 382 'add' 'add_ln89_69' <Predicate = (icmp_ln79)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_892)   --->   "%p_Result_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_21, i32 15"   --->   Operation 383 'bitselect' 'p_Result_424' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_892)   --->   "%select_ln24_24 = select i1 %p_Result_424, i15 0, i15 %add_ln89_69" [example-4/src/util.h:24]   --->   Operation 384 'select' 'select_ln24_24' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_892)   --->   "%zext_ln712_21 = zext i15 %select_ln24_24"   --->   Operation 385 'zext' 'zext_ln712_21' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 386 [1/2] (1.20ns)   --->   "%message419_load = load i11 %message419_addr"   --->   Operation 386 'load' 'message419_load' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>
ST_7 : Operation 387 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln712_892 = add i16 %message419_load, i16 %zext_ln712_21"   --->   Operation 387 'add' 'add_ln712_892' <Predicate = (icmp_ln79)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.96>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_1_VITIS_LOOP_50_2_str"   --->   Operation 388 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 520, i64 130"   --->   Operation 389 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 390 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln712_898 = add i11 %mul_ln712_9, i11 %zext_ln712_52"   --->   Operation 390 'add' 'add_ln712_898' <Predicate = (!icmp_ln43)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln712_60 = zext i11 %add_ln712_898"   --->   Operation 391 'zext' 'zext_ln712_60' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 392 [1/1] (0.00ns)   --->   "%message4_addr = getelementptr i16 %message4, i64 0, i64 %zext_ln712_60"   --->   Operation 392 'getelementptr' 'message4_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%message413_addr = getelementptr i16 %message413, i64 0, i64 %zext_ln712_60"   --->   Operation 393 'getelementptr' 'message413_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%message414_addr = getelementptr i16 %message414, i64 0, i64 %zext_ln712_60"   --->   Operation 394 'getelementptr' 'message414_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%message415_addr = getelementptr i16 %message415, i64 0, i64 %zext_ln712_60"   --->   Operation 395 'getelementptr' 'message415_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [example-4/src/message_passing.cc:41]   --->   Operation 396 'specpipeline' 'specpipeline_ln41' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [example-4/src/message_passing.cc:41]   --->   Operation 397 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%empty_254 = phi i16 %mp_ins_M_elems_V_3_load, void, i16 %p_0_0_0_0_3_0, void" [example-4/src/message_passing.cc:72]   --->   Operation 398 'phi' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%empty_255 = phi i16 %mp_ins_M_elems_V_2_load, void, i16 %p_0_0_0_0_2_0, void" [example-4/src/message_passing.cc:72]   --->   Operation 399 'phi' 'empty_255' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%empty_256 = phi i16 %mp_ins_M_elems_V_1_load, void, i16 %p_0_0_0_0_1_0, void" [example-4/src/message_passing.cc:72]   --->   Operation 400 'phi' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%empty_257 = phi i16 %mp_ins_M_elems_V_0_load, void, i16 %p_0_0_0_0_0_0, void" [example-4/src/message_passing.cc:72]   --->   Operation 401 'phi' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 402 [1/2] (1.17ns)   --->   "%edge_embed_V = load i10 %edge_embedding_weights_V_1_0_addr"   --->   Operation 402 'load' 'edge_embed_V' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 403 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_0_load = load i10 %edge_embedding_weights_V_1_0_addr_1"   --->   Operation 403 'load' 'edge_embedding_weights_V_1_0_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 404 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_0_load_1 = load i10 %edge_embedding_weights_V_1_0_addr_2"   --->   Operation 404 'load' 'edge_embedding_weights_V_1_0_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln712_71 = trunc i16 %empty_257"   --->   Operation 405 'trunc' 'trunc_ln712_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln712_72 = trunc i16 %edge_embed_V"   --->   Operation 406 'trunc' 'trunc_ln712_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln712_73 = trunc i16 %edge_embedding_weights_V_1_0_load"   --->   Operation 407 'trunc' 'trunc_ln712_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln712_74 = trunc i16 %edge_embedding_weights_V_1_0_load_1"   --->   Operation 408 'trunc' 'trunc_ln712_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 409 [1/1] (0.78ns)   --->   "%add_ln712_862 = add i16 %edge_embedding_weights_V_1_0_load_1, i16 %empty_257"   --->   Operation 409 'add' 'add_ln712_862' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 410 [1/1] (0.77ns)   --->   "%add_ln89_47 = add i15 %trunc_ln712_73, i15 %trunc_ln712_74" [example-4/src/message_passing.cc:89]   --->   Operation 410 'add' 'add_ln89_47' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 411 [2/2] (1.20ns)   --->   "%message4_load = load i11 %message4_addr"   --->   Operation 411 'load' 'message4_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>
ST_8 : Operation 412 [1/2] (1.17ns)   --->   "%edge_embed_V_15 = load i10 %edge_embedding_weights_V_1_1_addr"   --->   Operation 412 'load' 'edge_embed_V_15' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 413 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_1_load = load i10 %edge_embedding_weights_V_1_1_addr_1"   --->   Operation 413 'load' 'edge_embedding_weights_V_1_1_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 414 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_1_load_1 = load i10 %edge_embedding_weights_V_1_1_addr_2"   --->   Operation 414 'load' 'edge_embedding_weights_V_1_1_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln712_75 = trunc i16 %empty_256"   --->   Operation 415 'trunc' 'trunc_ln712_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln712_76 = trunc i16 %edge_embed_V_15"   --->   Operation 416 'trunc' 'trunc_ln712_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln712_77 = trunc i16 %edge_embedding_weights_V_1_1_load"   --->   Operation 417 'trunc' 'trunc_ln712_77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln712_78 = trunc i16 %edge_embedding_weights_V_1_1_load_1"   --->   Operation 418 'trunc' 'trunc_ln712_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 419 [1/1] (0.78ns)   --->   "%add_ln712_866 = add i16 %edge_embedding_weights_V_1_1_load_1, i16 %empty_256"   --->   Operation 419 'add' 'add_ln712_866' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 420 [1/1] (0.77ns)   --->   "%add_ln89_50 = add i15 %trunc_ln712_77, i15 %trunc_ln712_78" [example-4/src/message_passing.cc:89]   --->   Operation 420 'add' 'add_ln89_50' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 421 [2/2] (1.20ns)   --->   "%message413_load = load i11 %message413_addr"   --->   Operation 421 'load' 'message413_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>
ST_8 : Operation 422 [1/2] (1.17ns)   --->   "%edge_embed_V_16 = load i10 %edge_embedding_weights_V_1_2_addr"   --->   Operation 422 'load' 'edge_embed_V_16' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 423 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_2_load = load i10 %edge_embedding_weights_V_1_2_addr_1"   --->   Operation 423 'load' 'edge_embedding_weights_V_1_2_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 424 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_2_load_1 = load i10 %edge_embedding_weights_V_1_2_addr_2"   --->   Operation 424 'load' 'edge_embedding_weights_V_1_2_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln712_79 = trunc i16 %empty_255"   --->   Operation 425 'trunc' 'trunc_ln712_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln712_80 = trunc i16 %edge_embed_V_16"   --->   Operation 426 'trunc' 'trunc_ln712_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln712_81 = trunc i16 %edge_embedding_weights_V_1_2_load"   --->   Operation 427 'trunc' 'trunc_ln712_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln712_82 = trunc i16 %edge_embedding_weights_V_1_2_load_1"   --->   Operation 428 'trunc' 'trunc_ln712_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 429 [1/1] (0.78ns)   --->   "%add_ln712_870 = add i16 %edge_embedding_weights_V_1_2_load_1, i16 %empty_255"   --->   Operation 429 'add' 'add_ln712_870' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [1/1] (0.77ns)   --->   "%add_ln89_53 = add i15 %trunc_ln712_81, i15 %trunc_ln712_82" [example-4/src/message_passing.cc:89]   --->   Operation 430 'add' 'add_ln89_53' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 431 [2/2] (1.20ns)   --->   "%message414_load = load i11 %message414_addr"   --->   Operation 431 'load' 'message414_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>
ST_8 : Operation 432 [1/2] (1.17ns)   --->   "%edge_embed_V_17 = load i10 %edge_embedding_weights_V_1_3_addr"   --->   Operation 432 'load' 'edge_embed_V_17' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 433 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_3_load = load i10 %edge_embedding_weights_V_1_3_addr_1"   --->   Operation 433 'load' 'edge_embedding_weights_V_1_3_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 434 [1/2] (1.17ns)   --->   "%edge_embedding_weights_V_1_3_load_1 = load i10 %edge_embedding_weights_V_1_3_addr_2"   --->   Operation 434 'load' 'edge_embedding_weights_V_1_3_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_8 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln712_83 = trunc i16 %empty_254"   --->   Operation 435 'trunc' 'trunc_ln712_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln712_84 = trunc i16 %edge_embed_V_17"   --->   Operation 436 'trunc' 'trunc_ln712_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln712_85 = trunc i16 %edge_embedding_weights_V_1_3_load"   --->   Operation 437 'trunc' 'trunc_ln712_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln712_86 = trunc i16 %edge_embedding_weights_V_1_3_load_1"   --->   Operation 438 'trunc' 'trunc_ln712_86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 439 [1/1] (0.78ns)   --->   "%add_ln712_874 = add i16 %edge_embedding_weights_V_1_3_load_1, i16 %empty_254"   --->   Operation 439 'add' 'add_ln712_874' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 440 [1/1] (0.77ns)   --->   "%add_ln89_56 = add i15 %trunc_ln712_85, i15 %trunc_ln712_86" [example-4/src/message_passing.cc:89]   --->   Operation 440 'add' 'add_ln89_56' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 441 [2/2] (1.20ns)   --->   "%message415_load = load i11 %message415_addr"   --->   Operation 441 'load' 'message415_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>
ST_8 : Operation 442 [1/1] (1.20ns)   --->   "%store_ln712 = store i16 %add_ln712_880, i11 %message416_addr"   --->   Operation 442 'store' 'store_ln712' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>
ST_8 : Operation 443 [1/1] (1.20ns)   --->   "%store_ln712 = store i16 %add_ln712_884, i11 %message417_addr"   --->   Operation 443 'store' 'store_ln712' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>
ST_8 : Operation 444 [1/1] (1.20ns)   --->   "%store_ln712 = store i16 %add_ln712_888, i11 %message418_addr"   --->   Operation 444 'store' 'store_ln712' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>
ST_8 : Operation 445 [1/1] (1.20ns)   --->   "%store_ln712 = store i16 %add_ln712_892, i11 %message419_addr"   --->   Operation 445 'store' 'store_ln712' <Predicate = (icmp_ln79)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1500> <RAM>
ST_8 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln91 = br void %._crit_edge81" [example-4/src/message_passing.cc:91]   --->   Operation 446 'br' 'br_ln91' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.98>
ST_9 : Operation 447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i16 %edge_embed_V, i16 %edge_embedding_weights_V_1_0_load"   --->   Operation 447 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 448 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%total_embed_V = add i16 %add_ln712_862, i16 %add_ln712"   --->   Operation 448 'add' 'total_embed_V' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89 = add i15 %trunc_ln712_72, i15 %trunc_ln712_71" [example-4/src/message_passing.cc:89]   --->   Operation 449 'add' 'add_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 450 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln89_48 = add i15 %add_ln89_47, i15 %add_ln89" [example-4/src/message_passing.cc:89]   --->   Operation 450 'add' 'add_ln89_48' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_864)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V, i32 15"   --->   Operation 451 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_864)   --->   "%select_ln24 = select i1 %p_Result_s, i15 0, i15 %add_ln89_48" [example-4/src/util.h:24]   --->   Operation 452 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_864)   --->   "%zext_ln712 = zext i15 %select_ln24"   --->   Operation 453 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 454 [1/2] (1.20ns)   --->   "%message4_load = load i11 %message4_addr"   --->   Operation 454 'load' 'message4_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>
ST_9 : Operation 455 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln712_864 = add i16 %message4_load, i16 %zext_ln712"   --->   Operation 455 'add' 'add_ln712_864' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_865 = add i16 %edge_embed_V_15, i16 %edge_embedding_weights_V_1_1_load"   --->   Operation 456 'add' 'add_ln712_865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 457 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%total_embed_V_15 = add i16 %add_ln712_866, i16 %add_ln712_865"   --->   Operation 457 'add' 'total_embed_V_15' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_49 = add i15 %trunc_ln712_76, i15 %trunc_ln712_75" [example-4/src/message_passing.cc:89]   --->   Operation 458 'add' 'add_ln89_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 459 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln89_51 = add i15 %add_ln89_50, i15 %add_ln89_49" [example-4/src/message_passing.cc:89]   --->   Operation 459 'add' 'add_ln89_51' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_868)   --->   "%p_Result_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_15, i32 15"   --->   Operation 460 'bitselect' 'p_Result_418' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_868)   --->   "%select_ln24_18 = select i1 %p_Result_418, i15 0, i15 %add_ln89_51" [example-4/src/util.h:24]   --->   Operation 461 'select' 'select_ln24_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_868)   --->   "%zext_ln712_15 = zext i15 %select_ln24_18"   --->   Operation 462 'zext' 'zext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 463 [1/2] (1.20ns)   --->   "%message413_load = load i11 %message413_addr"   --->   Operation 463 'load' 'message413_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>
ST_9 : Operation 464 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln712_868 = add i16 %message413_load, i16 %zext_ln712_15"   --->   Operation 464 'add' 'add_ln712_868' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_869 = add i16 %edge_embed_V_16, i16 %edge_embedding_weights_V_1_2_load"   --->   Operation 465 'add' 'add_ln712_869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 466 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%total_embed_V_16 = add i16 %add_ln712_870, i16 %add_ln712_869"   --->   Operation 466 'add' 'total_embed_V_16' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_52 = add i15 %trunc_ln712_80, i15 %trunc_ln712_79" [example-4/src/message_passing.cc:89]   --->   Operation 467 'add' 'add_ln89_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 468 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln89_54 = add i15 %add_ln89_53, i15 %add_ln89_52" [example-4/src/message_passing.cc:89]   --->   Operation 468 'add' 'add_ln89_54' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_872)   --->   "%p_Result_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_16, i32 15"   --->   Operation 469 'bitselect' 'p_Result_419' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_872)   --->   "%select_ln24_19 = select i1 %p_Result_419, i15 0, i15 %add_ln89_54" [example-4/src/util.h:24]   --->   Operation 470 'select' 'select_ln24_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_872)   --->   "%zext_ln712_16 = zext i15 %select_ln24_19"   --->   Operation 471 'zext' 'zext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 472 [1/2] (1.20ns)   --->   "%message414_load = load i11 %message414_addr"   --->   Operation 472 'load' 'message414_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>
ST_9 : Operation 473 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln712_872 = add i16 %message414_load, i16 %zext_ln712_16"   --->   Operation 473 'add' 'add_ln712_872' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_873 = add i16 %edge_embed_V_17, i16 %edge_embedding_weights_V_1_3_load"   --->   Operation 474 'add' 'add_ln712_873' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 475 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%total_embed_V_17 = add i16 %add_ln712_874, i16 %add_ln712_873"   --->   Operation 475 'add' 'total_embed_V_17' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_55 = add i15 %trunc_ln712_84, i15 %trunc_ln712_83" [example-4/src/message_passing.cc:89]   --->   Operation 476 'add' 'add_ln89_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 477 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln89_57 = add i15 %add_ln89_56, i15 %add_ln89_55" [example-4/src/message_passing.cc:89]   --->   Operation 477 'add' 'add_ln89_57' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_876)   --->   "%p_Result_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_17, i32 15"   --->   Operation 478 'bitselect' 'p_Result_420' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_876)   --->   "%select_ln24_20 = select i1 %p_Result_420, i15 0, i15 %add_ln89_57" [example-4/src/util.h:24]   --->   Operation 479 'select' 'select_ln24_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_876)   --->   "%zext_ln712_17 = zext i15 %select_ln24_20"   --->   Operation 480 'zext' 'zext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 481 [1/2] (1.20ns)   --->   "%message415_load = load i11 %message415_addr"   --->   Operation 481 'load' 'message415_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>
ST_9 : Operation 482 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln712_876 = add i16 %message415_load, i16 %zext_ln712_17"   --->   Operation 482 'add' 'add_ln712_876' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 487 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.20>
ST_10 : Operation 483 [1/1] (1.20ns)   --->   "%store_ln712 = store i16 %add_ln712_864, i11 %message4_addr"   --->   Operation 483 'store' 'store_ln712' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>
ST_10 : Operation 484 [1/1] (1.20ns)   --->   "%store_ln712 = store i16 %add_ln712_868, i11 %message413_addr"   --->   Operation 484 'store' 'store_ln712' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>
ST_10 : Operation 485 [1/1] (1.20ns)   --->   "%store_ln712 = store i16 %add_ln712_872, i11 %message414_addr"   --->   Operation 485 'store' 'store_ln712' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>
ST_10 : Operation 486 [1/1] (1.20ns)   --->   "%store_ln712 = store i16 %add_ln712_876, i11 %message415_addr"   --->   Operation 486 'store' 'store_ln712' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1625> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [45]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [81]  (0.387 ns)

 <State 2>: 2.38ns
The critical path consists of the following:
	'load' operation ('e_load', example-4/src/message_passing.cc:43) on local variable 'e' [101]  (0 ns)
	'add' operation ('add_ln43', example-4/src/message_passing.cc:43) [102]  (0.88 ns)
	'select' operation ('select_ln43_12', example-4/src/message_passing.cc:43) [112]  (0.303 ns)
	'getelementptr' operation ('edge_attrs_1_1_addr', example-4/src/message_passing.cc:48) [122]  (0 ns)
	'load' operation ('edge_attrs_1_1_load', example-4/src/message_passing.cc:43) on array 'edge_attrs_1_1' [123]  (1.2 ns)

 <State 3>: 2.31ns
The critical path consists of the following:
	'load' operation ('degree_tables_1_1_load', example-4/src/message_passing.cc:57) on array 'degree_tables_1_1' [211]  (1.2 ns)
	'add' operation ('e_end', example-4/src/message_passing.cc:59) [214]  (0.88 ns)
	'select' operation ('e_end', example-4/src/message_passing.cc:55) [217]  (0.227 ns)

 <State 4>: 2.41ns
The critical path consists of the following:
	'add' operation ('add_ln43_7', example-4/src/message_passing.cc:43) [134]  (0.706 ns)
	'add' operation ('add_ln712_883') [136]  (0.706 ns)
	'mul' operation of DSP[159] ('mul_ln712_11') [138]  (0.996 ns)

 <State 5>: 2.17ns
The critical path consists of the following:
	'load' operation ('neighbor_tables_1_1_load', example-4/src/message_passing.cc:43) on array 'neighbor_tables_1_1' [115]  (1.17 ns)
	'mul' operation of DSP[192] ('mul_ln712_9') [117]  (0.996 ns)

 <State 6>: 1.98ns
The critical path consists of the following:
	'sub' operation ('sub_ln712') [121]  (0 ns)
	'add' operation ('add_ln712_899') [198]  (0.777 ns)
	'getelementptr' operation ('message416_addr') [200]  (0 ns)
	'load' operation ('message416_load') on array 'message416' [395]  (1.2 ns)

 <State 7>: 2.25ns
The critical path consists of the following:
	'phi' operation ('empty_253', example-4/src/message_passing.cc:72) with incoming values : ('mp_ins_M_elems_V_4_load', example-4/src/message_passing.cc:72) ('embeddings_per_node_0_0_0_0_01219_val', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('embeddings_per_node_0_0_0_0_01326_val', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [294]  (0 ns)
	'add' operation ('add_ln712_878') [387]  (0.785 ns)
	'add' operation ('total_embed.V') [388]  (0.675 ns)
	'select' operation ('select_ln24_21', example-4/src/util.h:24) [393]  (0 ns)
	'add' operation ('add_ln712_880') [396]  (0.785 ns)

 <State 8>: 1.96ns
The critical path consists of the following:
	'load' operation ('edge_embedding_weights_V_1_0_load_1') on array 'edge_embedding_weights_V_1_0' [301]  (1.18 ns)
	'add' operation ('add_ln712_862') [307]  (0.785 ns)

 <State 9>: 1.99ns
The critical path consists of the following:
	'load' operation ('message4_load') on array 'message4' [315]  (1.2 ns)
	'add' operation ('add_ln712_864') [316]  (0.785 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln712') of variable 'add_ln712_864' on array 'message4' [317]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
