
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -2.42

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.33

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.33

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2   25.58    0.00    0.00    0.20 v b[0] (in)
                                         b[0] (net)
                  0.01    0.01    0.21 v clone5/A (BUF_X8)
     5   11.18    0.01    0.02    0.23 v clone5/Z (BUF_X8)
                                         net5 (net)
                  0.01    0.00    0.23 v _721_/A1 (AND2_X2)
     1   12.52    0.01    0.03    0.26 v _721_/ZN (AND2_X2)
                                         net3 (net)
                  0.01    0.00    0.27 v output3/A (BUF_X1)
     1    0.17    0.00    0.02    0.29 v output3/Z (BUF_X1)
                                         product[0] (net)
                  0.00    0.00    0.29 v product[0] (out)
                                  0.29   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[1] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1   24.44    0.00    0.00    0.20 v b[1] (in)
                                         b[1] (net)
                  0.01    0.01    0.21 v _542_/A (BUF_X16)
    10   20.71    0.01    0.02    0.23 v _542_/Z (BUF_X16)
                                         _003_ (net)
                  0.01    0.00    0.23 v _670_/B (XOR2_X2)
     1    3.17    0.01    0.05    0.29 v _670_/Z (XOR2_X2)
                                         _018_ (net)
                  0.01    0.00    0.29 v _671_/A1 (AND2_X4)
     2    7.51    0.01    0.03    0.31 v _671_/ZN (AND2_X4)
                                         _458_ (net)
                  0.01    0.00    0.31 v _944_/B (HA_X1)
     1    1.61    0.01    0.03    0.34 v _944_/CO (HA_X1)
                                         _459_ (net)
                  0.01    0.00    0.34 v _696_/A1 (OR2_X2)
     1    4.21    0.01    0.04    0.39 v _696_/ZN (OR2_X2)
                                         _288_ (net)
                  0.01    0.00    0.39 v _895_/A (FA_X1)
     1    2.87    0.01    0.11    0.50 ^ _895_/S (FA_X1)
                                         _290_ (net)
                  0.01    0.00    0.50 ^ _642_/A (INV_X1)
     1    2.79    0.01    0.01    0.51 v _642_/ZN (INV_X1)
                                         _296_ (net)
                  0.01    0.00    0.51 v _897_/CI (FA_X1)
     1    3.83    0.02    0.09    0.60 v _897_/S (FA_X1)
                                         _300_ (net)
                  0.02    0.00    0.60 v _898_/B (FA_X1)
     1    3.77    0.02    0.13    0.73 ^ _898_/S (FA_X1)
                                         _302_ (net)
                  0.02    0.00    0.73 ^ _703_/A (INV_X2)
     1    3.55    0.01    0.01    0.74 v _703_/ZN (INV_X2)
                                         _487_ (net)
                  0.01    0.00    0.74 v _954_/B (HA_X1)
     1    3.27    0.01    0.06    0.80 v _954_/S (HA_X1)
                                         _489_ (net)
                  0.01    0.00    0.80 v _735_/A (BUF_X4)
     6   18.15    0.01    0.03    0.83 v _735_/Z (BUF_X4)
                                         _033_ (net)
                  0.01    0.00    0.83 v _738_/A2 (NAND3_X2)
     1    3.59    0.01    0.02    0.85 ^ _738_/ZN (NAND3_X2)
                                         _036_ (net)
                  0.01    0.00    0.85 ^ _741_/B1 (OAI221_X2)
     2    4.05    0.02    0.03    0.88 v _741_/ZN (OAI221_X2)
                                         _039_ (net)
                  0.02    0.00    0.88 v _803_/A1 (OR2_X2)
     1    4.64    0.01    0.05    0.92 v _803_/ZN (OR2_X2)
                                         _097_ (net)
                  0.01    0.00    0.92 v _807_/B1 (AOI221_X2)
     2    7.49    0.06    0.09    1.01 ^ _807_/ZN (AOI221_X2)
                                         _101_ (net)
                  0.06    0.00    1.01 ^ _809_/A (AOI21_X2)
     1    3.20    0.02    0.02    1.03 v _809_/ZN (AOI21_X2)
                                         _103_ (net)
                  0.02    0.00    1.03 v _811_/A (AOI21_X2)
     1    3.90    0.02    0.04    1.07 ^ _811_/ZN (AOI21_X2)
                                         _105_ (net)
                  0.02    0.00    1.07 ^ _818_/A1 (OR3_X4)
     1   14.62    0.01    0.03    1.10 ^ _818_/ZN (OR3_X4)
                                         net9 (net)
                  0.01    0.00    1.11 ^ output8/A (BUF_X1)
     1    0.79    0.01    0.02    1.13 ^ output8/Z (BUF_X1)
                                         product[14] (net)
                  0.01    0.00    1.13 ^ product[14] (out)
                                  1.13   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[1] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1   24.44    0.00    0.00    0.20 v b[1] (in)
                                         b[1] (net)
                  0.01    0.01    0.21 v _542_/A (BUF_X16)
    10   20.71    0.01    0.02    0.23 v _542_/Z (BUF_X16)
                                         _003_ (net)
                  0.01    0.00    0.23 v _670_/B (XOR2_X2)
     1    3.17    0.01    0.05    0.29 v _670_/Z (XOR2_X2)
                                         _018_ (net)
                  0.01    0.00    0.29 v _671_/A1 (AND2_X4)
     2    7.51    0.01    0.03    0.31 v _671_/ZN (AND2_X4)
                                         _458_ (net)
                  0.01    0.00    0.31 v _944_/B (HA_X1)
     1    1.61    0.01    0.03    0.34 v _944_/CO (HA_X1)
                                         _459_ (net)
                  0.01    0.00    0.34 v _696_/A1 (OR2_X2)
     1    4.21    0.01    0.04    0.39 v _696_/ZN (OR2_X2)
                                         _288_ (net)
                  0.01    0.00    0.39 v _895_/A (FA_X1)
     1    2.87    0.01    0.11    0.50 ^ _895_/S (FA_X1)
                                         _290_ (net)
                  0.01    0.00    0.50 ^ _642_/A (INV_X1)
     1    2.79    0.01    0.01    0.51 v _642_/ZN (INV_X1)
                                         _296_ (net)
                  0.01    0.00    0.51 v _897_/CI (FA_X1)
     1    3.83    0.02    0.09    0.60 v _897_/S (FA_X1)
                                         _300_ (net)
                  0.02    0.00    0.60 v _898_/B (FA_X1)
     1    3.77    0.02    0.13    0.73 ^ _898_/S (FA_X1)
                                         _302_ (net)
                  0.02    0.00    0.73 ^ _703_/A (INV_X2)
     1    3.55    0.01    0.01    0.74 v _703_/ZN (INV_X2)
                                         _487_ (net)
                  0.01    0.00    0.74 v _954_/B (HA_X1)
     1    3.27    0.01    0.06    0.80 v _954_/S (HA_X1)
                                         _489_ (net)
                  0.01    0.00    0.80 v _735_/A (BUF_X4)
     6   18.15    0.01    0.03    0.83 v _735_/Z (BUF_X4)
                                         _033_ (net)
                  0.01    0.00    0.83 v _738_/A2 (NAND3_X2)
     1    3.59    0.01    0.02    0.85 ^ _738_/ZN (NAND3_X2)
                                         _036_ (net)
                  0.01    0.00    0.85 ^ _741_/B1 (OAI221_X2)
     2    4.05    0.02    0.03    0.88 v _741_/ZN (OAI221_X2)
                                         _039_ (net)
                  0.02    0.00    0.88 v _803_/A1 (OR2_X2)
     1    4.64    0.01    0.05    0.92 v _803_/ZN (OR2_X2)
                                         _097_ (net)
                  0.01    0.00    0.92 v _807_/B1 (AOI221_X2)
     2    7.49    0.06    0.09    1.01 ^ _807_/ZN (AOI221_X2)
                                         _101_ (net)
                  0.06    0.00    1.01 ^ _809_/A (AOI21_X2)
     1    3.20    0.02    0.02    1.03 v _809_/ZN (AOI21_X2)
                                         _103_ (net)
                  0.02    0.00    1.03 v _811_/A (AOI21_X2)
     1    3.90    0.02    0.04    1.07 ^ _811_/ZN (AOI21_X2)
                                         _105_ (net)
                  0.02    0.00    1.07 ^ _818_/A1 (OR3_X4)
     1   14.62    0.01    0.03    1.10 ^ _818_/ZN (OR3_X4)
                                         net9 (net)
                  0.01    0.00    1.11 ^ output8/A (BUF_X1)
     1    0.79    0.01    0.02    1.13 ^ output8/Z (BUF_X1)
                                         product[14] (net)
                  0.01    0.00    1.13 ^ product[14] (out)
                                  1.13   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14019164443016052

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7061

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
14.15510082244873

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8835

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 10

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.1290

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.3290

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-29.140833

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.91e-03   1.66e-03   2.33e-05   3.59e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.91e-03   1.66e-03   2.33e-05   3.59e-03 100.0%
                          53.2%      46.2%       0.6%
