# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../srv" \
"../../../../srv/sdr.v" \
"../../../../srv/sdram_init.v" \
"../../../../srv/sdram_init_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
