from kratos import *
from lake.modules.passthru import *
from lake.attributes.config_reg_attr import ConfigRegAttr
from lake.attributes.formal_attr import *
from lake.passes.passes import lift_config_reg
from lake.modules.for_loop import ForLoop
from lake.modules.addr_gen import AddrGen
from lake.modules.spec.sched_gen import SchedGen
from lake.utils.util import safe_wire


class StrgUBAggOnly(Generator):
    def __init__(self,
                 data_width=16,  # CGRA Params
                 mem_width=64,
                 mem_depth=512,
                 input_addr_iterator_support=6,
                 input_sched_iterator_support=6,
                 config_width=16,
                 #  output_config_width=16,
                 interconnect_input_ports=2,  # Connection to int
                 interconnect_output_ports=2,
                 addr_fifo_depth=8,
                 delay_width=4,
                 agg_iter_support_small=3,
                 agg_height=4,
                 agg_addr_width=3,
                 tb_height=2):

        super().__init__("strg_ub_agg_only")

        assert mem_width > data_width, \
            f"Aggregator only should be used when mem_width is power of 2 times data_width"

        ##################################################################################
        # Capture constructor parameter...
        ##################################################################################
        self.fetch_width = mem_width // data_width
        self.interconnect_input_ports = interconnect_input_ports
        self.interconnect_output_ports = interconnect_output_ports
        self.agg_height = agg_height
        self.tb_height = tb_height
        self.mem_width = mem_width
        self.mem_depth = mem_depth
        self.config_width = config_width
        self.data_width = data_width
        self.input_addr_iterator_support = input_addr_iterator_support
        self.input_sched_iterator_support = input_sched_iterator_support
        self.mem_addr_width = clog2(self.mem_depth)
        self.addr_fifo_depth = addr_fifo_depth
        self.delay_width = delay_width

        self.default_iterator_support = 6
        self.default_config_width = 16
        self.sram_iterator_support = 6
        self.agg_rd_addr_gen_width = 8

        self.agg_iter_support = 6
        self.agg_iter_support_small = agg_iter_support_small
        self.agg_addr_width = agg_addr_width
        self.agg_range_width = 16
        self.agg_wr_addr_width = 2 + clog2(self.agg_height)
        self.agg_rd_addr_width = max(1, clog2(self.agg_height))
        self.id_config_width = 10

        ##################################################################################
        # IO
        ##################################################################################
        self._clk = self.clock("clk")
        self._rst_n = self.reset("rst_n")

        self._cycle_count = self.input("cycle_count", 16)

        self._data_in = self.input("data_in", self.data_width,
                                   size=self.interconnect_input_ports,
                                   packed=True,
                                   explicit_array=True)

        self._agg_read = self.input("agg_read", self.interconnect_input_ports)

        self._sram_read_addr_in = self.input("sram_read_addr_in", self.mem_addr_width,
                                             size=self.interconnect_input_ports,
                                             packed=True,
                                             explicit_array=True)

        self._tb_read_in = self.input("tb_read_in", self.interconnect_input_ports)
        self._tb_read_addr_in = self.input("tb_read_addr_in", 2 + clog2(self.agg_height),
                                           size=self.interconnect_input_ports,
                                           packed=True,
                                           explicit_array=True)
        self._update_mode_in = self.input("update_mode_in", 2,
                                          size=self.interconnect_input_ports,
                                          packed=True,
                                          explicit_array=True)

        self._agg_data_out = self.output(f"agg_data_out", self.data_width,
                                         size=(self.interconnect_input_ports,
                                               self.fetch_width),
                                         packed=True,
                                         explicit_array=True)
        self._agg_data_out.add_attribute(FormalAttr(self._agg_data_out.name, FormalSignalConstraint.SEQUENCE, "sram"))

        self._agg_write_restart_out = self.output("agg_write_restart_out", self.interconnect_input_ports)
        self._agg_write_out = self.output("agg_write_out", self.interconnect_input_ports)
        self._agg_write_addr_l2b_out = self.output("agg_write_addr_l2b_out", 2,
                                                   size=self.interconnect_input_ports,
                                                   packed=True,
                                                   explicit_array=True)
        self._agg_write_mux_sel_out = self.output("agg_write_mux_sel_out", max(clog2(self.agg_iter_support), 1),
                                                  size=self.interconnect_input_ports,
                                                  packed=True,
                                                  explicit_array=True)

        ##################################################################################
        # AGG RELEVANT SIGNALS
        ##################################################################################
        # Create an input to agg write scheduler + addressor for each input
        # Also need an addressor for the mux in addition to the read addr
        self._agg = self.var(f"agg",
                             width=self.data_width,
                             size=(self.interconnect_input_ports,
                                   self.agg_height,
                                   self.fetch_width),
                             packed=True,
                             explicit_array=True)

        self._agg_write = self.var("agg_write", self.interconnect_input_ports)
        # Make this based on the size
        self._agg_write_addr = self.var("agg_write_addr", 2 + clog2(self.agg_height),
                                        size=self.interconnect_input_ports,
                                        packed=True,
                                        explicit_array=True)
        self._agg_read_addr = self.var("agg_read_addr", max(1, clog2(self.agg_height)),
                                       size=self.interconnect_input_ports,
                                       packed=True,
                                       explicit_array=True)
        self._agg_read_addr_gen_out = self.var("agg_read_addr_gen_out", self.agg_rd_addr_gen_width,
                                               size=self.interconnect_input_ports,
                                               packed=True,
                                               explicit_array=True)
        self._agg_read_addr_in = self.var("agg_read_addr_in", max(1, clog2(self.agg_height)),
                                          size=self.interconnect_input_ports,
                                          packed=True,
                                          explicit_array=True)

        self.wire(self._agg_write_out, self._agg_write)

        ##################################################################################
        # AGG PATHS
        ##################################################################################
        for i in range(self.interconnect_input_ports):

            # delay configuration register
            self._delay = self.input(f"delay_{i}", self.delay_width)
            self._delay.add_attribute(ConfigRegAttr("Delay cycles of shared tb ctrl for update operation"))
            self._delay.add_attribute(FormalAttr(f"{self._delay.name}_{i}", FormalSignalConstraint.SOLVE))

            # mode=1 for update operation mode
            self._mode = self.var(f"mode_{i}", 2)
            self.wire(self._mode, self._update_mode_in[i])

            self.wire(self._agg_write_addr_l2b_out[i], self._agg_write_addr[i][1, 0])

            self._tb_read = self.var(f"tb_read_{i}", 1)
            self._tb_addr = self.var(f"tb_addr_{i}", self._agg_write_addr.width)
            if self.interconnect_input_ports == 1:
                self.wire(self._tb_read, self._tb_read_in[0])
                self.wire(self._tb_addr, self._tb_read_addr_in[0])
            else:
                self.wire(self._tb_read, ternary(self._mode[0], self._tb_read_in[1], self._tb_read_in[0]))
                self.wire(self._tb_addr, ternary(self._mode[0], self._tb_read_addr_in[1], self._tb_read_addr_in[0]))
            self._tb_read_shift = self.var(f"tb_read_shift_{i}", 2 ** self.delay_width)
            self._tb_addr_fifo = self.var(f"tb_addr_fifo_{i}", self._agg_write_addr.width,
                                          size=self.addr_fifo_depth,
                                          packed=True,
                                          explicit_array=True)
            self._wr_ptr = self.var(f"wr_ptr_{i}", clog2(self.addr_fifo_depth))
            self._rd_ptr = self.var(f"rd_ptr_{i}", clog2(self.addr_fifo_depth))
            self._tb_read_delayed = self.var(f"tb_read_delayed_{i}", 1)
            self._tb_addr_delayed = self.var(f"tb_addr_delayed_{i}", self._agg_write_addr.width)
            self._tb_shared_wen = self.var(f"tb_shared_wen_{i}", 1)
            self._tb_shared_addr = self.var(f"tb_shared_addr_{i}", self._agg_write_addr.width)

            @always_ff((posedge, "clk"), (negedge, "rst_n"))
            def update_delayed_tb_in(self):
                if ~self._rst_n:
                    self._wr_ptr = 0
                    self._rd_ptr = 0
                    self._tb_read_shift = 0
                    self._tb_addr_fifo = 0
                elif (self._mode[1] == 1) & (self._delay > 0):
                    # wen shift register
                    self._tb_read_shift = concat(self._tb_read_shift[self._tb_read_shift.width - 2, 1], self._tb_read, const(0, 1))

                    # addr fifo
                    if self._tb_read:
                        self._tb_addr_fifo[self._wr_ptr] = self._tb_addr
                        self._wr_ptr = self._wr_ptr + 1

                    if self._tb_read_delayed:
                        self._rd_ptr = self._rd_ptr + 1
            self.add_code(update_delayed_tb_in)

            self.wire(self._tb_read_delayed, self._tb_read_shift[self._delay])
            self.wire(self._tb_addr_delayed, self._tb_addr_fifo[self._rd_ptr])
            self.wire(self._tb_shared_wen, ternary(self._delay > 0, self._tb_read_delayed, self._tb_read))
            self.wire(self._tb_shared_addr, ternary(self._delay > 0, self._tb_addr_delayed, self._tb_addr))

            forloop_ctr = ForLoop(iterator_support=self.agg_iter_support_small,
                                  # config_width=self.default_config_width)
                                  config_width=self.id_config_width)
            loop_itr = forloop_ctr.get_iter()
            loop_wth = forloop_ctr.get_cfg_width()

            self.add_child(f"loops_in2buf_{i}",
                           forloop_ctr,
                           clk=self._clk,
                           rst_n=self._rst_n,
                           step=self._agg_write[i])
            # create a wire to match the small loop ctrl's mux_sel width to the regular size (6 levels)
            self._fl_mux_sel = self.var(f"fl_mux_sel_{i}", max(clog2(self.agg_iter_support), 1))
            safe_wire(gen=self, w_to=self._fl_mux_sel, w_from=forloop_ctr.ports.mux_sel_out)
            self.wire(self._agg_write_mux_sel_out[i], self._fl_mux_sel)
            self.wire(self._agg_write_restart_out[i], forloop_ctr.ports.restart)

            newAG = AddrGen(iterator_support=self.agg_iter_support,
                            config_width=self.agg_wr_addr_width)
            self.add_child(f"agg_write_addr_gen_{i}",
                           newAG,
                           clk=self._clk,
                           rst_n=self._rst_n,
                           step=self._agg_write[i],
                           mux_sel=self._fl_mux_sel,
                           restart=forloop_ctr.ports.restart)
            safe_wire(gen=self, w_to=self._agg_write_addr[i], w_from=ternary(self._mode[1], self._tb_shared_addr, newAG.ports.addr_out))

            newSG = SchedGen(iterator_support=self.agg_iter_support,
                             # config_width=self.agg_addr_width)
                             config_width=16)

            self.add_child(f"agg_write_sched_gen_{i}",
                           newSG,
                           clk=self._clk,
                           rst_n=self._rst_n,
                           mux_sel=self._fl_mux_sel,
                           finished=forloop_ctr.ports.restart,
                           cycle_count=self._cycle_count)
            self.wire(self._agg_write[i], ternary(self._mode[1], self._tb_shared_wen, newSG.ports.valid_output))

            @always_ff((posedge, "clk"))
            def agg_ctrl():
                if self._agg_write[i]:
                    if self.agg_height == 1:
                        self._agg[i][0][self._agg_write_addr[i][clog2(self.fetch_width) - 1, 0]] = self._data_in[i]
                    else:
                        self._agg[i][self._agg_write_addr[i]
                                     [self._agg_write_addr[0].width - 1, clog2(self.fetch_width)]]\
                                    [self._agg_write_addr[i][clog2(self.fetch_width) - 1, 0]] = self._data_in[i]

            self.add_code(agg_ctrl)

            self.wire(self._agg_read_addr_in[i], self._sram_read_addr_in[i][self.agg_rd_addr_width - 1, 0])
            safe_wire(gen=self, w_to=self._agg_read_addr_gen_out[i], w_from=self._agg_read_addr_in[i])
            self.wire(self._agg_read_addr[i], self._agg_read_addr_gen_out[i][self._agg_read_addr.width - 1, 0])

            # Now pick out the data from the agg...
            @always_comb
            def get_agg_data():
                self._agg_data_out[i] = self._agg[i][self._agg_read_addr[i]]
            self.add_code(get_agg_data)


if __name__ == "__main__":
    lake_dut = StrgUBAggOnly()
    verilog(lake_dut, filename="strg_ub_agg_only.sv",
            optimize_if=False,
            additional_passes={"lift config regs": lift_config_reg})
