{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 09:25:24 2018 " "Info: Processing started: Fri Apr 20 09:25:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_one -c ex_one " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex_one -c ex_one" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_one.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ex_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_one-dataflow " "Info: Found design unit 1: ex_one-dataflow" {  } { { "ex_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ex_one/ex_one.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ex_one " "Info: Found entity 1: ex_one" {  } { { "ex_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ex_one/ex_one.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-tb " "Info: Found design unit 1: testbench-tb" {  } { { "testbench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ex_one/testbench.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Info: Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ex_one/testbench.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "Ain testbench.vhd(20) " "Error (10349): VHDL Association List error at testbench.vhd(20): formal \"Ain\" does not exist" {  } { { "testbench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ex_one/testbench.vhd" 20 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "A testbench.vhd(20) " "Error (10346): VHDL error at testbench.vhd(20): formal port or parameter \"A\" must have actual or default value" {  } { { "testbench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ex_one/testbench.vhd" 20 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "A testbench.vhd(12) " "Error (10784): HDL error at testbench.vhd(12): see declaration for object \"A\"" {  } { { "testbench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ex_one/testbench.vhd" 12 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "B testbench.vhd(20) " "Error (10346): VHDL error at testbench.vhd(20): formal port or parameter \"B\" must have actual or default value" {  } { { "testbench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ex_one/testbench.vhd" 20 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "B testbench.vhd(12) " "Error (10784): HDL error at testbench.vhd(12): see declaration for object \"B\"" {  } { { "testbench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ex_one/testbench.vhd" 12 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "C testbench.vhd(20) " "Error (10346): VHDL error at testbench.vhd(20): formal port or parameter \"C\" must have actual or default value" {  } { { "testbench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ex_one/testbench.vhd" 20 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "C testbench.vhd(12) " "Error (10784): HDL error at testbench.vhd(12): see declaration for object \"C\"" {  } { { "testbench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ex_one/testbench.vhd" 12 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Error: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 20 09:25:25 2018 " "Error: Processing ended: Fri Apr 20 09:25:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 9 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
