# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/alu.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/clock.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/cpu_top.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module cpu_top
# ** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/cpu_top.sv(10): (vlog-13311) 'data_bus' already declared in this scope ('cpu_top') with a type.
# ** Error (suppressible): C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/cpu_top.sv(10): (vlog-2388) 'data_bus' already declared in this scope (cpu_top) at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/cpu_top.sv(4).
# ** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/cpu_top.sv(10): (vlog-13311) 'data_bus' already declared in this scope ('cpu_top') with a type.
# -- Importing package pa_cpu
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/memory.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/microcode_sequencer.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Importing package pa_cpu
# 
# Top level modules:
# 	microcode_sequencer
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_cpu.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_cpu
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_microcode.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_microcode
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Importing package pa_testbench
# 
# Top level modules:
# 	testbench
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/uart.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module uart
# -- Importing package pa_testbench
# 
# Top level modules:
# 	uart
# 
# 
# 11 compiles, 1 failed with 3 errors.
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# 
# Top level modules:
# 	testbench
# vsim -voptargs="+acc" work.testbench 
# Start time: 23:01:22 on Dec 30,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark1" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark2" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 3 bookmarks
# (vsim-4077) Logging very large object: /testbench/u_ide/mem
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 50000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# 
# Top level modules:
# 	testbench
# End time: 23:18:53 on Dec 30,2022, Elapsed time: 0:17:31
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.testbench 
# Start time: 23:18:54 on Dec 30,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark1" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark2" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 3 bookmarks
# (vsim-4077) Logging very large object: /testbench/u_ide/mem
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 50000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# ** Error: (vlog-13069) C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/cpu_top.sv(162): near ";": syntax error, unexpected ';'.
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# Error: an error occured servicing binding <Alt-Key-c> - cmd is vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/*.sv
# 
# C:/intelFPGA_pro/22.3/questa_fse/win64/vlog failed.
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# 
# Top level modules:
# 	testbench
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# 
# Top level modules:
# 	testbench
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# ** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/microcode_sequencer.sv(104): (vlog-2730) Undefined variable: 'bitpos_cpu_status_dma_ack'.
# ** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/microcode_sequencer.sv(105): (vlog-2730) Undefined variable: 'bitpos_cpu_status_irq_en'.
# ** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/microcode_sequencer.sv(106): (vlog-2730) Undefined variable: 'bitpos_cpu_status_mode'.
# ** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/microcode_sequencer.sv(107): (vlog-2730) Undefined variable: 'bitpos_cpu_status_paging_en'.
# ** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/microcode_sequencer.sv(108): (vlog-2730) Undefined variable: 'bitpos_cpu_status_halt'.
# ** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/microcode_sequencer.sv(109): (vlog-2730) Undefined variable: 'bitpos_cpu_status_displayreg_load'.
# ** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/microcode_sequencer.sv(110): (vlog-2730) Undefined variable: 'bitpos_cpu_status_dir'.
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# Error: an error occured servicing binding <Alt-Key-c> - cmd is vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/*.sv
# 
# C:/intelFPGA_pro/22.3/questa_fse/win64/vlog failed.
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# 
# Top level modules:
# 	testbench
# End time: 14:58:59 on Dec 31,2022, Elapsed time: 15:40:05
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.testbench 
# Start time: 14:58:59 on Dec 31,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark1" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark2" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 3 bookmarks
# (vsim-4077) Logging very large object: /testbench/u_ide/mem
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 50000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# Errors: 0, Warnings: 0
# Compile of alu.sv was successful.
# Errors: 0, Warnings: 0
# Compile of clock.sv was successful.
# Errors: 0, Warnings: 0
# Compile of cpu_top.sv was successful.
# Errors: 0, Warnings: 0
# Compile of ide.sv was successful.
# Errors: 0, Warnings: 0
# Compile of memory.sv was successful.
# Errors: 0, Warnings: 0
# Compile of microcode_sequencer.sv was successful.
# Errors: 0, Warnings: 0
# Compile of pa_cpu.sv was successful.
# Errors: 0, Warnings: 0
# Compile of pa_microcode.sv was successful.
# Errors: 0, Warnings: 0
# Compile of pa_testbench.sv was successful.
# Errors: 0, Warnings: 0
# Compile of testbench.sv was successful.
# Errors: 0, Warnings: 0
# Compile of uart.sv was successful.
# End time: 15:11:13 on Dec 31,2022, Elapsed time: 0:12:14
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.testbench 
# Start time: 15:11:13 on Dec 31,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark1" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark2" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 3 bookmarks
# (vsim-4077) Logging very large object: /testbench/u_ide/mem
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# 
# Top level modules:
# 	testbench
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module testbench
# -- Compiling module uart
# 
# Top level modules:
# 	testbench
# End time: 15:11:36 on Dec 31,2022, Elapsed time: 0:00:23
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.testbench 
# Start time: 15:11:36 on Dec 31,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.testbench(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark1" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark2" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 3 bookmarks
# (vsim-4077) Logging very large object: /testbench/u_ide/mem
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv(58)
#    Time: 50000200 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/testbench.sv line 58
# End time: 15:13:25 on Dec 31,2022, Elapsed time: 0:01:49
# Errors: 0, Warnings: 1
