Analysis & Synthesis report for dual_core_w_lock_memory
Mon May 17 10:57:50 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated
 18. Source assignments for tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated
 19. Source assignments for tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated
 20. Source assignments for tiny_risc_v:core1|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated
 21. Source assignments for two_port_lock_mem:global_mem|altsyncram:altsyncram_component|altsyncram_b4l2:auto_generated
 22. Parameter Settings for User Entity Instance: tiny_risc_v:core0
 23. Parameter Settings for User Entity Instance: tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: tiny_risc_v:core0|alu:my_alu0
 26. Parameter Settings for User Entity Instance: tiny_risc_v:core0|alu:my_alu1
 27. Parameter Settings for User Entity Instance: tiny_risc_v:core0|alu:my_alu2
 28. Parameter Settings for User Entity Instance: tiny_risc_v:core1
 29. Parameter Settings for User Entity Instance: tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: tiny_risc_v:core1|core_1_mem:mem_1|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: tiny_risc_v:core1|alu:my_alu0
 32. Parameter Settings for User Entity Instance: tiny_risc_v:core1|alu:my_alu1
 33. Parameter Settings for User Entity Instance: tiny_risc_v:core1|alu:my_alu2
 34. Parameter Settings for User Entity Instance: two_port_lock_mem:global_mem|altsyncram:altsyncram_component
 35. Parameter Settings for Inferred Entity Instance: tiny_risc_v:core0|alu:my_alu0|lpm_mult:Mult0
 36. Parameter Settings for Inferred Entity Instance: tiny_risc_v:core1|alu:my_alu0|lpm_mult:Mult0
 37. altsyncram Parameter Settings by Entity Instance
 38. lpm_mult Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "tiny_risc_v:core1"
 40. Port Connectivity Checks: "tiny_risc_v:core0|alu:my_alu2"
 41. Port Connectivity Checks: "tiny_risc_v:core0|core_1_mem:mem_1"
 42. Port Connectivity Checks: "tiny_risc_v:core0|core_0_mem:mem_0"
 43. Port Connectivity Checks: "tiny_risc_v:core0"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 17 10:57:50 2021       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; dual_core_w_lock_memory                     ;
; Top-level Entity Name              ; dual_core_w_lock_memory                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,913                                       ;
;     Total combinational functions  ; 5,829                                       ;
;     Dedicated logic registers      ; 2,564                                       ;
; Total registers                    ; 2564                                        ;
; Total pins                         ; 391                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                           ; Setting                 ; Default Value           ;
+------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                           ; EP4CE115F29C7           ;                         ;
; Top-level entity name                                            ; dual_core_w_lock_memory ; dual_core_w_lock_memory ;
; Family name                                                      ; Cyclone IV E            ; Cyclone V               ;
; Use smart compilation                                            ; Off                     ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                      ; On                      ;
; Enable compact report table                                      ; Off                     ; Off                     ;
; Restructure Multiplexers                                         ; Auto                    ; Auto                    ;
; Create Debugging Nodes for IP Cores                              ; Off                     ; Off                     ;
; Preserve fewer node names                                        ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                  ; Enable                  ;
; Verilog Version                                                  ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                     ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                         ; Auto                    ; Auto                    ;
; Safe State Machine                                               ; Off                     ; Off                     ;
; Extract Verilog State Machines                                   ; On                      ; On                      ;
; Extract VHDL State Machines                                      ; On                      ; On                      ;
; Ignore Verilog initial constructs                                ; Off                     ; Off                     ;
; Iteration limit for constant Verilog loops                       ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                   ; 250                     ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                      ; On                      ;
; Infer RAMs from Raw Logic                                        ; On                      ; On                      ;
; Parallel Synthesis                                               ; On                      ; On                      ;
; DSP Block Balancing                                              ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                               ; On                      ; On                      ;
; Power-Up Don't Care                                              ; On                      ; On                      ;
; Remove Redundant Logic Cells                                     ; Off                     ; Off                     ;
; Remove Duplicate Registers                                       ; On                      ; On                      ;
; Ignore CARRY Buffers                                             ; Off                     ; Off                     ;
; Ignore CASCADE Buffers                                           ; Off                     ; Off                     ;
; Ignore GLOBAL Buffers                                            ; Off                     ; Off                     ;
; Ignore ROW GLOBAL Buffers                                        ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                             ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                              ; On                      ; On                      ;
; Limit AHDL Integers to 32 Bits                                   ; Off                     ; Off                     ;
; Optimization Technique                                           ; Balanced                ; Balanced                ;
; Carry Chain Length                                               ; 70                      ; 70                      ;
; Auto Carry Chains                                                ; On                      ; On                      ;
; Auto Open-Drain Pins                                             ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                     ; Off                     ;
; Auto ROM Replacement                                             ; On                      ; On                      ;
; Auto RAM Replacement                                             ; On                      ; On                      ;
; Auto DSP Block Replacement                                       ; On                      ; On                      ;
; Auto Shift Register Replacement                                  ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                    ; On                      ; On                      ;
; Strict RAM Replacement                                           ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                           ; Off                     ; Off                     ;
; Auto RAM Block Balancing                                         ; On                      ; On                      ;
; Auto RAM to Logic Cell Conversion                                ; Off                     ; Off                     ;
; Auto Resource Sharing                                            ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                               ; Off                     ; Off                     ;
; Allow Any ROM Size For Recognition                               ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                    ; Off                     ; Off                     ;
; Use LogicLock Constraints during Resource Balancing              ; On                      ; On                      ;
; Ignore translate_off and synthesis_off directives                ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                          ; On                      ; On                      ;
; Report Parameter Settings                                        ; On                      ; On                      ;
; Report Source Assignments                                        ; On                      ; On                      ;
; Report Connectivity Checks                                       ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                               ; Off                     ; Off                     ;
; Synchronization Register Chain Length                            ; 2                       ; 2                       ;
; Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                ; Level2                  ; Level2                  ;
; Suppress Register Optimization Related Messages                  ; Off                     ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                    ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                     ; 100                     ;
; Clock MUX Protection                                             ; On                      ; On                      ;
; Auto Gated Clock Conversion                                      ; Off                     ; Off                     ;
; Block Design Naming                                              ; Auto                    ; Auto                    ;
; SDC constraint protection                                        ; Off                     ; Off                     ;
; Synthesis Effort                                                 ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                      ; On                      ;
; Pre-Mapping Resynthesis Optimization                             ; Off                     ; Off                     ;
; Analysis & Synthesis Message Level                               ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                      ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                           ; On                      ; On                      ;
+------------------------------------------------------------------+-------------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+
; tiny_risc_v.v                    ; yes             ; User Verilog HDL File            ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v             ;         ;
; register_file.v                  ; yes             ; User Verilog HDL File            ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/register_file.v           ;         ;
; instruction_parser.v             ; yes             ; User Verilog HDL File            ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v      ;         ;
; alu.v                            ; yes             ; User Verilog HDL File            ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v                     ;         ;
; core_0_mem.v                     ; yes             ; User Wizard-Generated File       ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v              ;         ;
; core_1_mem.v                     ; yes             ; User Wizard-Generated File       ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v              ;         ;
; core_0_init.mif                  ; yes             ; User Memory Initialization File  ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_init.mif           ;         ;
; core_1_init.mif                  ; yes             ; User Memory Initialization File  ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_init.mif           ;         ;
; two_port_lock_mem.v              ; yes             ; User Wizard-Generated File       ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/two_port_lock_mem.v       ;         ;
; dual_core_w_lock_memory.v        ; yes             ; User Verilog HDL File            ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_qmi1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf    ;         ;
; db/altsyncram_9li1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf    ;         ;
; db/altsyncram_b4l2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_b4l2.tdf    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_46t.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/mult_46t.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,913     ;
;                                             ;           ;
; Total combinational functions               ; 5829      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 4160      ;
;     -- 3 input functions                    ; 1281      ;
;     -- <=2 input functions                  ; 388       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 5361      ;
;     -- arithmetic mode                      ; 468       ;
;                                             ;           ;
; Total registers                             ; 2564      ;
;     -- Dedicated logic registers            ; 2564      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 391       ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 12        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2660      ;
; Total fan-out                               ; 33950     ;
; Average fan-out                             ; 3.66      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name             ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |dual_core_w_lock_memory                     ; 5829 (3)            ; 2564 (3)                  ; 8192        ; 12           ; 0       ; 6         ; 391  ; 0            ; |dual_core_w_lock_memory                                                                                                   ; dual_core_w_lock_memory ; work         ;
;    |tiny_risc_v:core0|                       ; 2918 (1068)         ; 1281 (289)                ; 4096        ; 6            ; 0       ; 3         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core0                                                                                 ; tiny_risc_v             ; work         ;
;       |alu:my_alu0|                          ; 873 (845)           ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0                                                                     ; alu                     ; work         ;
;          |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0|lpm_mult:Mult0                                                      ; lpm_mult                ; work         ;
;             |mult_46t:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated                              ; mult_46t                ; work         ;
;       |alu:my_alu1|                          ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu1                                                                     ; alu                     ; work         ;
;       |alu:my_alu2|                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu2                                                                     ; alu                     ; work         ;
;       |core_0_mem:mem_0|                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core0|core_0_mem:mem_0                                                                ; core_0_mem              ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component                                ; altsyncram              ; work         ;
;             |altsyncram_qmi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated ; altsyncram_qmi1         ; work         ;
;       |instruction_parser:iparse|            ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse                                                       ; instruction_parser      ; work         ;
;       |register_file:register|               ; 847 (847)           ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core0|register_file:register                                                          ; register_file           ; work         ;
;    |tiny_risc_v:core1|                       ; 2908 (1060)         ; 1280 (288)                ; 2048        ; 6            ; 0       ; 3         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core1                                                                                 ; tiny_risc_v             ; work         ;
;       |alu:my_alu0|                          ; 872 (844)           ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0                                                                     ; alu                     ; work         ;
;          |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0|lpm_mult:Mult0                                                      ; lpm_mult                ; work         ;
;             |mult_46t:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated                              ; mult_46t                ; work         ;
;       |alu:my_alu1|                          ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu1                                                                     ; alu                     ; work         ;
;       |alu:my_alu2|                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu2                                                                     ; alu                     ; work         ;
;       |core_1_mem:mem_1|                     ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core1|core_1_mem:mem_1                                                                ; core_1_mem              ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core1|core_1_mem:mem_1|altsyncram:altsyncram_component                                ; altsyncram              ; work         ;
;             |altsyncram_9li1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core1|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated ; altsyncram_9li1         ; work         ;
;       |instruction_parser:iparse|            ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core1|instruction_parser:iparse                                                       ; instruction_parser      ; work         ;
;       |register_file:register|               ; 847 (847)           ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|tiny_risc_v:core1|register_file:register                                                          ; register_file           ; work         ;
;    |two_port_lock_mem:global_mem|            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|two_port_lock_mem:global_mem                                                                      ; two_port_lock_mem       ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|two_port_lock_mem:global_mem|altsyncram:altsyncram_component                                      ; altsyncram              ; work         ;
;          |altsyncram_b4l2:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_core_w_lock_memory|two_port_lock_mem:global_mem|altsyncram:altsyncram_component|altsyncram_b4l2:auto_generated       ; altsyncram_b4l2         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------+
; Name                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF             ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------+
; tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 128          ; 32           ; --           ; --           ; 4096 ; core_0_init.mif ;
; tiny_risc_v:core1|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 64           ; 32           ; --           ; --           ; 2048 ; core_1_init.mif ;
; two_port_lock_mem:global_mem|altsyncram:altsyncram_component|altsyncram_b4l2:auto_generated|ALTSYNCRAM       ; AUTO ; True Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None            ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+---------------------+
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |dual_core_w_lock_memory|tiny_risc_v:core0|core_0_mem:mem_0 ; core_0_mem.v        ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1 ; core_1_mem.v        ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0 ; core_0_mem.v        ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |dual_core_w_lock_memory|tiny_risc_v:core1|core_1_mem:mem_1 ; core_1_mem.v        ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |dual_core_w_lock_memory|two_port_lock_mem:global_mem       ; two_port_lock_mem.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                        ;
+---------------------------------------------------------+---------------------------------------------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal                                     ; Free of Timing Hazards ;
+---------------------------------------------------------+---------------------------------------------------------+------------------------+
; tiny_risc_v:core0|instruction_parser:iparse|i12[0]      ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i12[1]      ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i12[2]      ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i12[3]      ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i12[4]      ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i12[5]      ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i12[6]      ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i12[7]      ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i12[8]      ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i12[9]      ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i12[10]     ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; tiny_risc_v:core0|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|de[0]       ; tiny_risc_v:core0|instruction_parser:iparse|de[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|de[1]       ; tiny_risc_v:core0|instruction_parser:iparse|de[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|de[2]       ; tiny_risc_v:core0|instruction_parser:iparse|de[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|de[3]       ; tiny_risc_v:core0|instruction_parser:iparse|de[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|de[4]       ; tiny_risc_v:core0|instruction_parser:iparse|de[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[0]      ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[1]      ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[2]      ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[3]      ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[4]      ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[5]      ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[6]      ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[7]      ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[8]      ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[9]      ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[10]     ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; tiny_risc_v:core1|instruction_parser:iparse|i12[11]     ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|de[0]       ; tiny_risc_v:core1|instruction_parser:iparse|de[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|de[1]       ; tiny_risc_v:core1|instruction_parser:iparse|de[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|de[2]       ; tiny_risc_v:core1|instruction_parser:iparse|de[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|de[3]       ; tiny_risc_v:core1|instruction_parser:iparse|de[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|de[4]       ; tiny_risc_v:core1|instruction_parser:iparse|de[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i5[0]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[0]  ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i7[0]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i5[1]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[1]  ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i7[1]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i5[2]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[2]  ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i7[2]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i5[3]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[3]  ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i7[3]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[4]  ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i7[4]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[5]  ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i7[5]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[6]  ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|i7[6]       ; tiny_risc_v:core0|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[7]  ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[8]  ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[9]  ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[10] ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[11] ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[12] ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[13] ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[14] ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[15] ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[16] ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[17] ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[18] ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; tiny_risc_v:core0|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i5[0]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[0]  ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i7[0]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i5[1]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[1]  ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i7[1]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i5[2]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[2]  ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i7[2]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i5[3]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[3]  ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i7[3]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[4]  ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i7[4]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[5]  ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i7[5]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[6]  ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|i7[6]       ; tiny_risc_v:core1|instruction_parser:iparse|i5[4]       ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[7]  ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[8]  ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[9]  ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[10] ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[11] ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[12] ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[13] ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[14] ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[15] ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[16] ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[17] ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[18] ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; tiny_risc_v:core1|instruction_parser:iparse|address[19] ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|funct7[0]   ; tiny_risc_v:core0|instruction_parser:iparse|Equal0      ; yes                    ;
; tiny_risc_v:core0|instruction_parser:iparse|funct7[1]   ; tiny_risc_v:core0|instruction_parser:iparse|Equal0      ; yes                    ;
; Number of user-specified and inferred latches = 132     ;                                                         ;                        ;
+---------------------------------------------------------+---------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------+----------------------------------------------+
; Register name                           ; Reason for Removal                           ;
+-----------------------------------------+----------------------------------------------+
; tiny_risc_v:core1|S[3]                  ; Stuck at GND due to stuck port data_in       ;
; tiny_risc_v:core0|S[3]                  ; Stuck at GND due to stuck port data_in       ;
; tiny_risc_v:core1|mem_lo[6]             ; Lost fanout                                  ;
; tiny_risc_v:core1|aluin1[8..31]         ; Stuck at GND due to stuck port data_in       ;
; tiny_risc_v:core1|aluin2[1..31]         ; Stuck at GND due to stuck port data_in       ;
; tiny_risc_v:core0|aluin1[8..31]         ; Stuck at GND due to stuck port data_in       ;
; tiny_risc_v:core0|aluin2[1..31]         ; Stuck at GND due to stuck port data_in       ;
; tiny_risc_v:core0|alu_control[6,7]      ; Merged with tiny_risc_v:core0|alu_control[5] ;
; tiny_risc_v:core1|alu_control[6,7]      ; Merged with tiny_risc_v:core1|alu_control[5] ;
; tiny_risc_v:core0|alucon[1..7]          ; Merged with tiny_risc_v:core0|alucon[0]      ;
; tiny_risc_v:core0|in2[20..31]           ; Merged with tiny_risc_v:core0|in2[19]        ;
; tiny_risc_v:core0|in1[8,9,11..31]       ; Merged with tiny_risc_v:core0|in1[10]        ;
; tiny_risc_v:core0|aluc[1..7]            ; Merged with tiny_risc_v:core0|aluc[0]        ;
; tiny_risc_v:core1|alucon[1..7]          ; Merged with tiny_risc_v:core1|alucon[0]      ;
; tiny_risc_v:core1|in2[20..31]           ; Merged with tiny_risc_v:core1|in2[19]        ;
; tiny_risc_v:core1|in1[8,9,11..31]       ; Merged with tiny_risc_v:core1|in1[10]        ;
; tiny_risc_v:core1|aluc[1..7]            ; Merged with tiny_risc_v:core1|aluc[0]        ;
; tiny_risc_v:core0|in1[10]               ; Stuck at GND due to stuck port data_in       ;
; tiny_risc_v:core1|in1[10]               ; Stuck at GND due to stuck port data_in       ;
; Total Number of Removed Registers = 217 ;                                              ;
+-----------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                      ;
+------------------------+---------------------------+-------------------------------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register                      ;
+------------------------+---------------------------+-------------------------------------------------------------+
; tiny_risc_v:core1|S[3] ; Stuck at GND              ; tiny_risc_v:core1|aluin1[31], tiny_risc_v:core1|aluin1[30], ;
;                        ; due to stuck port data_in ; tiny_risc_v:core1|aluin1[29], tiny_risc_v:core1|aluin1[28], ;
;                        ;                           ; tiny_risc_v:core1|aluin1[27], tiny_risc_v:core1|aluin1[26], ;
;                        ;                           ; tiny_risc_v:core1|aluin1[25], tiny_risc_v:core1|aluin1[24], ;
;                        ;                           ; tiny_risc_v:core1|aluin1[23], tiny_risc_v:core1|aluin1[22], ;
;                        ;                           ; tiny_risc_v:core1|aluin1[21], tiny_risc_v:core1|aluin1[20], ;
;                        ;                           ; tiny_risc_v:core1|aluin1[19], tiny_risc_v:core1|aluin1[18], ;
;                        ;                           ; tiny_risc_v:core1|aluin1[17], tiny_risc_v:core1|aluin1[16], ;
;                        ;                           ; tiny_risc_v:core1|aluin1[15], tiny_risc_v:core1|aluin1[14], ;
;                        ;                           ; tiny_risc_v:core1|aluin1[13], tiny_risc_v:core1|aluin1[12], ;
;                        ;                           ; tiny_risc_v:core1|aluin1[11], tiny_risc_v:core1|aluin1[10], ;
;                        ;                           ; tiny_risc_v:core1|aluin1[9], tiny_risc_v:core1|aluin1[8],   ;
;                        ;                           ; tiny_risc_v:core1|aluin2[31], tiny_risc_v:core1|aluin2[30], ;
;                        ;                           ; tiny_risc_v:core1|aluin2[29], tiny_risc_v:core1|aluin2[28], ;
;                        ;                           ; tiny_risc_v:core1|aluin2[27], tiny_risc_v:core1|aluin2[26], ;
;                        ;                           ; tiny_risc_v:core1|aluin2[25], tiny_risc_v:core1|aluin2[24], ;
;                        ;                           ; tiny_risc_v:core1|aluin2[23], tiny_risc_v:core1|aluin2[22], ;
;                        ;                           ; tiny_risc_v:core1|aluin2[21], tiny_risc_v:core1|aluin2[20], ;
;                        ;                           ; tiny_risc_v:core1|aluin2[19], tiny_risc_v:core1|aluin2[18], ;
;                        ;                           ; tiny_risc_v:core1|aluin2[17], tiny_risc_v:core1|aluin2[16], ;
;                        ;                           ; tiny_risc_v:core1|aluin2[15], tiny_risc_v:core1|aluin2[14], ;
;                        ;                           ; tiny_risc_v:core1|aluin2[13], tiny_risc_v:core1|aluin2[12], ;
;                        ;                           ; tiny_risc_v:core1|aluin2[11], tiny_risc_v:core1|aluin2[10], ;
;                        ;                           ; tiny_risc_v:core1|aluin2[9], tiny_risc_v:core1|aluin2[8],   ;
;                        ;                           ; tiny_risc_v:core1|aluin2[7], tiny_risc_v:core1|aluin2[6],   ;
;                        ;                           ; tiny_risc_v:core1|aluin2[5], tiny_risc_v:core1|aluin2[4],   ;
;                        ;                           ; tiny_risc_v:core1|aluin2[3], tiny_risc_v:core1|aluin2[2],   ;
;                        ;                           ; tiny_risc_v:core1|aluin2[1], tiny_risc_v:core1|in1[10]      ;
; tiny_risc_v:core0|S[3] ; Stuck at GND              ; tiny_risc_v:core0|aluin1[31], tiny_risc_v:core0|aluin1[30], ;
;                        ; due to stuck port data_in ; tiny_risc_v:core0|aluin1[29], tiny_risc_v:core0|aluin1[28], ;
;                        ;                           ; tiny_risc_v:core0|aluin1[27], tiny_risc_v:core0|aluin1[26], ;
;                        ;                           ; tiny_risc_v:core0|aluin1[25], tiny_risc_v:core0|aluin1[24], ;
;                        ;                           ; tiny_risc_v:core0|aluin1[23], tiny_risc_v:core0|aluin1[22], ;
;                        ;                           ; tiny_risc_v:core0|aluin1[21], tiny_risc_v:core0|aluin1[20], ;
;                        ;                           ; tiny_risc_v:core0|aluin1[19], tiny_risc_v:core0|aluin1[18], ;
;                        ;                           ; tiny_risc_v:core0|aluin1[17], tiny_risc_v:core0|aluin1[16], ;
;                        ;                           ; tiny_risc_v:core0|aluin1[15], tiny_risc_v:core0|aluin1[14], ;
;                        ;                           ; tiny_risc_v:core0|aluin1[13], tiny_risc_v:core0|aluin1[12], ;
;                        ;                           ; tiny_risc_v:core0|aluin1[11], tiny_risc_v:core0|aluin1[10], ;
;                        ;                           ; tiny_risc_v:core0|aluin1[9], tiny_risc_v:core0|aluin1[8],   ;
;                        ;                           ; tiny_risc_v:core0|aluin2[31], tiny_risc_v:core0|aluin2[30], ;
;                        ;                           ; tiny_risc_v:core0|aluin2[29], tiny_risc_v:core0|aluin2[28], ;
;                        ;                           ; tiny_risc_v:core0|aluin2[27], tiny_risc_v:core0|aluin2[26], ;
;                        ;                           ; tiny_risc_v:core0|aluin2[25], tiny_risc_v:core0|aluin2[24], ;
;                        ;                           ; tiny_risc_v:core0|aluin2[23], tiny_risc_v:core0|aluin2[22], ;
;                        ;                           ; tiny_risc_v:core0|aluin2[21], tiny_risc_v:core0|aluin2[20], ;
;                        ;                           ; tiny_risc_v:core0|aluin2[19], tiny_risc_v:core0|aluin2[18], ;
;                        ;                           ; tiny_risc_v:core0|aluin2[17], tiny_risc_v:core0|aluin2[16], ;
;                        ;                           ; tiny_risc_v:core0|aluin2[15], tiny_risc_v:core0|aluin2[14], ;
;                        ;                           ; tiny_risc_v:core0|aluin2[13], tiny_risc_v:core0|aluin2[12], ;
;                        ;                           ; tiny_risc_v:core0|aluin2[11], tiny_risc_v:core0|aluin2[10], ;
;                        ;                           ; tiny_risc_v:core0|aluin2[9], tiny_risc_v:core0|aluin2[8],   ;
;                        ;                           ; tiny_risc_v:core0|aluin2[7], tiny_risc_v:core0|aluin2[6],   ;
;                        ;                           ; tiny_risc_v:core0|aluin2[5], tiny_risc_v:core0|aluin2[4],   ;
;                        ;                           ; tiny_risc_v:core0|aluin2[3], tiny_risc_v:core0|aluin2[2],   ;
;                        ;                           ; tiny_risc_v:core0|aluin2[1], tiny_risc_v:core0|in1[10]      ;
+------------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2564  ;
; Number of registers using Synchronous Clear  ; 105   ;
; Number of registers using Synchronous Load   ; 118   ;
; Number of registers using Asynchronous Clear ; 2560  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2540  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; tiny_risc_v:core0|alu_control[3]        ; 39      ;
; tiny_risc_v:core0|alu_control[5]        ; 28      ;
; tiny_risc_v:core0|alu_control[0]        ; 134     ;
; tiny_risc_v:core0|alu_control[4]        ; 30      ;
; tiny_risc_v:core0|alu_control[2]        ; 32      ;
; tiny_risc_v:core0|alu_control[1]        ; 131     ;
; tiny_risc_v:core1|alu_control[3]        ; 38      ;
; tiny_risc_v:core1|alu_control[5]        ; 26      ;
; tiny_risc_v:core1|alu_control[0]        ; 134     ;
; tiny_risc_v:core1|alu_control[4]        ; 30      ;
; tiny_risc_v:core1|alu_control[2]        ; 33      ;
; tiny_risc_v:core1|alu_control[1]        ; 131     ;
; tiny_risc_v:core0|aluc[0]               ; 25      ;
; tiny_risc_v:core0|alucon[0]             ; 9       ;
; tiny_risc_v:core1|aluc[0]               ; 22      ;
; tiny_risc_v:core1|alucon[0]             ; 9       ;
; Total number of inverted registers = 16 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|memwait[0]                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|writewait[1]                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|double[2]                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|instruction[28]              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|memwait[0]                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|writewait[2]                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|double[0]                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|instruction[29]              ;
; 9:1                ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|gdata[11]                    ;
; 9:1                ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|mem_in[12]                   ;
; 9:1                ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|gdata[0]                     ;
; 9:1                ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|mem_in[19]                   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|mem_lo[0]                    ;
; 9:1                ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|gaddress[5]                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|mem_lo[2]                    ;
; 9:1                ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|gaddress[1]                  ;
; 11:1               ; 32 bits   ; 224 LEs       ; 128 LEs              ; 96 LEs                 ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|wd[23]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 128 LEs              ; 96 LEs                 ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|wd[26]                       ;
; 68:1               ; 6 bits    ; 270 LEs       ; 12 LEs               ; 258 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|in2[0]                       ;
; 68:1               ; 6 bits    ; 270 LEs       ; 12 LEs               ; 258 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|in2[1]                       ;
; 136:1              ; 5 bits    ; 450 LEs       ; 5 LEs                ; 445 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|wr[2]                        ;
; 136:1              ; 5 bits    ; 450 LEs       ; 5 LEs                ; 445 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|wr[0]                        ;
; 69:1               ; 14 bits   ; 644 LEs       ; 28 LEs               ; 616 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|in2[12]                      ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|in1[0]                       ;
; 136:1              ; 5 bits    ; 450 LEs       ; 5 LEs                ; 445 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|rr2[1]                       ;
; 136:1              ; 5 bits    ; 450 LEs       ; 5 LEs                ; 445 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|rr1[1]                       ;
; 69:1               ; 14 bits   ; 644 LEs       ; 28 LEs               ; 616 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|in2[9]                       ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|in1[5]                       ;
; 136:1              ; 5 bits    ; 450 LEs       ; 5 LEs                ; 445 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|rr2[1]                       ;
; 136:1              ; 5 bits    ; 450 LEs       ; 5 LEs                ; 445 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|rr1[2]                       ;
; 138:1              ; 2 bits    ; 184 LEs       ; 8 LEs                ; 176 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|PC[7]                        ;
; 136:1              ; 7 bits    ; 630 LEs       ; 28 LEs               ; 602 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|PC[0]                        ;
; 136:1              ; 6 bits    ; 540 LEs       ; 24 LEs               ; 516 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|PC[1]                        ;
; 136:1              ; 2 bits    ; 180 LEs       ; 8 LEs                ; 172 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu_control[4]               ;
; 136:1              ; 2 bits    ; 180 LEs       ; 8 LEs                ; 172 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu_control[5]               ;
; 71:1               ; 8 bits    ; 376 LEs       ; 16 LEs               ; 360 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|r1[6]                        ;
; 71:1               ; 8 bits    ; 376 LEs       ; 16 LEs               ; 360 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|r1[3]                        ;
; 161:1              ; 24 bits   ; 2568 LEs      ; 504 LEs              ; 2064 LEs               ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|r1[29]                       ;
; 161:1              ; 24 bits   ; 2568 LEs      ; 504 LEs              ; 2064 LEs               ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|r1[30]                       ;
; 50:1               ; 21 bits   ; 693 LEs       ; 84 LEs               ; 609 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|r2[14]                       ;
; 82:1               ; 6 bits    ; 324 LEs       ; 24 LEs               ; 300 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|r2[0]                        ;
; 50:1               ; 21 bits   ; 693 LEs       ; 84 LEs               ; 609 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|r2[18]                       ;
; 82:1               ; 6 bits    ; 324 LEs       ; 24 LEs               ; 300 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|r2[5]                        ;
; 52:1               ; 5 bits    ; 170 LEs       ; 20 LEs               ; 150 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core0|r2[10]                       ;
; 52:1               ; 5 bits    ; 170 LEs       ; 20 LEs               ; 150 LEs                ; Yes        ; |dual_core_w_lock_memory|tiny_risc_v:core1|r2[10]                       ;
; 32:1               ; 8 bits    ; 168 LEs       ; 160 LEs              ; 8 LEs                  ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core0|register_file:register|Mux24 ;
; 32:1               ; 8 bits    ; 168 LEs       ; 160 LEs              ; 8 LEs                  ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core1|register_file:register|Mux28 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core0|register_file:register|Mux63 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core1|register_file:register|Mux60 ;
; 67:1               ; 4 bits    ; 176 LEs       ; 40 LEs               ; 136 LEs                ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0|Selector23       ;
; 67:1               ; 4 bits    ; 176 LEs       ; 40 LEs               ; 136 LEs                ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0|Selector16       ;
; 68:1               ; 7 bits    ; 315 LEs       ; 77 LEs               ; 238 LEs                ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0|Selector8        ;
; 67:1               ; 4 bits    ; 176 LEs       ; 40 LEs               ; 136 LEs                ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0|Selector23       ;
; 67:1               ; 4 bits    ; 176 LEs       ; 40 LEs               ; 136 LEs                ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0|Selector18       ;
; 68:1               ; 7 bits    ; 315 LEs       ; 77 LEs               ; 238 LEs                ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0|Selector13       ;
; 68:1               ; 4 bits    ; 180 LEs       ; 44 LEs               ; 136 LEs                ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0|Selector24       ;
; 69:1               ; 4 bits    ; 184 LEs       ; 48 LEs               ; 136 LEs                ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0|Selector6        ;
; 68:1               ; 4 bits    ; 180 LEs       ; 44 LEs               ; 136 LEs                ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0|Selector25       ;
; 69:1               ; 4 bits    ; 184 LEs       ; 48 LEs               ; 136 LEs                ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0|Selector7        ;
; 69:1               ; 2 bits    ; 92 LEs        ; 24 LEs               ; 68 LEs                 ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0|Selector29       ;
; 70:1               ; 2 bits    ; 92 LEs        ; 24 LEs               ; 68 LEs                 ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0|Selector2        ;
; 69:1               ; 2 bits    ; 92 LEs        ; 24 LEs               ; 68 LEs                 ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0|Selector28       ;
; 70:1               ; 2 bits    ; 92 LEs        ; 24 LEs               ; 68 LEs                 ; No         ; |dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0|Selector3        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tiny_risc_v:core1|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for two_port_lock_mem:global_mem|altsyncram:altsyncram_component|altsyncram_b4l2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; START          ; 0000  ; Unsigned Binary                       ;
; FETCH          ; 0001  ; Unsigned Binary                       ;
; EXECUTE        ; 0010  ; Unsigned Binary                       ;
; WRITEBACK      ; 0011  ; Unsigned Binary                       ;
; WRITEREG       ; 0100  ; Unsigned Binary                       ;
; WRITEMEM       ; 0101  ; Unsigned Binary                       ;
; DONE           ; 0110  ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; core_0_init.mif      ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_qmi1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; core_1_init.mif      ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_9li1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core0|alu:my_alu0 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; ADD            ; 00000000 ; Unsigned Binary                                ;
; SUB            ; 00000001 ; Unsigned Binary                                ;
; AND            ; 00000010 ; Unsigned Binary                                ;
; OR             ; 00000011 ; Unsigned Binary                                ;
; XOR            ; 00000100 ; Unsigned Binary                                ;
; SLT            ; 00000101 ; Unsigned Binary                                ;
; SLTU           ; 00000110 ; Unsigned Binary                                ;
; SRA            ; 00000111 ; Unsigned Binary                                ;
; SRL            ; 00001000 ; Unsigned Binary                                ;
; SLL            ; 00001001 ; Unsigned Binary                                ;
; MUL            ; 00001010 ; Unsigned Binary                                ;
; LUI            ; 00001011 ; Unsigned Binary                                ;
; AUIPC          ; 00001100 ; Unsigned Binary                                ;
; LW             ; 00001101 ; Unsigned Binary                                ;
; SW             ; 00001110 ; Unsigned Binary                                ;
; JAL            ; 00001111 ; Unsigned Binary                                ;
; JR             ; 00010000 ; Unsigned Binary                                ;
; JALR           ; 00010001 ; Unsigned Binary                                ;
; BEQ            ; 00010010 ; Unsigned Binary                                ;
; BNE            ; 00010011 ; Unsigned Binary                                ;
; BLT            ; 00010100 ; Unsigned Binary                                ;
; BGE            ; 00010101 ; Unsigned Binary                                ;
; BLTU           ; 00010110 ; Unsigned Binary                                ;
; BGEU           ; 00010111 ; Unsigned Binary                                ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core0|alu:my_alu1 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; ADD            ; 00000000 ; Unsigned Binary                                ;
; SUB            ; 00000001 ; Unsigned Binary                                ;
; AND            ; 00000010 ; Unsigned Binary                                ;
; OR             ; 00000011 ; Unsigned Binary                                ;
; XOR            ; 00000100 ; Unsigned Binary                                ;
; SLT            ; 00000101 ; Unsigned Binary                                ;
; SLTU           ; 00000110 ; Unsigned Binary                                ;
; SRA            ; 00000111 ; Unsigned Binary                                ;
; SRL            ; 00001000 ; Unsigned Binary                                ;
; SLL            ; 00001001 ; Unsigned Binary                                ;
; MUL            ; 00001010 ; Unsigned Binary                                ;
; LUI            ; 00001011 ; Unsigned Binary                                ;
; AUIPC          ; 00001100 ; Unsigned Binary                                ;
; LW             ; 00001101 ; Unsigned Binary                                ;
; SW             ; 00001110 ; Unsigned Binary                                ;
; JAL            ; 00001111 ; Unsigned Binary                                ;
; JR             ; 00010000 ; Unsigned Binary                                ;
; JALR           ; 00010001 ; Unsigned Binary                                ;
; BEQ            ; 00010010 ; Unsigned Binary                                ;
; BNE            ; 00010011 ; Unsigned Binary                                ;
; BLT            ; 00010100 ; Unsigned Binary                                ;
; BGE            ; 00010101 ; Unsigned Binary                                ;
; BLTU           ; 00010110 ; Unsigned Binary                                ;
; BGEU           ; 00010111 ; Unsigned Binary                                ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core0|alu:my_alu2 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; ADD            ; 00000000 ; Unsigned Binary                                ;
; SUB            ; 00000001 ; Unsigned Binary                                ;
; AND            ; 00000010 ; Unsigned Binary                                ;
; OR             ; 00000011 ; Unsigned Binary                                ;
; XOR            ; 00000100 ; Unsigned Binary                                ;
; SLT            ; 00000101 ; Unsigned Binary                                ;
; SLTU           ; 00000110 ; Unsigned Binary                                ;
; SRA            ; 00000111 ; Unsigned Binary                                ;
; SRL            ; 00001000 ; Unsigned Binary                                ;
; SLL            ; 00001001 ; Unsigned Binary                                ;
; MUL            ; 00001010 ; Unsigned Binary                                ;
; LUI            ; 00001011 ; Unsigned Binary                                ;
; AUIPC          ; 00001100 ; Unsigned Binary                                ;
; LW             ; 00001101 ; Unsigned Binary                                ;
; SW             ; 00001110 ; Unsigned Binary                                ;
; JAL            ; 00001111 ; Unsigned Binary                                ;
; JR             ; 00010000 ; Unsigned Binary                                ;
; JALR           ; 00010001 ; Unsigned Binary                                ;
; BEQ            ; 00010010 ; Unsigned Binary                                ;
; BNE            ; 00010011 ; Unsigned Binary                                ;
; BLT            ; 00010100 ; Unsigned Binary                                ;
; BGE            ; 00010101 ; Unsigned Binary                                ;
; BLTU           ; 00010110 ; Unsigned Binary                                ;
; BGEU           ; 00010111 ; Unsigned Binary                                ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; START          ; 0000  ; Unsigned Binary                       ;
; FETCH          ; 0001  ; Unsigned Binary                       ;
; EXECUTE        ; 0010  ; Unsigned Binary                       ;
; WRITEBACK      ; 0011  ; Unsigned Binary                       ;
; WRITEREG       ; 0100  ; Unsigned Binary                       ;
; WRITEMEM       ; 0101  ; Unsigned Binary                       ;
; DONE           ; 0110  ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; core_0_init.mif      ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_qmi1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core1|core_1_mem:mem_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; core_1_init.mif      ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_9li1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core1|alu:my_alu0 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; ADD            ; 00000000 ; Unsigned Binary                                ;
; SUB            ; 00000001 ; Unsigned Binary                                ;
; AND            ; 00000010 ; Unsigned Binary                                ;
; OR             ; 00000011 ; Unsigned Binary                                ;
; XOR            ; 00000100 ; Unsigned Binary                                ;
; SLT            ; 00000101 ; Unsigned Binary                                ;
; SLTU           ; 00000110 ; Unsigned Binary                                ;
; SRA            ; 00000111 ; Unsigned Binary                                ;
; SRL            ; 00001000 ; Unsigned Binary                                ;
; SLL            ; 00001001 ; Unsigned Binary                                ;
; MUL            ; 00001010 ; Unsigned Binary                                ;
; LUI            ; 00001011 ; Unsigned Binary                                ;
; AUIPC          ; 00001100 ; Unsigned Binary                                ;
; LW             ; 00001101 ; Unsigned Binary                                ;
; SW             ; 00001110 ; Unsigned Binary                                ;
; JAL            ; 00001111 ; Unsigned Binary                                ;
; JR             ; 00010000 ; Unsigned Binary                                ;
; JALR           ; 00010001 ; Unsigned Binary                                ;
; BEQ            ; 00010010 ; Unsigned Binary                                ;
; BNE            ; 00010011 ; Unsigned Binary                                ;
; BLT            ; 00010100 ; Unsigned Binary                                ;
; BGE            ; 00010101 ; Unsigned Binary                                ;
; BLTU           ; 00010110 ; Unsigned Binary                                ;
; BGEU           ; 00010111 ; Unsigned Binary                                ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core1|alu:my_alu1 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; ADD            ; 00000000 ; Unsigned Binary                                ;
; SUB            ; 00000001 ; Unsigned Binary                                ;
; AND            ; 00000010 ; Unsigned Binary                                ;
; OR             ; 00000011 ; Unsigned Binary                                ;
; XOR            ; 00000100 ; Unsigned Binary                                ;
; SLT            ; 00000101 ; Unsigned Binary                                ;
; SLTU           ; 00000110 ; Unsigned Binary                                ;
; SRA            ; 00000111 ; Unsigned Binary                                ;
; SRL            ; 00001000 ; Unsigned Binary                                ;
; SLL            ; 00001001 ; Unsigned Binary                                ;
; MUL            ; 00001010 ; Unsigned Binary                                ;
; LUI            ; 00001011 ; Unsigned Binary                                ;
; AUIPC          ; 00001100 ; Unsigned Binary                                ;
; LW             ; 00001101 ; Unsigned Binary                                ;
; SW             ; 00001110 ; Unsigned Binary                                ;
; JAL            ; 00001111 ; Unsigned Binary                                ;
; JR             ; 00010000 ; Unsigned Binary                                ;
; JALR           ; 00010001 ; Unsigned Binary                                ;
; BEQ            ; 00010010 ; Unsigned Binary                                ;
; BNE            ; 00010011 ; Unsigned Binary                                ;
; BLT            ; 00010100 ; Unsigned Binary                                ;
; BGE            ; 00010101 ; Unsigned Binary                                ;
; BLTU           ; 00010110 ; Unsigned Binary                                ;
; BGEU           ; 00010111 ; Unsigned Binary                                ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tiny_risc_v:core1|alu:my_alu2 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; ADD            ; 00000000 ; Unsigned Binary                                ;
; SUB            ; 00000001 ; Unsigned Binary                                ;
; AND            ; 00000010 ; Unsigned Binary                                ;
; OR             ; 00000011 ; Unsigned Binary                                ;
; XOR            ; 00000100 ; Unsigned Binary                                ;
; SLT            ; 00000101 ; Unsigned Binary                                ;
; SLTU           ; 00000110 ; Unsigned Binary                                ;
; SRA            ; 00000111 ; Unsigned Binary                                ;
; SRL            ; 00001000 ; Unsigned Binary                                ;
; SLL            ; 00001001 ; Unsigned Binary                                ;
; MUL            ; 00001010 ; Unsigned Binary                                ;
; LUI            ; 00001011 ; Unsigned Binary                                ;
; AUIPC          ; 00001100 ; Unsigned Binary                                ;
; LW             ; 00001101 ; Unsigned Binary                                ;
; SW             ; 00001110 ; Unsigned Binary                                ;
; JAL            ; 00001111 ; Unsigned Binary                                ;
; JR             ; 00010000 ; Unsigned Binary                                ;
; JALR           ; 00010001 ; Unsigned Binary                                ;
; BEQ            ; 00010010 ; Unsigned Binary                                ;
; BNE            ; 00010011 ; Unsigned Binary                                ;
; BLT            ; 00010100 ; Unsigned Binary                                ;
; BGE            ; 00010101 ; Unsigned Binary                                ;
; BLTU           ; 00010110 ; Unsigned Binary                                ;
; BGEU           ; 00010111 ; Unsigned Binary                                ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_port_lock_mem:global_mem|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                        ;
+------------------------------------+------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                     ;
; WIDTH_A                            ; 32                     ; Signed Integer                              ;
; WIDTHAD_A                          ; 6                      ; Signed Integer                              ;
; NUMWORDS_A                         ; 64                     ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                     ;
; WIDTH_B                            ; 32                     ; Signed Integer                              ;
; WIDTHAD_B                          ; 6                      ; Signed Integer                              ;
; NUMWORDS_B                         ; 64                     ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                     ;
; BYTE_SIZE                          ; 8                      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; two_port_lock_init.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_b4l2        ; Untyped                                     ;
+------------------------------------+------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tiny_risc_v:core0|alu:my_alu0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 32           ; Untyped                       ;
; LPM_WIDTHB                                     ; 32           ; Untyped                       ;
; LPM_WIDTHP                                     ; 64           ; Untyped                       ;
; LPM_WIDTHR                                     ; 64           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tiny_risc_v:core1|alu:my_alu0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 32           ; Untyped                       ;
; LPM_WIDTHB                                     ; 32           ; Untyped                       ;
; LPM_WIDTHP                                     ; 64           ; Untyped                       ;
; LPM_WIDTHR                                     ; 64           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                  ;
; Entity Instance                           ; tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; tiny_risc_v:core1|core_1_mem:mem_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; two_port_lock_mem:global_mem|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 32                                                                 ;
;     -- NUMWORDS_B                         ; 64                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 2                                            ;
; Entity Instance                       ; tiny_risc_v:core0|alu:my_alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                           ;
;     -- LPM_WIDTHB                     ; 32                                           ;
;     -- LPM_WIDTHP                     ; 64                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; tiny_risc_v:core1|alu:my_alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                           ;
;     -- LPM_WIDTHB                     ; 32                                           ;
;     -- LPM_WIDTHP                     ; 64                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "tiny_risc_v:core1" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; core_num ; Input ; Info     ; Stuck at VCC    ;
+----------+-------+----------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tiny_risc_v:core0|alu:my_alu2"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tiny_risc_v:core0|core_1_mem:mem_1"                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tiny_risc_v:core0|core_0_mem:mem_0"                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "tiny_risc_v:core0" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; core_num ; Input ; Info     ; Stuck at GND    ;
+----------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 391                         ;
; cycloneiii_ff         ; 2564                        ;
;     CLR               ; 22                          ;
;     ENA CLR           ; 2359                        ;
;     ENA CLR SCLR      ; 61                          ;
;     ENA CLR SCLR SLD  ; 42                          ;
;     ENA CLR SLD       ; 76                          ;
;     ENA SCLR          ; 2                           ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 5830                        ;
;     arith             ; 468                         ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 418                         ;
;     normal            ; 5362                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 330                         ;
;         3 data inputs ; 863                         ;
;         4 data inputs ; 4160                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 6.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon May 17 10:57:22 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dual_core_w_lock_memory -c dual_core_w_lock_memory
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tiny_risc_v.v
    Info (12023): Found entity 1: tiny_risc_v File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_parser.v
    Info (12023): Found entity 1: instruction_parser File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core_0_mem.v
    Info (12023): Found entity 1: core_0_mem File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file core_1_mem.v
    Info (12023): Found entity 1: core_1_mem File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file two_port_lock_mem.v
    Info (12023): Found entity 1: two_port_lock_mem File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/two_port_lock_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dual_core_w_lock_memory.v
    Info (12023): Found entity 1: dual_core_w_lock_memory File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: tb File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tb.v Line: 3
Info (12127): Elaborating entity "dual_core_w_lock_memory" for the top level hierarchy
Warning (10034): Output port "finished_storing" at dual_core_w_lock_memory.v(17) has no driver File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v Line: 17
Info (12128): Elaborating entity "tiny_risc_v" for hierarchy "tiny_risc_v:core0" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at tiny_risc_v.v(64): object "readwait" assigned a value but never read File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 64
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(536): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 536
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(541): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 541
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(602): truncated value with size 32 to match size of target (6) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 602
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(607): truncated value with size 32 to match size of target (6) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 607
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(625): truncated value with size 3 to match size of target (2) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 625
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(653): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 653
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(658): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 658
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(660): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 660
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(668): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 668
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(670): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 670
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(675): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 675
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(677): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 677
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(682): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 682
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(684): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 684
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(689): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 689
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(691): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 691
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(696): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 696
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(698): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 698
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(703): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 703
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(705): truncated value with size 32 to match size of target (8) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 705
Info (12128): Elaborating entity "core_0_mem" for hierarchy "tiny_risc_v:core0|core_0_mem:mem_0" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v Line: 86
Info (12130): Elaborated megafunction instantiation "tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v Line: 86
Info (12133): Instantiated megafunction "tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "core_0_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qmi1.tdf
    Info (12023): Found entity 1: altsyncram_qmi1 File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qmi1" for hierarchy "tiny_risc_v:core0|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "core_1_mem" for hierarchy "tiny_risc_v:core0|core_1_mem:mem_1" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 83
Info (12128): Elaborating entity "altsyncram" for hierarchy "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v Line: 86
Info (12130): Elaborated megafunction instantiation "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v Line: 86
Info (12133): Instantiated megafunction "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "core_1_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9li1.tdf
    Info (12023): Found entity 1: altsyncram_9li1 File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9li1" for hierarchy "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "instruction_parser" for hierarchy "tiny_risc_v:core0|instruction_parser:iparse" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable "funct7", which holds its previous value in one or more paths through the always construct File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable "s2", which holds its previous value in one or more paths through the always construct File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable "s1", which holds its previous value in one or more paths through the always construct File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable "de", which holds its previous value in one or more paths through the always construct File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable "i7", which holds its previous value in one or more paths through the always construct File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable "i5", which holds its previous value in one or more paths through the always construct File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable "i12", which holds its previous value in one or more paths through the always construct File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable "address", which holds its previous value in one or more paths through the always construct File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 20
Info (10041): Inferred latch for "address[0]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[1]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[2]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[3]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[4]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[5]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[6]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[7]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[8]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[9]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[10]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[11]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[12]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[13]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[14]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[15]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[16]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[17]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[18]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "address[19]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[0]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[1]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[2]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[3]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[4]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[5]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[6]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[7]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[8]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[9]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[10]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i12[11]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i5[0]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i5[1]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i5[2]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i5[3]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i5[4]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i7[0]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i7[1]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i7[2]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i7[3]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i7[4]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i7[5]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "i7[6]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "de[0]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "de[1]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "de[2]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "de[3]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "de[4]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "s1[0]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "s1[1]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "s1[2]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "s1[3]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "s1[4]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "s2[0]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "s2[1]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "s2[2]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "s2[3]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "s2[4]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "funct7[0]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "funct7[1]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "funct7[2]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "funct7[3]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "funct7[4]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "funct7[5]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (10041): Inferred latch for "funct7[6]" at instruction_parser.v(27) File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
Info (12128): Elaborating entity "alu" for hierarchy "tiny_risc_v:core0|alu:my_alu0" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 85
Warning (10240): Verilog HDL Always Construct warning at alu.v(51): inferring latch(es) for variable "AUIPCim", which holds its previous value in one or more paths through the always construct File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v Line: 51
Info (12128): Elaborating entity "register_file" for hierarchy "tiny_risc_v:core0|register_file:register" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 89
Info (12128): Elaborating entity "two_port_lock_mem" for hierarchy "two_port_lock_mem:global_mem" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "two_port_lock_mem:global_mem|altsyncram:altsyncram_component" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/two_port_lock_mem.v Line: 98
Info (12130): Elaborated megafunction instantiation "two_port_lock_mem:global_mem|altsyncram:altsyncram_component" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/two_port_lock_mem.v Line: 98
Info (12133): Instantiated megafunction "two_port_lock_mem:global_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/two_port_lock_mem.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "two_port_lock_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4l2.tdf
    Info (12023): Found entity 1: altsyncram_b4l2 File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_b4l2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b4l2" for hierarchy "two_port_lock_mem:global_mem|altsyncram:altsyncram_component|altsyncram_b4l2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12020): Port "ordered port 0" on the entity instantiation of "mem_1" is connected to a signal of width 8. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 83
Warning (12020): Port "ordered port 0" on the entity instantiation of "mem_0" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 82
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[0]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 37
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[1]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 61
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[2]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 85
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[3]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 109
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[4]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 133
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[5]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 157
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[6]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 181
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[7]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 205
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[8]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 229
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[9]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 253
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[10]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 277
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[11]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 301
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[12]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 325
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[13]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 349
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[14]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 373
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[15]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 397
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[16]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 421
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[17]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 445
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[18]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 469
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[19]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 493
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[20]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 517
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[21]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 541
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[22]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 565
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[23]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 589
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[24]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 613
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[25]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 637
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[26]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 661
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[27]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 685
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[28]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 709
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[29]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 733
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[30]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 757
        Warning (14320): Synthesized away node "tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|q_a[31]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf Line: 781
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[0]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 37
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[1]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 61
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[2]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 85
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[3]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 109
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[4]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 133
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[5]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 157
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[6]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 181
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[7]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 205
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[8]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 229
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[9]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 253
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[10]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 277
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[11]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 301
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[12]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 325
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[13]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 349
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[14]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 373
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[15]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 397
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[16]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 421
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[17]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 445
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[18]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 469
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[19]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 493
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[20]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 517
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[21]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 541
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[22]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 565
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[23]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 589
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[24]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 613
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[25]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 637
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[26]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 661
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[27]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 685
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[28]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 709
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[29]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 733
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[30]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 757
        Warning (14320): Synthesized away node "tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|q_a[31]" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf Line: 781
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tiny_risc_v:core0|alu:my_alu0|Mult0" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v Line: 172
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tiny_risc_v:core1|alu:my_alu0|Mult0" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v Line: 172
Info (12130): Elaborated megafunction instantiation "tiny_risc_v:core0|alu:my_alu0|lpm_mult:Mult0" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v Line: 172
Info (12133): Instantiated megafunction "tiny_risc_v:core0|alu:my_alu0|lpm_mult:Mult0" with the following parameter: File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v Line: 172
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/mult_46t.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "tiny_risc_v:core1|alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/mult_46t.tdf Line: 67
        Warning (14320): Synthesized away node "tiny_risc_v:core1|alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/mult_46t.tdf Line: 91
        Warning (14320): Synthesized away node "tiny_risc_v:core0|alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/mult_46t.tdf Line: 67
        Warning (14320): Synthesized away node "tiny_risc_v:core0|alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8" File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/mult_46t.tdf Line: 91
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 168 buffer(s)
    Info (13019): Ignored 168 SOFT buffer(s)
Warning (13012): Latch tiny_risc_v:core0|instruction_parser:iparse|i5[0] has unsafe behavior File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core0|instruction[13] File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 187
Warning (13012): Latch tiny_risc_v:core0|instruction_parser:iparse|i5[1] has unsafe behavior File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core0|instruction[13] File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 187
Warning (13012): Latch tiny_risc_v:core0|instruction_parser:iparse|i5[2] has unsafe behavior File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core0|instruction[13] File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 187
Warning (13012): Latch tiny_risc_v:core0|instruction_parser:iparse|i5[3] has unsafe behavior File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core0|instruction[13] File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 187
Warning (13012): Latch tiny_risc_v:core0|instruction_parser:iparse|i5[4] has unsafe behavior File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core0|instruction[13] File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 187
Warning (13012): Latch tiny_risc_v:core1|instruction_parser:iparse|i5[0] has unsafe behavior File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core1|instruction[13] File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 187
Warning (13012): Latch tiny_risc_v:core1|instruction_parser:iparse|i5[1] has unsafe behavior File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core1|instruction[13] File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 187
Warning (13012): Latch tiny_risc_v:core1|instruction_parser:iparse|i5[2] has unsafe behavior File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core1|instruction[13] File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 187
Warning (13012): Latch tiny_risc_v:core1|instruction_parser:iparse|i5[3] has unsafe behavior File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core1|instruction[13] File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 187
Warning (13012): Latch tiny_risc_v:core1|instruction_parser:iparse|i5[4] has unsafe behavior File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core1|instruction[13] File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 187
Info (13000): Registers with preset signals will power-up high File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v Line: 187
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "S0[3]" is stuck at GND File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v Line: 7
    Warning (13410): Pin "S1[3]" is stuck at GND File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v Line: 7
    Warning (13410): Pin "NS0[3]" is stuck at GND File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v Line: 7
    Warning (13410): Pin "NS1[3]" is stuck at GND File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v Line: 7
    Warning (13410): Pin "finished_storing" is stuck at GND File: C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/output_files/dual_core_w_lock_memory.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8482 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 388 output pins
    Info (21061): Implemented 7983 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Mon May 17 10:57:50 2021
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/output_files/dual_core_w_lock_memory.map.smsg.


