
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Fastest Corner ===================================

Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[7] (in)
                                         wbs_dat_i[7] (net)
                  0.07    0.00    5.69 v input52/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.19    0.31    0.26    5.95 v input52/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net52 (net)
                  0.34    0.05    6.00 v _254_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.23    0.26    6.26 ^ _254_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _107_ (net)
                  0.23    0.00    6.26 ^ hold47/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.18    0.56    6.81 ^ hold47/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net260 (net)
                  0.18    0.00    6.81 ^ _255_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.15    0.12    6.93 v _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.15    0.00    6.93 v hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.14    0.59    7.52 v hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.14    0.00    7.52 v _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.01    7.31 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.07    7.63   library hold time
                                  7.63   data required time
-----------------------------------------------------------------------------
                                  7.63   data required time
                                 -7.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.11   slack (VIOLATED)


Startpoint: la_data_in[48] (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
     2    0.01    0.07    0.00    4.83 ^ la_data_in[48] (in)
                                         la_data_in[48] (net)
                  0.07    0.00    4.83 ^ hold53/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.50    5.33 ^ hold53/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net266 (net)
                  0.11    0.00    5.33 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.08    0.42    0.31    5.65 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net3 (net)
                  0.42    0.01    5.66 ^ hold54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     2    0.07    0.40    0.39    6.04 ^ hold54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net267 (net)
                  0.40    0.01    6.05 ^ _231_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.17    0.12    6.17 v _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _089_ (net)
                  0.17    0.00    6.17 v hold55/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.16    0.61    6.78 v hold55/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net268 (net)
                  0.16    0.00    6.78 v _232_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.25    0.18    6.96 ^ _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.25    0.00    6.96 ^ hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.13    0.53    7.49 ^ hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.13    0.00    7.49 ^ _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.03    7.59   library hold time
                                  7.59   data required time
-----------------------------------------------------------------------------
                                  7.59   data required time
                                 -7.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[6] (in)
                                         wbs_dat_i[6] (net)
                  0.07    0.00    5.69 v input51/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.27    0.43    0.30    5.99 v input51/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net51 (net)
                  0.50    0.09    6.08 v _250_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.25    0.30    6.37 ^ _250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _104_ (net)
                  0.25    0.00    6.37 ^ hold63/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.12    0.52    6.90 ^ hold63/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net276 (net)
                  0.12    0.00    6.90 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.10    0.08    6.98 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.10    0.00    6.98 v hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.55    7.53 v hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.12    0.00    7.53 v _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.01    7.31 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.06    7.62   library hold time
                                  7.62   data required time
-----------------------------------------------------------------------------
                                  7.62   data required time
                                 -7.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.09   slack (VIOLATED)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.19    5.84 v input external delay
     2    0.01    0.09    0.00    5.84 v wbs_sel_i[1] (in)
                                         wbs_sel_i[1] (net)
                  0.09    0.00    5.84 v input56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.22    0.22    6.06 v input56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net56 (net)
                  0.22    0.00    6.06 v _257_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
     4    0.27    0.76    0.43    6.49 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
                                         _109_ (net)
                  0.81    0.11    6.60 ^ _258_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.32    0.24    6.84 v _258_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.32    0.00    6.85 v _259_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.34    0.29    7.13 ^ _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.34    0.00    7.13 ^ _271_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.01    0.18    0.13    7.26 v _271_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         _122_ (net)
                  0.18    0.00    7.26 v _273_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.17    0.14    7.40 ^ _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.17    0.00    7.40 ^ hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.50    7.90 ^ hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.10    0.00    7.90 ^ _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.55   clock uncertainty
                          0.00    7.55   clock reconvergence pessimism
                          0.05    7.60   library hold time
                                  7.60   data required time
-----------------------------------------------------------------------------
                                  7.60   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18    6.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    6.21 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.21    0.54    6.75 v _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.21    0.00    6.75 v _327_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.14    6.89 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _161_ (net)
                  0.16    0.00    6.89 ^ _328_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.13    0.10    7.00 v _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.13    0.00    7.00 v _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.55   clock uncertainty
                         -1.09    6.46   clock reconvergence pessimism
                          0.07    6.53   library hold time
                                  6.53   data required time
-----------------------------------------------------------------------------
                                  6.53   data required time
                                 -7.00   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: la_data_in[63] (input port clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
     2    0.01    0.07    0.00    4.83 ^ la_data_in[63] (in)
                                         la_data_in[63] (net)
                  0.07    0.00    4.83 ^ hold65/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.15    0.53    5.36 ^ hold65/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net278 (net)
                  0.15    0.00    5.36 ^ input18/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.13    0.36    0.27    5.63 ^ input18/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net18 (net)
                  0.37    0.03    5.66 ^ hold66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.20    0.53    0.45    6.11 ^ hold66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net279 (net)
                  0.55    0.05    6.16 ^ _170_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.08    0.20    6.36 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.08    0.00    6.36 ^ hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.22    0.94    7.30 ^ hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.22    0.00    7.30 ^ _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.27    0.21    7.51 v _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.27    0.00    7.51 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.34    0.33    7.84 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.34    0.00    7.84 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.19    0.16    8.00 ^ _334_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _166_ (net)
                  0.19    0.00    8.00 ^ _335_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.09    0.11    8.10 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.09    0.00    8.10 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.07    7.63   library hold time
                                  7.63   data required time
-----------------------------------------------------------------------------
                                  7.63   data required time
                                 -8.10   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: la_data_in[63] (input port clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
     2    0.01    0.07    0.00    4.83 ^ la_data_in[63] (in)
                                         la_data_in[63] (net)
                  0.07    0.00    4.83 ^ hold65/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.15    0.53    5.36 ^ hold65/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net278 (net)
                  0.15    0.00    5.36 ^ input18/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.13    0.36    0.27    5.63 ^ input18/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net18 (net)
                  0.37    0.03    5.66 ^ hold66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.20    0.53    0.45    6.11 ^ hold66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net279 (net)
                  0.55    0.05    6.16 ^ _170_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.08    0.20    6.36 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.08    0.00    6.36 ^ hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.22    0.94    7.30 ^ hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.22    0.00    7.30 ^ _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.27    0.21    7.51 v _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.27    0.00    7.51 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.34    0.33    7.84 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.34    0.00    7.84 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.19    0.16    7.99 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _167_ (net)
                  0.19    0.00    7.99 ^ _337_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.13    0.10    8.10 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.13    0.00    8.10 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    7.55   clock uncertainty
                          0.00    7.55   clock reconvergence pessimism
                          0.06    7.61   library hold time
                                  7.61   data required time
-----------------------------------------------------------------------------
                                  7.61   data required time
                                 -8.10   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: la_data_in[63] (input port clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
     2    0.01    0.07    0.00    4.83 ^ la_data_in[63] (in)
                                         la_data_in[63] (net)
                  0.07    0.00    4.83 ^ hold65/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.15    0.53    5.36 ^ hold65/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net278 (net)
                  0.15    0.00    5.36 ^ input18/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.13    0.36    0.27    5.63 ^ input18/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net18 (net)
                  0.37    0.03    5.66 ^ hold66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.20    0.53    0.45    6.11 ^ hold66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net279 (net)
                  0.55    0.05    6.16 ^ _170_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.08    0.20    6.36 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.08    0.00    6.36 ^ hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.22    0.94    7.30 ^ hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.22    0.00    7.30 ^ _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.27    0.21    7.51 v _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.27    0.00    7.51 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.34    0.33    7.84 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.34    0.00    7.84 v _338_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.20    0.17    8.01 ^ _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _168_ (net)
                  0.20    0.00    8.01 ^ _339_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.13    0.11    8.12 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.13    0.00    8.12 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.06    7.62   library hold time
                                  7.62   data required time
-----------------------------------------------------------------------------
                                  7.62   data required time
                                 -8.12   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.31    0.58    6.80 v _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.31    0.00    6.80 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.17    0.17    6.97 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.17    0.00    6.97 ^ _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.12    0.10    7.07 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.12    0.00    7.07 v _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  7.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    7.56   clock uncertainty
                         -1.09    6.47   clock reconvergence pessimism
                          0.06    6.54   library hold time
                                  6.54   data required time
-----------------------------------------------------------------------------
                                  6.54   data required time
                                 -7.07   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    0.31    0.59    6.81 v _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.31    0.00    6.81 v _305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.16    6.98 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _149_ (net)
                  0.16    0.00    6.98 ^ _306_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.12    0.10    7.08 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.12    0.00    7.08 v _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.08   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                         -1.09    6.47   clock reconvergence pessimism
                          0.07    6.54   library hold time
                                  6.54   data required time
-----------------------------------------------------------------------------
                                  6.54   data required time
                                 -7.08   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.18    0.53    6.75 v _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.18    0.00    6.75 v _319_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.22    6.98 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.08    0.00    6.98 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.12    7.09 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.06    0.00    7.09 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                         -1.09    6.47   clock reconvergence pessimism
                          0.09    6.56   library hold time
                                  6.56   data required time
-----------------------------------------------------------------------------
                                  6.56   data required time
                                 -7.09   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18    6.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    6.21 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.19    0.54    6.75 v _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.19    0.00    6.75 v _310_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.22    6.97 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.08    0.00    6.97 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.12    7.09 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.06    0.00    7.09 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.55   clock uncertainty
                         -1.09    6.46   clock reconvergence pessimism
                          0.08    6.54   library hold time
                                  6.54   data required time
-----------------------------------------------------------------------------
                                  6.54   data required time
                                 -7.09   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.30    0.59    6.81 v _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.30    0.00    6.81 v _323_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.16    6.97 ^ _323_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _159_ (net)
                  0.16    0.00    6.97 ^ _324_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.14    0.11    7.08 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.14    0.00    7.08 v _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.08   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                         -1.09    6.47   clock reconvergence pessimism
                          0.07    6.54   library hold time
                                  6.54   data required time
-----------------------------------------------------------------------------
                                  6.54   data required time
                                 -7.08   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.20    0.54    6.77 v _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.20    0.00    6.77 v _312_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.23    6.99 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.08    0.00    6.99 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.12    7.11 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.07    0.00    7.11 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                         -1.09    6.47   clock reconvergence pessimism
                          0.09    6.56   library hold time
                                  6.56   data required time
-----------------------------------------------------------------------------
                                  6.56   data required time
                                 -7.11   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[1] (in)
                                         wbs_dat_i[1] (net)
                  0.07    0.00    5.69 v input46/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.13    0.22    0.22    5.91 v input46/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net46 (net)
                  0.23    0.03    5.94 v _227_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.25    0.24    6.18 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _086_ (net)
                  0.25    0.00    6.18 ^ hold98/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.09    0.87    7.06 ^ hold98/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net311 (net)
                  0.09    0.00    7.06 ^ hold35/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.13    0.51    7.57 ^ hold35/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net248 (net)
                  0.13    0.00    7.57 ^ _228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.10    0.08    7.66 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.10    0.00    7.66 v hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.11    0.55    8.20 v hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.11    0.00    8.20 v _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.08    7.63   library hold time
                                  7.63   data required time
-----------------------------------------------------------------------------
                                  7.63   data required time
                                 -8.20   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18    6.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    6.21 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.24    0.56    6.77 v _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.24    0.00    6.77 v _314_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.24    7.01 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.08    0.00    7.01 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.11    7.12 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.06    0.00    7.12 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.55   clock uncertainty
                         -1.09    6.46   clock reconvergence pessimism
                          0.08    6.55   library hold time
                                  6.55   data required time
-----------------------------------------------------------------------------
                                  6.55   data required time
                                 -7.12   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: la_data_in[63] (input port clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
     2    0.01    0.07    0.00    4.83 ^ la_data_in[63] (in)
                                         la_data_in[63] (net)
                  0.07    0.00    4.83 ^ hold65/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.15    0.53    5.36 ^ hold65/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net278 (net)
                  0.15    0.00    5.36 ^ input18/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.13    0.36    0.27    5.63 ^ input18/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net18 (net)
                  0.37    0.03    5.66 ^ hold66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.20    0.53    0.45    6.11 ^ hold66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net279 (net)
                  0.55    0.05    6.16 ^ _170_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.08    0.20    6.36 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.08    0.00    6.36 ^ hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.22    0.94    7.30 ^ hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.22    0.00    7.30 ^ _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.27    0.21    7.51 v _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.27    0.00    7.51 v _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.35    7.86 v _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00    7.86 v _340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.24    8.10 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.08    0.00    8.10 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.12    8.22 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.07    0.00    8.22 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.08    7.64   library hold time
                                  7.64   data required time
-----------------------------------------------------------------------------
                                  7.64   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: la_data_in[63] (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
     2    0.01    0.07    0.00    4.83 ^ la_data_in[63] (in)
                                         la_data_in[63] (net)
                  0.07    0.00    4.83 ^ hold65/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.15    0.53    5.36 ^ hold65/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net278 (net)
                  0.15    0.00    5.36 ^ input18/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.13    0.36    0.27    5.63 ^ input18/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net18 (net)
                  0.37    0.03    5.66 ^ hold66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.20    0.53    0.45    6.11 ^ hold66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net279 (net)
                  0.55    0.05    6.16 ^ _170_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.08    0.20    6.36 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.08    0.00    6.36 ^ hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.22    0.94    7.30 ^ hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.22    0.00    7.30 ^ _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.27    0.21    7.51 v _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.27    0.00    7.51 v _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.35    7.86 v _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00    7.86 v _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.23    0.33    8.19 v _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.23    0.00    8.19 v _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.04    7.60   library hold time
                                  7.60   data required time
-----------------------------------------------------------------------------
                                  7.60   data required time
                                 -8.19   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: la_data_in[49] (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 v input external delay
     2    0.01    0.07    0.00    4.83 v la_data_in[49] (in)
                                         la_data_in[49] (net)
                  0.07    0.00    4.83 v hold29/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.13    0.55    5.38 v hold29/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net242 (net)
                  0.13    0.00    5.38 v input4/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.06    0.21    0.25    5.63 v input4/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net4 (net)
                  0.22    0.01    5.64 v hold30/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.08    0.27    0.31    5.95 v hold30/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net243 (net)
                  0.27    0.01    5.96 v _235_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    0.22    0.18    6.14 ^ _235_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         _092_ (net)
                  0.22    0.00    6.14 ^ hold92/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.10    0.88    7.02 ^ hold92/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net305 (net)
                  0.10    0.00    7.02 ^ hold31/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.54    7.57 ^ hold31/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net244 (net)
                  0.17    0.00    7.57 ^ _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.12    0.09    7.66 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.12    0.00    7.66 v hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.56    8.22 v hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.12    0.00    8.22 v _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.07    7.63   library hold time
                                  7.63   data required time
-----------------------------------------------------------------------------
                                  7.63   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)


Startpoint: la_data_in[51] (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 v input external delay
     2    0.01    0.07    0.00    4.83 v la_data_in[51] (in)
                                         la_data_in[51] (net)
                  0.07    0.00    4.83 v hold41/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.13    0.55    5.38 v hold41/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net254 (net)
                  0.13    0.00    5.38 v input6/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.05    0.19    0.24    5.62 v input6/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net6 (net)
                  0.20    0.01    5.63 v hold42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     2    0.06    0.34    0.34    5.97 v hold42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net255 (net)
                  0.34    0.01    5.98 v _247_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.25    0.22    6.19 ^ _247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _102_ (net)
                  0.25    0.00    6.19 ^ hold96/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.11    0.88    7.08 ^ hold96/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net309 (net)
                  0.11    0.00    7.08 ^ hold43/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.14    0.52    7.60 ^ hold43/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net256 (net)
                  0.14    0.00    7.60 ^ _248_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.09    0.08    7.68 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.09    0.00    7.68 v hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.55    8.23 v hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.12    0.00    8.23 v _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.07    7.63   library hold time
                                  7.63   data required time
-----------------------------------------------------------------------------
                                  7.63   data required time
                                 -8.23   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[0] (in)
                                         wbs_dat_i[0] (net)
                  0.07    0.00    5.69 v input39/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.16    0.25    0.21    5.90 v input39/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net39 (net)
                  0.30    0.06    5.97 v _222_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.23    0.23    6.19 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _082_ (net)
                  0.23    0.00    6.19 ^ hold86/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.10    0.88    7.07 ^ hold86/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net299 (net)
                  0.10    0.00    7.07 ^ hold19/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.12    0.51    7.58 ^ hold19/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net232 (net)
                  0.12    0.00    7.58 ^ _223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.11    0.09    7.67 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.11    0.00    7.67 v hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.56    8.23 v hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.12    0.00    8.23 v _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.07    7.63   library hold time
                                  7.63   data required time
-----------------------------------------------------------------------------
                                  7.63   data required time
                                 -8.23   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.29    0.58    6.81 v _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.29    0.00    6.81 v _308_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.25    7.05 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.07    0.00    7.05 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.11    7.17 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.06    0.00    7.17 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                         -1.09    6.47   clock reconvergence pessimism
                          0.09    6.56   library hold time
                                  6.56   data required time
-----------------------------------------------------------------------------
                                  6.56   data required time
                                 -7.17   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[4] (in)
                                         wbs_dat_i[4] (net)
                  0.07    0.00    5.69 v input49/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.15    0.24    0.22    5.91 v input49/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net49 (net)
                  0.28    0.05    5.96 v _241_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    0.18    0.22    6.18 ^ _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         _097_ (net)
                  0.18    0.00    6.18 ^ hold94/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.09    0.87    7.05 ^ hold94/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net307 (net)
                  0.09    0.00    7.05 ^ hold59/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.14    0.53    7.58 ^ hold59/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net272 (net)
                  0.14    0.00    7.58 ^ _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.10    0.08    7.66 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.10    0.00    7.66 v hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.13    0.56    8.22 v hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.13    0.00    8.22 v _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.05    7.61   library hold time
                                  7.61   data required time
-----------------------------------------------------------------------------
                                  7.61   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18    6.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    6.21 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.35    0.60    6.81 v _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.35    0.00    6.81 v _325_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26    7.08 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.08    0.00    7.08 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.12    7.20 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.07    0.00    7.20 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  7.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    7.55   clock uncertainty
                         -1.09    6.46   clock reconvergence pessimism
                          0.07    6.54   library hold time
                                  6.54   data required time
-----------------------------------------------------------------------------
                                  6.54   data required time
                                 -7.20   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.38    0.63    6.85 v _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.38    0.00    6.85 v _321_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.28    7.13 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.09    0.00    7.13 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.13    7.25 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.08    0.00    7.25 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  7.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    7.56   clock uncertainty
                         -1.09    6.47   clock reconvergence pessimism
                          0.08    6.55   library hold time
                                  6.55   data required time
-----------------------------------------------------------------------------
                                  6.55   data required time
                                 -7.25   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)


Startpoint: la_data_in[61] (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
     2    0.01    0.07    0.00    4.83 ^ la_data_in[61] (in)
                                         la_data_in[61] (net)
                  0.07    0.00    4.83 ^ hold21/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.15    0.53    5.36 ^ hold21/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net234 (net)
                  0.15    0.00    5.36 ^ input16/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.07    0.21    0.19    5.55 ^ input16/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net16 (net)
                  0.21    0.01    5.56 ^ hold22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    0.38    0.35    5.91 ^ hold22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net235 (net)
                  0.39    0.03    5.94 ^ _302_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.18    0.12    6.07 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _147_ (net)
                  0.18    0.00    6.07 v hold84/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.14    0.97    7.04 v hold84/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net297 (net)
                  0.14    0.00    7.04 v hold23/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.16    0.60    7.64 v hold23/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net236 (net)
                  0.16    0.00    7.64 v _303_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.20    0.15    7.80 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.20    0.00    7.80 ^ hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.51    8.30 ^ hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.10    0.00    8.30 ^ _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.29 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.54   clock uncertainty
                          0.00    7.54   clock reconvergence pessimism
                          0.05    7.59   library hold time
                                  7.59   data required time
-----------------------------------------------------------------------------
                                  7.59   data required time
                                 -8.30   data arrival time
-----------------------------------------------------------------------------
                                  0.71   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
     2    0.01    0.07    0.00    5.69 ^ wbs_dat_i[12] (in)
                                         wbs_dat_i[12] (net)
                  0.07    0.00    5.69 ^ input42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.13    0.36    0.31    6.00 ^ input42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         net42 (net)
                  0.37    0.04    6.04 ^ _287_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.14    0.11    6.15 v _287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _135_ (net)
                  0.14    0.00    6.15 v hold90/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.11    0.94    7.08 v hold90/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net303 (net)
                  0.11    0.00    7.08 v hold27/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.16    0.59    7.68 v hold27/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net240 (net)
                  0.16    0.00    7.68 v _288_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.21    0.15    7.83 ^ _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.21    0.00    7.83 ^ hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.51    8.34 ^ hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.10    0.00    8.34 ^ _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    7.55   clock uncertainty
                          0.00    7.55   clock reconvergence pessimism
                          0.03    7.58   library hold time
                                  7.58   data required time
-----------------------------------------------------------------------------
                                  7.58   data required time
                                 -8.34   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18    6.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    6.21 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    0.50    0.68    6.89 v _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  0.50    0.00    6.89 v _317_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.29    7.19 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.08    0.00    7.19 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.11    7.30 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.06    0.00    7.30 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  7.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    7.55   clock uncertainty
                         -1.09    6.46   clock reconvergence pessimism
                          0.08    6.54   library hold time
                                  6.54   data required time
-----------------------------------------------------------------------------
                                  6.54   data required time
                                 -7.30   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[10] (in)
                                         wbs_dat_i[10] (net)
                  0.07    0.00    5.69 v input40/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     2    0.17    0.37    0.33    6.02 v input40/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net40 (net)
                  0.39    0.05    6.06 v _277_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.30    0.30    6.36 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _127_ (net)
                  0.30    0.00    6.36 ^ hold77/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.09    0.87    7.23 ^ hold77/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net290 (net)
                  0.09    0.00    7.23 ^ hold51/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.12    0.51    7.74 ^ hold51/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net264 (net)
                  0.12    0.00    7.74 ^ _278_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.10    0.08    7.83 v _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.10    0.00    7.83 v hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.56    8.38 v hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.12    0.00    8.38 v _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    7.55   clock uncertainty
                          0.00    7.55   clock reconvergence pessimism
                          0.05    7.60   library hold time
                                  7.60   data required time
-----------------------------------------------------------------------------
                                  7.60   data required time
                                 -8.38   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[11] (in)
                                         wbs_dat_i[11] (net)
                  0.07    0.00    5.69 v input41/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     4    0.17    0.38    0.33    6.02 v input41/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net41 (net)
                  0.40    0.05    6.07 v _284_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.25    0.27    6.34 ^ _284_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _133_ (net)
                  0.25    0.00    6.34 ^ hold79/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.09    0.87    7.22 ^ hold79/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net292 (net)
                  0.09    0.00    7.22 ^ hold15/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.54    7.75 ^ hold15/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net228 (net)
                  0.17    0.00    7.75 ^ _285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.11    0.09    7.84 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.11    0.00    7.84 v hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.13    0.57    8.42 v hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.13    0.00    8.42 v _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.55   clock uncertainty
                          0.00    7.55   clock reconvergence pessimism
                          0.07    7.61   library hold time
                                  7.61   data required time
-----------------------------------------------------------------------------
                                  7.61   data required time
                                 -8.42   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: la_data_in[54] (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 v input external delay
     2    0.01    0.07    0.00    4.83 v la_data_in[54] (in)
                                         la_data_in[54] (net)
                  0.07    0.00    4.83 v hold37/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.16    0.58    5.41 v hold37/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net250 (net)
                  0.16    0.00    5.41 v input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.23    5.64 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net9 (net)
                  0.20    0.02    5.66 v hold38/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.14    0.46    0.41    6.07 v hold38/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net251 (net)
                  0.47    0.02    6.09 v _267_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.28    0.26    6.35 ^ _267_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _119_ (net)
                  0.28    0.00    6.35 ^ hold88/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.10    0.88    7.23 ^ hold88/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net301 (net)
                  0.10    0.00    7.23 ^ hold39/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.51    7.74 ^ hold39/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net252 (net)
                  0.11    0.00    7.74 ^ _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.10    0.08    7.82 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.10    0.00    7.82 v hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.60    8.42 v hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.17    0.00    8.42 v _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.55   clock uncertainty
                          0.00    7.55   clock reconvergence pessimism
                          0.06    7.60   library hold time
                                  7.60   data required time
-----------------------------------------------------------------------------
                                  7.60   data required time
                                 -8.42   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.19    5.84 v input external delay
     2    0.01    0.09    0.00    5.84 v wbs_sel_i[1] (in)
                                         wbs_sel_i[1] (net)
                  0.09    0.00    5.84 v input56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.22    0.22    6.06 v input56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net56 (net)
                  0.22    0.00    6.06 v _257_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
     4    0.27    0.76    0.43    6.49 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
                                         _109_ (net)
                  0.81    0.11    6.60 ^ _258_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.32    0.24    6.84 v _258_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.32    0.00    6.85 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.17    0.18    7.03 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _138_ (net)
                  0.17    0.00    7.03 ^ _292_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.14    0.11    7.14 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _139_ (net)
                  0.14    0.00    7.14 v _294_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.18    0.13    7.28 ^ _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.18    0.00    7.28 ^ hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.10    0.87    8.15 ^ hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.10    0.00    8.15 ^ hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.50    8.64 ^ hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.10    0.00    8.64 ^ _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.29 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.54   clock uncertainty
                          0.00    7.54   clock reconvergence pessimism
                          0.05    7.59   library hold time
                                  7.59   data required time
-----------------------------------------------------------------------------
                                  7.59   data required time
                                 -8.64   data arrival time
-----------------------------------------------------------------------------
                                  1.05   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17    6.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    6.21 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.18    0.47    6.68 v _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.18    0.00    6.68 v _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.18    0.26    6.94 v _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.18    0.00    6.94 v output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.24    7.17 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.18    0.00    7.18 v la_data_out[10] (out)
                                  7.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.18   data arrival time
-----------------------------------------------------------------------------
                                  1.36   slack (MET)


Startpoint: la_data_in[60] (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 v input external delay
     2    0.01    0.07    0.00    4.83 v la_data_in[60] (in)
                                         la_data_in[60] (net)
                  0.07    0.00    4.83 v hold5/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.16    0.58    5.41 v hold5/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net218 (net)
                  0.16    0.00    5.41 v input15/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.21    0.24    5.65 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net15 (net)
                  0.22    0.02    5.68 v hold6/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.08    0.27    0.31    5.98 v hold6/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net219 (net)
                  0.27    0.01    6.00 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.19    0.17    6.16 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _145_ (net)
                  0.19    0.00    6.16 ^ hold81/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.10    0.88    7.04 ^ hold81/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net294 (net)
                  0.10    0.00    7.04 ^ hold7/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.10    0.50    7.54 ^ hold7/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net220 (net)
                  0.10    0.00    7.54 ^ _300_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.08    0.07    7.61 v _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.08    0.00    7.61 v hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.13    0.93    8.55 v hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.13    0.00    8.55 v hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.56    9.11 v hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.12    0.00    9.11 v _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  9.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    7.56   clock uncertainty
                          0.00    7.56   clock reconvergence pessimism
                          0.07    7.63   library hold time
                                  7.63   data required time
-----------------------------------------------------------------------------
                                  7.63   data required time
                                 -9.11   data arrival time
-----------------------------------------------------------------------------
                                  1.48   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19    6.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.22    0.37    0.63    6.85 v _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  0.37    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.22    0.27    7.13 v _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.22    0.00    7.13 v output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.25    7.38 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.18    0.00    7.38 v la_data_out[14] (out)
                                  7.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                  1.56   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17    6.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    6.21 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    0.44    0.66    6.87 v _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  0.44    0.00    6.87 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.28    7.15 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.21    0.00    7.15 v output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.25    7.39 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.18    0.00    7.40 v la_data_out[13] (out)
                                  7.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.40   data arrival time
-----------------------------------------------------------------------------
                                  1.58   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17    6.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    6.21 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    0.34    0.62    6.83 v _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  0.34    0.00    6.83 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.21    0.32    7.15 v _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.21    0.00    7.15 v output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.24    7.39 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.18    0.00    7.40 v la_data_out[15] (out)
                                  7.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.40   data arrival time
-----------------------------------------------------------------------------
                                  1.58   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17    6.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    6.21 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    0.42    0.65    6.86 v _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  0.42    0.00    6.86 v _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.26    0.30    7.17 v _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.26    0.00    7.17 v output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.26    7.43 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.18    0.00    7.43 v la_data_out[11] (out)
                                  7.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.43   data arrival time
-----------------------------------------------------------------------------
                                  1.61   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17    6.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    6.21 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.33    0.50    0.68    6.89 v _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  0.50    0.00    6.89 v _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.30    7.19 v _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.24    0.00    7.19 v output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.25    7.45 v output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.18    0.00    7.45 v la_data_out[8] (out)
                                  7.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.45   data arrival time
-----------------------------------------------------------------------------
                                  1.63   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19    6.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    0.42    0.67    6.89 v _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  0.42    0.01    6.90 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.17    0.32    7.22 v _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.17    0.00    7.22 v output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.23    7.45 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.18    0.00    7.45 v la_data_out[1] (out)
                                  7.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.45   data arrival time
-----------------------------------------------------------------------------
                                  1.63   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19    6.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.17    0.29    0.60    6.82 v _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  0.29    0.00    6.82 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.10    0.34    0.37    7.18 v _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.34    0.01    7.20 v output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.28    7.48 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.18    0.00    7.48 v la_data_out[0] (out)
                                  7.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.48   data arrival time
-----------------------------------------------------------------------------
                                  1.66   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17    6.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    6.21 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.16    0.45    6.66 v _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.16    0.00    6.66 v fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.16    0.21    6.87 v fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.16    0.00    6.87 v fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.23    0.24    7.11 v fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.23    0.00    7.11 v _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.24    7.35 v _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.21    0.00    7.35 v output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.24    7.60 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.18    0.00    7.60 v la_data_out[12] (out)
                                  7.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.60   data arrival time
-----------------------------------------------------------------------------
                                  1.78   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19    6.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.22    0.35    0.62    6.84 v _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  0.35    0.00    6.84 v fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.37    0.40    7.24 v fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  0.38    0.02    7.26 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.22    0.27    7.53 v _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.22    0.00    7.53 v output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.25    7.78 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.18    0.00    7.78 v la_data_out[3] (out)
                                  7.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.78   data arrival time
-----------------------------------------------------------------------------
                                  1.96   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17    6.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    6.21 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    0.43    0.65    6.86 v _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  0.43    0.00    6.86 v fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    0.31    0.39    7.25 v fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  0.31    0.00    7.25 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.26    0.29    7.54 v _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.26    0.00    7.54 v output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.18    0.26    7.80 v output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.18    0.00    7.80 v la_data_out[9] (out)
                                  7.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.80   data arrival time
-----------------------------------------------------------------------------
                                  1.98   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19    6.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.26    0.40    0.64    6.86 v _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  0.40    0.00    6.86 v fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    0.39    0.42    7.28 v fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  0.39    0.02    7.30 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.22    0.27    7.57 v _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.22    0.00    7.57 v output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.25    7.82 v output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.18    0.00    7.82 v la_data_out[5] (out)
                                  7.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.82   data arrival time
-----------------------------------------------------------------------------
                                  2.00   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19    6.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.32    0.49    0.68    6.90 v _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  0.49    0.00    6.91 v fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.22    0.36    0.41    7.31 v fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  0.37    0.02    7.34 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.22    0.27    7.61 v _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.22    0.00    7.61 v output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.25    7.86 v output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.18    0.00    7.86 v la_data_out[7] (out)
                                  7.86   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.86   data arrival time
-----------------------------------------------------------------------------
                                  2.04   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19    6.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.18    0.47    6.69 v _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.18    0.00    6.69 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.22    0.17    0.22    6.91 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.17    0.00    6.91 v fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.13    0.43    0.39    7.30 v fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  0.43    0.02    7.32 v _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.29    7.61 v _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.24    0.00    7.61 v output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.25    7.86 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.18    0.00    7.87 v la_data_out[2] (out)
                                  7.87   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -7.87   data arrival time
-----------------------------------------------------------------------------
                                  2.05   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19    6.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.15    0.45    6.67 v _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.15    0.00    6.67 v fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.24    0.17    0.21    6.88 v fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.17    0.00    6.88 v fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.18    0.21    7.09 v fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.18    0.00    7.09 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.15    0.40    0.38    7.48 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  0.41    0.02    7.49 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.28    7.77 v _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.23    0.00    7.77 v output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.25    8.02 v output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.18    0.00    8.03 v la_data_out[4] (out)
                                  8.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -8.03   data arrival time
-----------------------------------------------------------------------------
                                  2.21   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.18    0.53    6.75 v _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.18    0.02    6.77 v output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.24    7.01 v output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.18    0.00    7.01 v wbs_dat_o[6] (out)
                                  7.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.01   data arrival time
-----------------------------------------------------------------------------
                                  2.32   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18    6.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    6.21 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.19    0.54    6.75 v _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.20    0.02    6.77 v output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.24    7.01 v output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.18    0.00    7.01 v wbs_dat_o[2] (out)
                                  7.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.01   data arrival time
-----------------------------------------------------------------------------
                                  2.32   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18    6.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    6.21 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.21    0.54    6.75 v _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.22    0.03    6.78 v output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.25    7.03 v output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.18    0.00    7.03 v wbs_dat_o[10] (out)
                                  7.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.03   data arrival time
-----------------------------------------------------------------------------
                                  2.34   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.20    0.54    6.77 v _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.21    0.02    6.79 v output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.24    7.03 v output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.18    0.00    7.03 v wbs_dat_o[3] (out)
                                  7.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.03   data arrival time
-----------------------------------------------------------------------------
                                  2.34   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19    6.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.15    0.45    6.67 v _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.15    0.00    6.67 v fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.28    0.21    0.24    6.91 v fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.21    0.00    6.92 v fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    0.26    0.32    7.24 v fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  0.26    0.00    7.24 v fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.17    0.37    0.40    7.64 v fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  0.38    0.02    7.66 v _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.27    7.93 v _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.21    0.00    7.93 v output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.25    8.17 v output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.18    0.00    8.18 v la_data_out[6] (out)
                                  8.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -8.18   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18    6.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    6.21 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.24    0.56    6.77 v _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.25    0.03    6.80 v output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.26    7.05 v output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.18    0.00    7.06 v wbs_dat_o[4] (out)
                                  7.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.06   data arrival time
-----------------------------------------------------------------------------
                                  2.37   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.31    0.58    6.80 v _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.31    0.01    6.82 v output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.27    7.09 v output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.18    0.00    7.09 v wbs_dat_o[11] (out)
                                  7.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.09   data arrival time
-----------------------------------------------------------------------------
                                  2.40   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.31    0.58    6.80 v _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  0.31    0.01    6.82 v output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.27    7.09 v output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.18    0.00    7.09 v wbs_dat_o[14] (out)
                                  7.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.09   data arrival time
-----------------------------------------------------------------------------
                                  2.40   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18    6.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    6.21 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.35    0.60    6.81 v _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.35    0.01    6.83 v output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.28    7.11 v output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.18    0.00    7.11 v wbs_dat_o[9] (out)
                                  7.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.11   data arrival time
-----------------------------------------------------------------------------
                                  2.42   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.33    0.60    6.82 v _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  0.34    0.01    6.83 v output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.28    7.11 v output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.18    0.00    7.11 v wbs_dat_o[15] (out)
                                  7.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.11   data arrival time
-----------------------------------------------------------------------------
                                  2.42   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.29    0.58    6.81 v _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.32    0.04    6.85 v output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.27    7.12 v output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.18    0.00    7.13 v wbs_dat_o[1] (out)
                                  7.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.13   data arrival time
-----------------------------------------------------------------------------
                                  2.44   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.30    0.59    6.81 v _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.33    0.04    6.85 v output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.28    7.13 v output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.18    0.00    7.13 v wbs_dat_o[8] (out)
                                  7.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.13   data arrival time
-----------------------------------------------------------------------------
                                  2.44   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    0.31    0.59    6.81 v _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.35    0.06    6.87 v output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.28    7.15 v output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.18    0.00    7.15 v wbs_dat_o[0] (out)
                                  7.15   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.15   data arrival time
-----------------------------------------------------------------------------
                                  2.46   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.38    0.63    6.85 v _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.39    0.02    6.87 v output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.29    7.16 v output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.18    0.00    7.16 v wbs_dat_o[7] (out)
                                  7.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.16   data arrival time
-----------------------------------------------------------------------------
                                  2.47   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18    6.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    6.21 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    0.43    0.65    6.86 v _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  0.44    0.02    6.88 v output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.30    7.18 v output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.18    0.00    7.19 v wbs_dat_o[13] (out)
                                  7.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.19   data arrival time
-----------------------------------------------------------------------------
                                  2.50   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    0.43    0.65    6.87 v _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  0.43    0.02    6.89 v output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.30    7.20 v output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.18    0.00    7.20 v wbs_dat_o[12] (out)
                                  7.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.20   data arrival time
-----------------------------------------------------------------------------
                                  2.51   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18    6.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    6.21 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    0.50    0.68    6.89 v _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  0.50    0.03    6.92 v output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.32    7.24 v output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.18    0.00    7.24 v wbs_dat_o[5] (out)
                                  7.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -7.24   data arrival time
-----------------------------------------------------------------------------
                                  2.55   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19    4.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00    4.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74    5.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    5.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33    6.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    6.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19    6.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    6.22 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.28    0.45    0.68    6.90 v _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  0.48    0.06    6.96 v output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.18    0.31    7.27 v output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.18    0.00    7.28 v wbs_ack_o (out)
                                  7.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.37    4.45   output external delay
                                  4.45   data required time
-----------------------------------------------------------------------------
                                  4.45   data required time
                                 -7.28   data arrival time
-----------------------------------------------------------------------------
                                  2.83   slack (MET)



worst slack corner Fastest: -0.1118
======================= Slowest Corner ===================================

Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
     2    0.01    0.07    0.00    5.69 ^ wbs_dat_i[7] (in)
                                         wbs_dat_i[7] (net)
                  0.07    0.00    5.69 ^ input52/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.19    1.33    0.89    6.58 ^ input52/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net52 (net)
                  1.33    0.05    6.63 ^ _254_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.40    0.36    6.99 v _254_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _107_ (net)
                  0.40    0.00    6.99 v hold47/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.51    1.97    8.96 v hold47/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net260 (net)
                  0.51    0.00    8.96 v _255_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.71    0.53    9.49 ^ _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.71    0.00    9.49 ^ hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.68   11.17 ^ hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.33    0.00   11.17 ^ _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 11.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.01    9.94 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.19   clock uncertainty
                          0.00   10.19   clock reconvergence pessimism
                          0.12   10.31   library hold time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                  0.86   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[6] (in)
                                         wbs_dat_i[6] (net)
                  0.07    0.00    5.69 v input51/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.27    1.10    0.85    6.54 v input51/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net51 (net)
                  1.13    0.09    6.63 v _250_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.75    0.86    7.49 ^ _250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _104_ (net)
                  0.75    0.00    7.49 ^ hold63/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.36    1.70    9.19 ^ hold63/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net276 (net)
                  0.36    0.00    9.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23    9.42 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.26    0.00    9.42 v hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.35    1.76   11.18 v hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.35    0.00   11.18 v _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 11.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.01    9.94 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25   10.19   clock uncertainty
                          0.00   10.19   clock reconvergence pessimism
                          0.11   10.30   library hold time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  0.88   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[2] (in)
                                         wbs_dat_i[2] (net)
                  0.07    0.00    5.69 v input47/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.26    1.05    0.81    6.50 v input47/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net47 (net)
                  1.09    0.11    6.60 v _231_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.84    0.93    7.54 ^ _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _089_ (net)
                  0.84    0.00    7.54 ^ hold55/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.42    1.75    9.29 ^ hold55/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net268 (net)
                  0.42    0.00    9.29 ^ _232_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.32    9.61 v _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.39    0.00    9.61 v hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.42    1.88   11.49 v hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.42    0.00   11.49 v _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 11.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25   10.19   clock uncertainty
                          0.00   10.19   clock reconvergence pessimism
                          0.09   10.28   library hold time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                -11.49   data arrival time
-----------------------------------------------------------------------------
                                  1.21   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.19    5.84 v input external delay
     2    0.01    0.09    0.00    5.84 v wbs_sel_i[1] (in)
                                         wbs_sel_i[1] (net)
                  0.09    0.00    5.84 v input56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.61    0.57    6.41 v input56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net56 (net)
                  0.61    0.00    6.41 v _257_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
     4    0.27    2.02    1.27    7.68 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
                                         _109_ (net)
                  2.04    0.11    7.79 ^ _258_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.92    0.70    8.49 v _258_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.92    0.00    8.49 v _259_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.89    0.80    9.29 ^ _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.89    0.00    9.29 ^ _271_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.01    0.52    0.39    9.68 v _271_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         _122_ (net)
                  0.52    0.00    9.68 v _273_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.50    0.40   10.09 ^ _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.50    0.00   10.09 ^ hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.28    1.63   11.71 ^ hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.28    0.00   11.71 ^ _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 11.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                          0.12   10.27   library hold time
                                 10.27   data required time
-----------------------------------------------------------------------------
                                 10.27   data required time
                                -11.71   data arrival time
-----------------------------------------------------------------------------
                                  1.44   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.56    1.62   10.20 v _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.56    0.00   10.20 v _327_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.49    0.40   10.60 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _161_ (net)
                  0.49    0.00   10.60 ^ _328_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.35    0.30   10.90 v _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.35    0.00   10.90 v _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 10.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.16   clock uncertainty
                         -1.34    8.83   clock reconvergence pessimism
                          0.15    8.97   library hold time
                                  8.97   data required time
-----------------------------------------------------------------------------
                                  8.97   data required time
                                -10.90   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.79    1.68   10.29 v _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.79    0.00   10.29 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.52    0.48   10.77 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.52    0.00   10.77 ^ _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.33    0.29   11.05 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.33    0.00   11.05 v _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 11.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25   10.20   clock uncertainty
                         -1.34    8.86   clock reconvergence pessimism
                          0.14    9.00   library hold time
                                  9.00   data required time
-----------------------------------------------------------------------------
                                  9.00   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                  2.06   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.80    1.69   10.30 v _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  0.80    0.00   10.30 v _338_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.60    0.51   10.80 ^ _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _168_ (net)
                  0.60    0.00   10.80 ^ _339_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.34    0.31   11.11 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.34    0.00   11.11 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 11.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25   10.20   clock uncertainty
                         -1.34    8.86   clock reconvergence pessimism
                          0.14    8.99   library hold time
                                  8.99   data required time
-----------------------------------------------------------------------------
                                  8.99   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                  2.12   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.47    1.58   10.19 v _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.47    0.00   10.19 v _319_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.22    0.67   10.86 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.22    0.00   10.86 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.33   11.19 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.18    0.00   11.19 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 11.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.20   clock uncertainty
                         -1.34    8.86   clock reconvergence pessimism
                          0.19    9.06   library hold time
                                  9.06   data required time
-----------------------------------------------------------------------------
                                  9.06   data required time
                                -11.19   data arrival time
-----------------------------------------------------------------------------
                                  2.13   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    0.83    1.78   10.39 v _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.83    0.00   10.39 v _305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.49    0.47   10.86 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _149_ (net)
                  0.49    0.00   10.86 ^ _306_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.33    0.29   11.15 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.33    0.00   11.15 v _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 11.15   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.20   clock uncertainty
                         -1.34    8.86   clock reconvergence pessimism
                          0.16    9.02   library hold time
                                  9.02   data required time
-----------------------------------------------------------------------------
                                  9.02   data required time
                                -11.15   data arrival time
-----------------------------------------------------------------------------
                                  2.13   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.79    1.77   10.37 v _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.79    0.00   10.38 v _323_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.49    0.46   10.83 ^ _323_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _159_ (net)
                  0.49    0.00   10.83 ^ _324_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.37    0.32   11.15 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.37    0.00   11.15 v _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 11.15   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.20   clock uncertainty
                         -1.34    8.86   clock reconvergence pessimism
                          0.15    9.01   library hold time
                                  9.01   data required time
-----------------------------------------------------------------------------
                                  9.01   data required time
                                -11.15   data arrival time
-----------------------------------------------------------------------------
                                  2.14   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.50    1.59   10.17 v _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.50    0.00   10.17 v _310_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.66   10.83 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.21    0.00   10.83 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.32   11.16 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.18    0.00   11.16 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 11.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.16   clock uncertainty
                         -1.34    8.83   clock reconvergence pessimism
                          0.19    9.01   library hold time
                                  9.01   data required time
-----------------------------------------------------------------------------
                                  9.01   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                  2.14   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.52    1.61   10.22 v _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.52    0.00   10.22 v _312_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.22    0.68   10.90 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.22    0.00   10.90 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.33   11.24 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.19    0.00   11.24 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 11.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.20   clock uncertainty
                         -1.34    8.86   clock reconvergence pessimism
                          0.19    9.05   library hold time
                                  9.05   data required time
-----------------------------------------------------------------------------
                                  9.05   data required time
                                -11.24   data arrival time
-----------------------------------------------------------------------------
                                  2.18   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.62    1.66   10.24 v _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.62    0.00   10.24 v _314_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.69   10.94 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.22    0.00   10.94 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.17    0.32   11.26 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.17    0.00   11.26 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 11.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.16   clock uncertainty
                         -1.34    8.83   clock reconvergence pessimism
                          0.19    9.01   library hold time
                                  9.01   data required time
-----------------------------------------------------------------------------
                                  9.01   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                  2.25   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.09    1.87   10.47 v _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  1.09    0.00   10.48 v _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.55    0.54   11.01 ^ _334_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _166_ (net)
                  0.55    0.00   11.01 ^ _335_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.26    0.31   11.32 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.26    0.00   11.32 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 11.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25   10.20   clock uncertainty
                         -1.34    8.86   clock reconvergence pessimism
                          0.16    9.02   library hold time
                                  9.02   data required time
-----------------------------------------------------------------------------
                                  9.02   data required time
                                -11.32   data arrival time
-----------------------------------------------------------------------------
                                  2.31   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.10    1.86   10.44 v _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  1.10    0.00   10.44 v _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.54    0.53   10.97 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _167_ (net)
                  0.54    0.00   10.97 ^ _337_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.33    0.29   11.27 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.33    0.00   11.27 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 11.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25   10.16   clock uncertainty
                         -1.34    8.83   clock reconvergence pessimism
                          0.13    8.96   library hold time
                                  8.96   data required time
-----------------------------------------------------------------------------
                                  8.96   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                  2.31   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.76    1.75   10.36 v _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.76    0.00   10.36 v _308_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.71   11.08 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.21    0.00   11.08 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.32   11.40 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.18    0.00   11.40 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 11.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.20   clock uncertainty
                         -1.34    8.86   clock reconvergence pessimism
                          0.19    9.05   library hold time
                                  9.05   data required time
-----------------------------------------------------------------------------
                                  9.05   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                  2.35   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.86    1.72   10.33 v _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  0.86    0.00   10.34 v _340_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.74   11.07 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.21    0.00   11.07 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.33   11.40 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.19    0.00   11.40 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 11.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25   10.20   clock uncertainty
                         -1.34    8.86   clock reconvergence pessimism
                          0.17    9.03   library hold time
                                  9.03   data required time
-----------------------------------------------------------------------------
                                  9.03   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                  2.37   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.89    1.73   10.31 v _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.89    0.00   10.31 v _325_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.75   11.06 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.22    0.00   11.06 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.34   11.41 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.20    0.00   11.41 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 11.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25   10.16   clock uncertainty
                         -1.34    8.83   clock reconvergence pessimism
                          0.16    8.99   library hold time
                                  8.99   data required time
-----------------------------------------------------------------------------
                                  8.99   data required time
                                -11.41   data arrival time
-----------------------------------------------------------------------------
                                  2.42   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.98    1.80   10.41 v _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.98    0.00   10.41 v _321_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.24    0.79   11.20 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.24    0.00   11.20 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.21    0.35   11.55 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.21    0.00   11.55 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 11.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25   10.20   clock uncertainty
                         -1.34    8.86   clock reconvergence pessimism
                          0.17    9.03   library hold time
                                  9.03   data required time
-----------------------------------------------------------------------------
                                  9.03   data required time
                                -11.55   data arrival time
-----------------------------------------------------------------------------
                                  2.52   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    1.25    1.95   10.52 v _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  1.25    0.00   10.53 v _317_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.82   11.34 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.21    0.00   11.34 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.32   11.66 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.18    0.00   11.66 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 11.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25   10.16   clock uncertainty
                         -1.34    8.83   clock reconvergence pessimism
                          0.17    9.00   library hold time
                                  9.00   data required time
-----------------------------------------------------------------------------
                                  9.00   data required time
                                -11.66   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.69    6.34 v input external delay
     2    0.01    0.09    0.00    6.34 v wbs_cyc_i (in)
                                         wbs_cyc_i (net)
                  0.09    0.00    6.34 v input38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.17    0.69    0.69    7.03 v input38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         net38 (net)
                  0.72    0.07    7.11 v _176_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.64    0.90    8.00 v _176_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _037_ (net)
                  0.64    0.00    8.00 v _177_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     4    0.07    0.54    0.78    8.79 v _177_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.54    0.00    8.79 v _178_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     4    0.05    0.87    0.68    9.47 ^ _178_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _039_ (net)
                  0.87    0.00    9.47 ^ _179_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     8    0.10    1.46    1.14   10.61 ^ _179_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _040_ (net)
                  1.46    0.00   10.62 ^ _180_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.72    0.75   11.37 v _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.72    0.00   11.37 v _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.87    0.97   12.34 v _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.87    0.00   12.34 v _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.59    0.91   13.25 v _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.59    0.00   13.25 v _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 13.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.20   clock uncertainty
                          0.00   10.20   clock reconvergence pessimism
                          0.08   10.28   library hold time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                -13.25   data arrival time
-----------------------------------------------------------------------------
                                  2.97   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[1] (in)
                                         wbs_dat_i[1] (net)
                  0.07    0.00    5.69 v input46/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.13    0.55    0.57    6.26 v input46/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net46 (net)
                  0.56    0.03    6.29 v _227_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.73    0.77    7.06 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _086_ (net)
                  0.73    0.00    7.06 ^ hold98/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.27    2.91    9.97 ^ hold98/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net311 (net)
                  0.27    0.00    9.97 ^ hold35/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.36    1.66   11.63 ^ hold35/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net248 (net)
                  0.36    0.00   11.63 ^ _228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.28    0.24   11.87 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.28    0.00   11.87 v hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.34    1.75   13.62 v hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.34    0.00   13.62 v _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 13.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.19   clock uncertainty
                          0.00   10.19   clock reconvergence pessimism
                          0.15   10.34   library hold time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                -13.62   data arrival time
-----------------------------------------------------------------------------
                                  3.28   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[0] (in)
                                         wbs_dat_i[0] (net)
                  0.07    0.00    5.69 v input39/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.16    0.66    0.61    6.30 v input39/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net39 (net)
                  0.68    0.06    6.36 v _222_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.71    0.66    7.03 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _082_ (net)
                  0.71    0.00    7.03 ^ hold86/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    2.93    9.95 ^ hold86/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net299 (net)
                  0.29    0.00    9.95 ^ hold19/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.34    1.64   11.60 ^ hold19/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net232 (net)
                  0.34    0.00   11.60 ^ _223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.30    0.25   11.85 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.30    0.00   11.85 v hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.79   13.64 v hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.36    0.00   13.64 v _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 13.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.19   clock uncertainty
                          0.00   10.19   clock reconvergence pessimism
                          0.15   10.33   library hold time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                -13.64   data arrival time
-----------------------------------------------------------------------------
                                  3.31   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[4] (in)
                                         wbs_dat_i[4] (net)
                  0.07    0.00    5.69 v input49/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.15    0.63    0.60    6.29 v input49/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net49 (net)
                  0.65    0.05    6.34 v _241_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    0.55    0.69    7.03 ^ _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         _097_ (net)
                  0.55    0.00    7.03 ^ hold94/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.28    2.91    9.94 ^ hold94/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net307 (net)
                  0.28    0.00    9.94 ^ hold59/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.41    1.69   11.63 ^ hold59/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net272 (net)
                  0.41    0.00   11.63 ^ _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.23   11.86 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.27    0.00   11.86 v hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.38    1.80   13.66 v hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.38    0.00   13.66 v _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 13.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25   10.19   clock uncertainty
                          0.00   10.19   clock reconvergence pessimism
                          0.10   10.29   library hold time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                -13.66   data arrival time
-----------------------------------------------------------------------------
                                  3.36   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[5] (in)
                                         wbs_dat_i[5] (net)
                  0.07    0.00    5.69 v input50/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.13    0.56    0.57    6.26 v input50/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net50 (net)
                  0.57    0.04    6.30 v _247_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.75    0.80    7.10 ^ _247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _102_ (net)
                  0.75    0.00    7.10 ^ hold96/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.31    2.94   10.04 ^ hold96/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net309 (net)
                  0.31    0.00   10.04 ^ hold43/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.39    1.68   11.72 ^ hold43/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net256 (net)
                  0.39    0.00   11.72 ^ _248_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.22   11.94 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.25    0.00   11.94 v hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.77   13.71 v hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.36    0.00   13.71 v _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 13.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.01    9.94 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.19   clock uncertainty
                          0.00   10.19   clock reconvergence pessimism
                          0.15   10.34   library hold time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                -13.71   data arrival time
-----------------------------------------------------------------------------
                                  3.38   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
     2    0.01    0.07    0.00    5.69 ^ wbs_dat_i[12] (in)
                                         wbs_dat_i[12] (net)
                  0.07    0.00    5.69 ^ input42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.13    0.95    0.83    6.52 ^ input42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         net42 (net)
                  0.96    0.04    6.56 ^ _287_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.39    0.35    6.91 v _287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _135_ (net)
                  0.39    0.00    6.91 v hold90/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.35    3.09   10.00 v hold90/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net303 (net)
                  0.35    0.00   10.00 v hold27/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.46    1.90   11.91 v hold27/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net240 (net)
                  0.46    0.00   11.91 v _288_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.63    0.47   12.37 ^ _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.63    0.00   12.37 ^ hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.29    1.65   14.02 ^ hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.29    0.00   14.02 ^ _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 14.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                          0.07   10.23   library hold time
                                 10.23   data required time
-----------------------------------------------------------------------------
                                 10.23   data required time
                                -14.02   data arrival time
-----------------------------------------------------------------------------
                                  3.79   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
     2    0.01    0.07    0.00    5.69 ^ wbs_dat_i[15] (in)
                                         wbs_dat_i[15] (net)
                  0.07    0.00    5.69 ^ input45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.10    0.72    0.72    6.41 ^ input45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net45 (net)
                  0.72    0.02    6.43 ^ _302_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.52    0.42    6.85 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _147_ (net)
                  0.52    0.00    6.85 v hold84/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.20   10.05 v hold84/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net297 (net)
                  0.41    0.00   10.05 v hold23/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.46    1.93   11.98 v hold23/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net236 (net)
                  0.46    0.00   11.98 v _303_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.60    0.45   12.43 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.60    0.00   12.43 ^ hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.29    1.65   14.08 ^ hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.29    0.00   14.08 ^ _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 14.08   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                          0.12   10.27   library hold time
                                 10.27   data required time
-----------------------------------------------------------------------------
                                 10.27   data required time
                                -14.08   data arrival time
-----------------------------------------------------------------------------
                                  3.81   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[10] (in)
                                         wbs_dat_i[10] (net)
                  0.07    0.00    5.69 v input40/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     2    0.17    0.93    0.88    6.57 v input40/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net40 (net)
                  0.94    0.05    6.62 v _277_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.89    0.91    7.53 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _127_ (net)
                  0.89    0.00    7.53 ^ hold77/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.26    2.91   10.44 ^ hold77/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net290 (net)
                  0.26    0.00   10.44 ^ hold51/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.36    1.65   12.09 ^ hold51/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net264 (net)
                  0.36    0.00   12.09 ^ _278_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.23   12.32 v _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.27    0.00   12.32 v hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.78   14.10 v hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.36    0.00   14.10 v _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 14.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                          0.10   10.25   library hold time
                                 10.25   data required time
-----------------------------------------------------------------------------
                                 10.25   data required time
                                -14.10   data arrival time
-----------------------------------------------------------------------------
                                  3.85   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[11] (in)
                                         wbs_dat_i[11] (net)
                  0.07    0.00    5.69 v input41/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     4    0.17    0.98    0.90    6.59 v input41/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net41 (net)
                  0.98    0.05    6.64 v _284_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.73    0.82    7.46 ^ _284_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _133_ (net)
                  0.73    0.00    7.46 ^ hold79/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.28    2.92   10.38 ^ hold79/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net292 (net)
                  0.28    0.00   10.38 ^ hold15/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.46    1.72   12.10 ^ hold15/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net228 (net)
                  0.46    0.00   12.10 ^ _285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.30    0.26   12.36 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.30    0.00   12.36 v hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.40    1.82   14.18 v hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.40    0.00   14.18 v _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 14.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                          0.13   10.28   library hold time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                -14.18   data arrival time
-----------------------------------------------------------------------------
                                  3.90   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[3] (in)
                                         wbs_dat_i[3] (net)
                  0.07    0.00    5.69 v input48/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.30    1.21    0.90    6.59 v input48/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net48 (net)
                  1.24    0.10    6.69 v _235_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    0.66    0.86    7.55 ^ _235_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         _092_ (net)
                  0.66    0.00    7.55 ^ hold92/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    2.92   10.48 ^ hold92/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net305 (net)
                  0.29    0.00   10.48 ^ hold31/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.49    1.74   12.22 ^ hold31/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net244 (net)
                  0.49    0.00   12.22 ^ _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.27   12.48 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.31    0.00   12.48 v hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.78   14.26 v hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.36    0.00   14.26 v _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 14.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.19   clock uncertainty
                          0.00   10.19   clock reconvergence pessimism
                          0.15   10.34   library hold time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                -14.26   data arrival time
-----------------------------------------------------------------------------
                                  3.93   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.19    5.84 v input external delay
     2    0.01    0.09    0.00    5.84 v wbs_sel_i[1] (in)
                                         wbs_sel_i[1] (net)
                  0.09    0.00    5.84 v input56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.61    0.57    6.41 v input56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net56 (net)
                  0.61    0.00    6.41 v _257_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
     4    0.27    2.02    1.27    7.68 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
                                         _109_ (net)
                  2.04    0.11    7.79 ^ _258_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.92    0.70    8.49 v _258_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.92    0.00    8.49 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.49    0.54    9.03 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _138_ (net)
                  0.49    0.00    9.03 ^ _292_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.38    0.33    9.36 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _139_ (net)
                  0.38    0.00    9.36 v _294_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.54    0.39    9.75 ^ _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.54    0.00    9.75 ^ hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.28    2.91   12.66 ^ hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.28    0.00   12.66 ^ hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.29    1.60   14.26 ^ hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.29    0.00   14.26 ^ _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 14.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                          0.12   10.27   library hold time
                                 10.27   data required time
-----------------------------------------------------------------------------
                                 10.27   data required time
                                -14.26   data arrival time
-----------------------------------------------------------------------------
                                  3.99   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[8] (in)
                                         wbs_dat_i[8] (net)
                  0.07    0.00    5.69 v input53/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     3    0.20    1.09    0.97    6.66 v input53/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net53 (net)
                  1.09    0.05    6.71 v _267_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.82    0.91    7.62 ^ _267_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _119_ (net)
                  0.82    0.00    7.62 ^ hold88/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.30    2.94   10.55 ^ hold88/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net301 (net)
                  0.30    0.00   10.55 ^ hold39/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.64   12.19 ^ hold39/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net252 (net)
                  0.33    0.00   12.19 ^ _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23   12.42 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.26    0.00   12.42 v hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.49    1.90   14.32 v hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.49    0.00   14.32 v _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 14.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.15   clock uncertainty
                          0.00   10.15   clock reconvergence pessimism
                          0.10   10.26   library hold time
                                 10.26   data required time
-----------------------------------------------------------------------------
                                 10.26   data required time
                                -14.32   data arrival time
-----------------------------------------------------------------------------
                                  4.07   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.19    5.84 v input external delay
     2    0.01    0.09    0.00    5.84 v wbs_sel_i[1] (in)
                                         wbs_sel_i[1] (net)
                  0.09    0.00    5.84 v input56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.61    0.57    6.41 v input56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net56 (net)
                  0.61    0.00    6.41 v _257_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
     4    0.27    2.02    1.27    7.68 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
                                         _109_ (net)
                  2.04    0.11    7.79 ^ _258_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.92    0.70    8.49 v _258_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.92    0.00    8.49 v _259_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.89    0.80    9.29 ^ _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.89    0.00    9.29 ^ _260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.19    0.98   10.27 ^ _260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _112_ (net)
                  1.19    0.00   10.27 ^ _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.61    0.51   10.78 v _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _144_ (net)
                  0.61    0.00   10.78 v _300_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.50    0.43   11.21 ^ _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.50    0.00   11.21 ^ hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.31    2.93   14.14 ^ hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.31    0.00   14.14 ^ hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.27    1.59   15.73 ^ hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.27    0.00   15.73 ^ _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 15.73   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25   10.19   clock uncertainty
                          0.00   10.19   clock reconvergence pessimism
                          0.12   10.31   library hold time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                -15.73   data arrival time
-----------------------------------------------------------------------------
                                  5.42   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49    8.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    8.57 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.48    1.37    9.94 v _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.48    0.00    9.94 v _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.47    0.71   10.66 v _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.47    0.00   10.66 v output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.63   11.29 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.45    0.00   11.29 v la_data_out[10] (out)
                                 11.29   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                  5.47   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52    8.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    8.60 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    0.95    1.87   10.47 v _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  0.95    0.00   10.47 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.61    0.76   11.23 v _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.61    0.00   11.23 v output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.67   11.90 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.45    0.00   11.90 v la_data_out[14] (out)
                                 11.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -11.90   data arrival time
-----------------------------------------------------------------------------
                                  6.08   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49    8.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    8.57 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    0.88    1.82   10.39 v _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  0.88    0.00   10.39 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.54    0.88   11.27 v _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.54    0.00   11.27 v output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.65   11.92 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.45    0.00   11.93 v la_data_out[15] (out)
                                 11.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                  6.11   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.50    1.59   10.17 v _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.50    0.02   10.19 v output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.64   10.83 v output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.45    0.00   10.83 v wbs_dat_o[2] (out)
                                 10.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                  6.14   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49    8.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    8.57 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    1.12    1.95   10.52 v _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  1.12    0.00   10.52 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.60    0.77   11.29 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.60    0.00   11.29 v output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.67   11.96 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.45    0.00   11.96 v la_data_out[13] (out)
                                 11.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -11.96   data arrival time
-----------------------------------------------------------------------------
                                  6.14   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.47    1.58   10.19 v _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.47    0.02   10.21 v output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.63   10.83 v output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.45    0.00   10.84 v wbs_dat_o[6] (out)
                                 10.84   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                  6.15   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.56    1.62   10.20 v _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.56    0.03   10.23 v output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.66   10.88 v output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.45    0.00   10.89 v wbs_dat_o[10] (out)
                                 10.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -10.89   data arrival time
-----------------------------------------------------------------------------
                                  6.20   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.52    1.61   10.22 v _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.52    0.02   10.25 v output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.64   10.89 v output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.45    0.00   10.89 v wbs_dat_o[3] (out)
                                 10.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -10.89   data arrival time
-----------------------------------------------------------------------------
                                  6.20   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49    8.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    8.57 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    1.09    1.93   10.50 v _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  1.09    0.00   10.51 v _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.71    0.84   11.35 v _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.71    0.00   11.35 v output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.69   12.04 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.45    0.00   12.05 v la_data_out[11] (out)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  6.23   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52    8.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    8.60 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    1.07    1.95   10.54 v _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  1.07    0.01   10.55 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.45    0.87   11.42 v _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.45    0.00   11.42 v output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.62   12.05 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.45    0.00   12.05 v la_data_out[1] (out)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  6.23   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.62    1.66   10.24 v _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.63    0.03   10.27 v output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.67   10.95 v output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.45    0.00   10.95 v wbs_dat_o[4] (out)
                                 10.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -10.95   data arrival time
-----------------------------------------------------------------------------
                                  6.26   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52    8.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    8.60 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.18    0.76    1.76   10.36 v _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  0.76    0.00   10.36 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.10    0.85    0.97   11.33 v _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.01   11.35 v output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.73   12.08 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.45    0.00   12.08 v la_data_out[0] (out)
                                 12.08   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -12.08   data arrival time
-----------------------------------------------------------------------------
                                  6.26   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49    8.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    8.57 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.33    1.34    2.06   10.62 v _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  1.34    0.00   10.63 v _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.65    0.84   11.47 v _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.65    0.00   11.47 v output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.68   12.15 v output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.45    0.00   12.15 v la_data_out[8] (out)
                                 12.15   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -12.15   data arrival time
-----------------------------------------------------------------------------
                                  6.33   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.79    1.68   10.29 v _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.79    0.02   10.30 v output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.72   11.02 v output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.45    0.00   11.02 v wbs_dat_o[11] (out)
                                 11.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.02   data arrival time
-----------------------------------------------------------------------------
                                  6.33   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.80    1.69   10.30 v _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  0.80    0.01   10.31 v output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.72   11.03 v output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.45    0.00   11.03 v wbs_dat_o[14] (out)
                                 11.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.03   data arrival time
-----------------------------------------------------------------------------
                                  6.34   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.89    1.73   10.31 v _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.89    0.01   10.33 v output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.74   11.06 v output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.45    0.00   11.07 v wbs_dat_o[9] (out)
                                 11.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.07   data arrival time
-----------------------------------------------------------------------------
                                  6.38   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.86    1.72   10.33 v _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  0.86    0.01   10.35 v output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.73   11.08 v output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.45    0.00   11.08 v wbs_dat_o[15] (out)
                                 11.08   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.08   data arrival time
-----------------------------------------------------------------------------
                                  6.39   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.76    1.75   10.36 v _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.77    0.05   10.41 v output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.71   11.12 v output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.45    0.00   11.12 v wbs_dat_o[1] (out)
                                 11.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.12   data arrival time
-----------------------------------------------------------------------------
                                  6.43   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.79    1.77   10.37 v _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.80    0.05   10.42 v output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.72   11.14 v output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.45    0.00   11.14 v wbs_dat_o[8] (out)
                                 11.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.14   data arrival time
-----------------------------------------------------------------------------
                                  6.45   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    0.83    1.78   10.39 v _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.84    0.06   10.45 v output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.73   11.18 v output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.45    0.00   11.18 v wbs_dat_o[0] (out)
                                 11.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.98    1.80   10.41 v _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.98    0.02   10.43 v output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.46    0.76   11.19 v output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.46    0.00   11.20 v wbs_dat_o[7] (out)
                                 11.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                  6.51   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.10    1.86   10.44 v _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  1.10    0.02   10.46 v output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.46    0.80   11.26 v output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.46    0.00   11.26 v wbs_dat_o[13] (out)
                                 11.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.09    1.87   10.47 v _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  1.09    0.02   10.50 v output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.46    0.79   11.29 v output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.46    0.00   11.29 v wbs_dat_o[12] (out)
                                 11.29   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                  6.60   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50    8.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    8.58 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    1.25    1.95   10.52 v _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  1.26    0.03   10.56 v output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.46    0.83   11.38 v output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.46    0.00   11.39 v wbs_dat_o[5] (out)
                                 11.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.39   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49    8.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    8.57 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.42    1.33    9.90 v _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.42    0.00    9.90 v fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.48    0.61   10.51 v fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.48    0.00   10.52 v fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.61    0.67   11.19 v fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.61    0.00   11.19 v _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.59    0.67   11.86 v _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.59    0.00   11.86 v output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.66   12.52 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.45    0.00   12.53 v la_data_out[12] (out)
                                 12.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -12.53   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54    8.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    8.61 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.28    1.14    1.98   10.59 v _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  1.15    0.07   10.66 v output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.46    0.80   11.46 v output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.46    0.00   11.46 v wbs_ack_o (out)
                                 11.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.37    4.45   output external delay
                                  4.45   data required time
-----------------------------------------------------------------------------
                                  4.45   data required time
                                -11.46   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52    8.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    8.60 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.22    0.93    1.84   10.44 v _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  0.93    0.00   10.45 v fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    1.01    1.13   11.58 v fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  1.01    0.02   11.60 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.59    0.76   12.36 v _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.59    0.00   12.36 v output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.66   13.02 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.45    0.00   13.02 v la_data_out[3] (out)
                                 13.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.02   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49    8.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    8.57 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.29    1.16    1.96   10.53 v _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  1.16    0.00   10.53 v fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    0.80    1.05   11.58 v fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  0.80    0.00   11.58 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.70    0.79   12.36 v _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.70    0.00   12.37 v output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.46    0.70   13.06 v output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.46    0.00   13.07 v la_data_out[9] (out)
                                 13.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52    8.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    8.60 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.47    1.38    9.98 v _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.47    0.00    9.98 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.22    0.48    0.63   10.61 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.48    0.00   10.61 v fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.13    1.08    1.03   11.64 v fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  1.08    0.02   11.66 v _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.65    0.80   12.47 v _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.65    0.00   12.47 v output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.68   13.15 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.45    0.00   13.15 v la_data_out[2] (out)
                                 13.15   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.15   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52    8.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    8.60 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.26    1.07    1.92   10.52 v _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  1.07    0.00   10.52 v fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    1.06    1.19   11.71 v fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  1.06    0.02   11.73 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.59    0.77   12.50 v _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.59    0.00   12.50 v output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.66   13.16 v output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.45    0.00   13.17 v la_data_out[5] (out)
                                 13.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.17   data arrival time
-----------------------------------------------------------------------------
                                  7.35   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52    8.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    8.60 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.32    1.31    2.05   10.65 v _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  1.31    0.00   10.65 v fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.22    0.91    1.11   11.76 v fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  0.92    0.02   11.78 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.61    0.75   12.54 v _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.61    0.00   12.54 v output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.67   13.20 v output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.45    0.00   13.21 v la_data_out[7] (out)
                                 13.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.21   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52    8.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    8.60 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.41    1.34    9.94 v _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.41    0.00    9.94 v fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.24    0.51    0.62   10.55 v fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.51    0.00   10.56 v fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.49    0.60   11.16 v fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.49    0.00   11.16 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.15    1.09    1.07   12.23 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  1.09    0.02   12.24 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.79   13.03 v _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.62    0.00   13.03 v output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.67   13.71 v output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.45    0.00   13.71 v la_data_out[4] (out)
                                 13.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.71   data arrival time
-----------------------------------------------------------------------------
                                  7.89   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50    5.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00    5.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90    7.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    7.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89    8.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    8.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52    8.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    8.60 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.39    1.32    9.92 v _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.39    0.00    9.92 v fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.28    0.67    0.76   10.68 v fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.67    0.00   10.68 v fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    0.69    0.91   11.60 v fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  0.69    0.00   11.60 v fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.17    0.95    1.09   12.68 v fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  0.95    0.02   12.70 v _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.60    0.74   13.45 v _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.60    0.00   13.45 v output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.45    0.67   14.11 v output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.45    0.00   14.12 v la_data_out[6] (out)
                                 14.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -14.12   data arrival time
-----------------------------------------------------------------------------
                                  8.30   slack (MET)



worst slack corner Slowest: 0.8565
======================= Typical Corner ===================================

Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
     2    0.01    0.07    0.00    5.69 ^ wbs_dat_i[7] (in)
                                         wbs_dat_i[7] (net)
                  0.07    0.00    5.69 ^ input52/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.19    0.78    0.51    6.20 ^ input52/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net52 (net)
                  0.79    0.05    6.25 ^ _254_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.22    0.19    6.44 v _254_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _107_ (net)
                  0.22    0.00    6.44 v hold47/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.28    1.03    7.47 v hold47/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net260 (net)
                  0.28    0.00    7.47 v _255_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.28    7.76 ^ _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.39    0.00    7.76 ^ hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.18    0.87    8.63 ^ hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.18    0.00    8.63 ^ _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.01    8.14 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.39   clock uncertainty
                          0.00    8.39   clock reconvergence pessimism
                          0.07    8.46   library hold time
                                  8.46   data required time
-----------------------------------------------------------------------------
                                  8.46   data required time
                                 -8.63   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[6] (in)
                                         wbs_dat_i[6] (net)
                  0.07    0.00    5.69 v input51/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.27    0.65    0.48    6.17 v input51/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net51 (net)
                  0.70    0.09    6.26 v _250_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.41    0.46    6.72 ^ _250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _104_ (net)
                  0.41    0.00    6.72 ^ hold63/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.20    0.88    7.60 ^ hold63/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net276 (net)
                  0.20    0.00    7.60 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.13    7.73 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.15    0.00    7.73 v hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    0.92    8.65 v hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.19    0.00    8.65 v _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.01    8.14 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    8.39   clock uncertainty
                          0.00    8.39   clock reconvergence pessimism
                          0.07    8.46   library hold time
                                  8.46   data required time
-----------------------------------------------------------------------------
                                  8.46   data required time
                                 -8.65   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[2] (in)
                                         wbs_dat_i[2] (net)
                  0.07    0.00    5.69 v input47/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.26    0.62    0.45    6.14 v input47/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net47 (net)
                  0.68    0.10    6.24 v _231_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.46    0.50    6.74 ^ _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _089_ (net)
                  0.46    0.00    6.74 ^ hold55/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.23    0.91    7.65 ^ hold55/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net268 (net)
                  0.23    0.00    7.65 ^ _232_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.22    0.18    7.83 v _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.22    0.00    7.83 v hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.23    0.99    8.82 v hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.23    0.00    8.82 v _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    8.39   clock uncertainty
                          0.00    8.39   clock reconvergence pessimism
                          0.06    8.44   library hold time
                                  8.44   data required time
-----------------------------------------------------------------------------
                                  8.44   data required time
                                 -8.82   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.19    5.84 v input external delay
     2    0.01    0.09    0.00    5.84 v wbs_sel_i[1] (in)
                                         wbs_sel_i[1] (net)
                  0.09    0.00    5.84 v input56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.34    0.33    6.17 v input56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net56 (net)
                  0.34    0.00    6.17 v _257_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
     4    0.27    1.16    0.70    6.87 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
                                         _109_ (net)
                  1.20    0.11    6.98 ^ _258_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.51    0.38    7.37 v _258_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.51    0.00    7.37 v _259_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.52    0.44    7.81 ^ _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.52    0.00    7.81 ^ _271_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.01    0.28    0.21    8.02 v _271_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         _122_ (net)
                  0.28    0.00    8.02 v _273_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.27    0.22    8.24 ^ _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.27    0.00    8.24 ^ hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.84    9.08 ^ hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.15    0.00    9.08 ^ _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  9.08   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.37   clock uncertainty
                          0.00    8.37   clock reconvergence pessimism
                          0.07    8.44   library hold time
                                  8.44   data required time
-----------------------------------------------------------------------------
                                  8.44   data required time
                                 -9.08   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.95 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.33    0.88    7.83 v _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.33    0.00    7.83 v _327_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.22    8.05 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _161_ (net)
                  0.27    0.00    8.05 ^ _328_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.20    0.17    8.22 v _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.20    0.00    8.22 v _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.37   clock uncertainty
                         -1.17    7.20   clock reconvergence pessimism
                          0.09    7.29   library hold time
                                  7.29   data required time
-----------------------------------------------------------------------------
                                  7.29   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                  0.92   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.46    0.92    7.89 v _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.46    0.00    7.89 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.28    0.27    8.16 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.28    0.00    8.16 ^ _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.15    8.31 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.19    0.00    8.31 v _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.31   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    8.39   clock uncertainty
                         -1.17    7.22   clock reconvergence pessimism
                          0.09    7.31   library hold time
                                  7.31   data required time
-----------------------------------------------------------------------------
                                  7.31   data required time
                                 -8.31   data arrival time
-----------------------------------------------------------------------------
                                  1.01   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.27    0.85    7.83 v _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.27    0.00    7.83 v _319_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.36    8.19 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.12    0.00    8.19 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    8.37 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.10    0.00    8.37 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.39   clock uncertainty
                         -1.17    7.22   clock reconvergence pessimism
                          0.12    7.34   library hold time
                                  7.34   data required time
-----------------------------------------------------------------------------
                                  7.34   data required time
                                 -8.37   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    0.48    0.96    7.93 v _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.48    0.00    7.93 v _305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.26    8.19 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _149_ (net)
                  0.27    0.00    8.19 ^ _306_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.16    8.35 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.19    0.00    8.35 v _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.39   clock uncertainty
                         -1.17    7.22   clock reconvergence pessimism
                          0.09    7.32   library hold time
                                  7.32   data required time
-----------------------------------------------------------------------------
                                  7.32   data required time
                                 -8.35   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.95 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.29    0.86    7.81 v _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.29    0.00    7.81 v _310_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.36    8.17 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.12    0.00    8.17 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    8.35 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.10    0.00    8.35 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.37   clock uncertainty
                         -1.17    7.20   clock reconvergence pessimism
                          0.11    7.32   library hold time
                                  7.32   data required time
-----------------------------------------------------------------------------
                                  7.32   data required time
                                 -8.35   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.47    0.92    7.90 v _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  0.47    0.00    7.90 v _338_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.33    0.28    8.18 ^ _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _168_ (net)
                  0.33    0.00    8.18 ^ _339_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.17    8.35 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.19    0.00    8.35 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    8.39   clock uncertainty
                         -1.17    7.22   clock reconvergence pessimism
                          0.08    7.31   library hold time
                                  7.31   data required time
-----------------------------------------------------------------------------
                                  7.31   data required time
                                 -8.35   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.46    0.95    7.92 v _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.46    0.00    7.92 v _323_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.25    8.18 ^ _323_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _159_ (net)
                  0.27    0.00    8.18 ^ _324_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.21    0.18    8.35 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.21    0.00    8.35 v _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.39   clock uncertainty
                         -1.17    7.22   clock reconvergence pessimism
                          0.09    7.31   library hold time
                                  7.31   data required time
-----------------------------------------------------------------------------
                                  7.31   data required time
                                 -8.35   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.30    0.87    7.84 v _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.30    0.00    7.84 v _312_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.37    8.21 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.12    0.00    8.21 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    8.40 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.11    0.00    8.40 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.39   clock uncertainty
                         -1.17    7.22   clock reconvergence pessimism
                          0.12    7.34   library hold time
                                  7.34   data required time
-----------------------------------------------------------------------------
                                  7.34   data required time
                                 -8.40   data arrival time
-----------------------------------------------------------------------------
                                  1.06   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.96 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.36    0.90    7.85 v _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.36    0.00    7.86 v _314_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.38    8.23 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.12    0.00    8.23 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    8.41 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.10    0.00    8.41 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.37   clock uncertainty
                         -1.17    7.21   clock reconvergence pessimism
                          0.11    7.32   library hold time
                                  7.32   data required time
-----------------------------------------------------------------------------
                                  7.32   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                  1.09   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.44    0.94    7.92 v _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.44    0.00    7.92 v _308_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.39    8.31 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.12    0.00    8.31 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    8.49 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.10    0.00    8.49 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  8.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.39   clock uncertainty
                         -1.17    7.22   clock reconvergence pessimism
                          0.12    7.34   library hold time
                                  7.34   data required time
-----------------------------------------------------------------------------
                                  7.34   data required time
                                 -8.49   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    0.64    1.03    8.00 v _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  0.64    0.00    8.00 v _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.31    0.30    8.30 ^ _334_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _166_ (net)
                  0.31    0.00    8.30 ^ _335_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.17    8.47 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.15    0.00    8.47 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    8.39   clock uncertainty
                         -1.17    7.22   clock reconvergence pessimism
                          0.10    7.32   library hold time
                                  7.32   data required time
-----------------------------------------------------------------------------
                                  7.32   data required time
                                 -8.47   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.95 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    0.65    1.03    7.98 v _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  0.65    0.00    7.98 v _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.30    0.30    8.28 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _167_ (net)
                  0.30    0.00    8.28 ^ _337_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.16    8.44 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.19    0.00    8.44 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    8.37   clock uncertainty
                         -1.17    7.20   clock reconvergence pessimism
                          0.08    7.29   library hold time
                                  7.29   data required time
-----------------------------------------------------------------------------
                                  7.29   data required time
                                 -8.44   data arrival time
-----------------------------------------------------------------------------
                                  1.16   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.50    0.95    7.92 v _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  0.50    0.00    7.92 v _340_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.41    8.33 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.12    0.00    8.33 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    8.51 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.10    0.00    8.51 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.51   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    8.39   clock uncertainty
                         -1.17    7.22   clock reconvergence pessimism
                          0.11    7.33   library hold time
                                  7.33   data required time
-----------------------------------------------------------------------------
                                  7.33   data required time
                                 -8.51   data arrival time
-----------------------------------------------------------------------------
                                  1.18   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.96 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.52    0.95    7.91 v _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.52    0.00    7.91 v _325_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.41    8.32 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.12    0.00    8.32 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    8.51 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.11    0.00    8.51 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.51   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    8.37   clock uncertainty
                         -1.17    7.21   clock reconvergence pessimism
                          0.10    7.31   library hold time
                                  7.31   data required time
-----------------------------------------------------------------------------
                                  7.31   data required time
                                 -8.51   data arrival time
-----------------------------------------------------------------------------
                                  1.21   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.58    0.99    7.96 v _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.58    0.00    7.96 v _321_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.43    8.40 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.13    0.00    8.40 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.20    8.60 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.12    0.00    8.60 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    8.39   clock uncertainty
                         -1.17    7.22   clock reconvergence pessimism
                          0.10    7.33   library hold time
                                  7.33   data required time
-----------------------------------------------------------------------------
                                  7.33   data required time
                                 -8.60   data arrival time
-----------------------------------------------------------------------------
                                  1.27   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.96 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    0.74    1.07    8.03 v _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  0.74    0.00    8.03 v _317_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.45    8.49 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.12    0.00    8.49 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.18    8.66 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.10    0.00    8.66 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.25    8.37   clock uncertainty
                         -1.17    7.21   clock reconvergence pessimism
                          0.10    7.31   library hold time
                                  7.31   data required time
-----------------------------------------------------------------------------
                                  7.31   data required time
                                 -8.66   data arrival time
-----------------------------------------------------------------------------
                                  1.36   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[1] (in)
                                         wbs_dat_i[1] (net)
                  0.07    0.00    5.69 v input46/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.13    0.33    0.33    6.02 v input46/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net46 (net)
                  0.34    0.03    6.05 v _227_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.40    0.40    6.46 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _086_ (net)
                  0.40    0.00    6.46 ^ hold98/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.15    1.49    7.95 ^ hold98/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net311 (net)
                  0.15    0.00    7.95 ^ hold35/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.20    0.86    8.81 ^ hold35/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net248 (net)
                  0.20    0.00    8.81 ^ _228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.13    8.94 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.16    0.00    8.94 v hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.18    0.91    9.85 v hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.18    0.00    9.85 v _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  9.85   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.39   clock uncertainty
                          0.00    8.39   clock reconvergence pessimism
                          0.09    8.48   library hold time
                                  8.48   data required time
-----------------------------------------------------------------------------
                                  8.48   data required time
                                 -9.85   data arrival time
-----------------------------------------------------------------------------
                                  1.37   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[0] (in)
                                         wbs_dat_i[0] (net)
                  0.07    0.00    5.69 v input39/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.16    0.38    0.34    6.03 v input39/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net39 (net)
                  0.42    0.06    6.09 v _222_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.38    0.36    6.45 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _082_ (net)
                  0.38    0.00    6.45 ^ hold86/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.16    1.50    7.95 ^ hold86/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net299 (net)
                  0.16    0.00    7.95 ^ hold19/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.19    0.85    8.80 ^ hold19/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net232 (net)
                  0.19    0.00    8.80 ^ _223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.17    0.14    8.95 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.17    0.00    8.95 v hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    0.93    9.88 v hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.20    0.00    9.88 v _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  9.88   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.13 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.38   clock uncertainty
                          0.00    8.38   clock reconvergence pessimism
                          0.09    8.47   library hold time
                                  8.47   data required time
-----------------------------------------------------------------------------
                                  8.47   data required time
                                 -9.88   data arrival time
-----------------------------------------------------------------------------
                                  1.40   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[4] (in)
                                         wbs_dat_i[4] (net)
                  0.07    0.00    5.69 v input49/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.15    0.37    0.34    6.03 v input49/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net49 (net)
                  0.40    0.05    6.08 v _241_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    0.30    0.36    6.44 ^ _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         _097_ (net)
                  0.30    0.00    6.44 ^ hold94/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.15    1.49    7.93 ^ hold94/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net307 (net)
                  0.15    0.00    7.93 ^ hold59/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.23    0.88    8.81 ^ hold59/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net272 (net)
                  0.23    0.00    8.81 ^ _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.13    8.94 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.15    0.00    8.94 v hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.21    0.94    9.88 v hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.21    0.00    9.88 v _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  9.88   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    8.39   clock uncertainty
                          0.00    8.39   clock reconvergence pessimism
                          0.07    8.45   library hold time
                                  8.45   data required time
-----------------------------------------------------------------------------
                                  8.45   data required time
                                 -9.88   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[5] (in)
                                         wbs_dat_i[5] (net)
                  0.07    0.00    5.69 v input50/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.13    0.33    0.33    6.02 v input50/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net50 (net)
                  0.35    0.03    6.06 v _247_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.41    0.42    6.48 ^ _247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _102_ (net)
                  0.41    0.00    6.48 ^ hold96/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.17    1.51    7.99 ^ hold96/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net309 (net)
                  0.17    0.00    7.99 ^ hold43/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.22    0.87    8.86 ^ hold43/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net256 (net)
                  0.22    0.00    8.86 ^ _248_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.14    0.12    8.98 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.14    0.00    8.98 v hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    0.92    9.90 v hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.20    0.00    9.90 v _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  9.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.39   clock uncertainty
                          0.00    8.39   clock reconvergence pessimism
                          0.09    8.48   library hold time
                                  8.48   data required time
-----------------------------------------------------------------------------
                                  8.48   data required time
                                 -9.90   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
     2    0.01    0.07    0.00    5.69 ^ wbs_dat_i[12] (in)
                                         wbs_dat_i[12] (net)
                  0.07    0.00    5.69 ^ input42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.13    0.55    0.47    6.16 ^ input42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         net42 (net)
                  0.56    0.04    6.20 ^ _287_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.21    0.18    6.39 v _287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _135_ (net)
                  0.21    0.00    6.39 v hold90/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.19    1.59    7.98 v hold90/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net303 (net)
                  0.19    0.00    7.98 v hold27/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.25    0.99    8.97 v hold27/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net240 (net)
                  0.25    0.00    8.97 v _288_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.25    9.22 ^ _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.34    0.00    9.22 ^ hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.85   10.07 ^ hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.16    0.00   10.07 ^ _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 10.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    8.37   clock uncertainty
                          0.00    8.37   clock reconvergence pessimism
                          0.04    8.41   library hold time
                                  8.41   data required time
-----------------------------------------------------------------------------
                                  8.41   data required time
                                -10.07   data arrival time
-----------------------------------------------------------------------------
                                  1.66   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[15] (in)
                                         wbs_dat_i[15] (net)
                  0.07    0.00    5.69 v input45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.10    0.42    0.42    6.11 v input45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net45 (net)
                  0.42    0.02    6.13 v _302_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.48    0.47    6.61 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _147_ (net)
                  0.48    0.00    6.61 ^ hold84/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.19    1.52    8.13 ^ hold84/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net297 (net)
                  0.19    0.00    8.13 ^ hold23/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.23    0.89    9.02 ^ hold23/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net236 (net)
                  0.23    0.00    9.02 ^ _303_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.19    0.16    9.17 v _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.19    0.00    9.17 v hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    0.94   10.12 v hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.20    0.00   10.12 v _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 10.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.11 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.36   clock uncertainty
                          0.00    8.36   clock reconvergence pessimism
                          0.09    8.45   library hold time
                                  8.45   data required time
-----------------------------------------------------------------------------
                                  8.45   data required time
                                -10.12   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[10] (in)
                                         wbs_dat_i[10] (net)
                  0.07    0.00    5.69 v input40/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     2    0.17    0.55    0.51    6.20 v input40/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net40 (net)
                  0.57    0.05    6.24 v _277_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.49    0.48    6.72 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _127_ (net)
                  0.49    0.00    6.72 ^ hold77/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.14    1.49    8.21 ^ hold77/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net290 (net)
                  0.14    0.00    8.21 ^ hold51/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.20    0.86    9.07 ^ hold51/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net264 (net)
                  0.20    0.00    9.07 ^ _278_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.13    9.20 v _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.15    0.00    9.20 v hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    0.93   10.13 v hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.20    0.00   10.13 v _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 10.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    8.37   clock uncertainty
                          0.00    8.37   clock reconvergence pessimism
                          0.06    8.43   library hold time
                                  8.43   data required time
-----------------------------------------------------------------------------
                                  8.43   data required time
                                -10.13   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[11] (in)
                                         wbs_dat_i[11] (net)
                  0.07    0.00    5.69 v input41/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     4    0.17    0.58    0.52    6.21 v input41/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net41 (net)
                  0.59    0.05    6.25 v _284_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    0.40    0.44    6.69 ^ _284_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _133_ (net)
                  0.40    0.00    6.69 ^ hold79/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.15    1.49    8.18 ^ hold79/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net292 (net)
                  0.15    0.00    8.18 ^ hold15/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.26    0.90    9.08 ^ hold15/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net228 (net)
                  0.26    0.00    9.08 ^ _285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.14    9.22 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.17    0.00    9.22 v hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.22    0.95   10.18 v hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.22    0.00   10.18 v _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 10.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.37   clock uncertainty
                          0.00    8.37   clock reconvergence pessimism
                          0.08    8.45   library hold time
                                  8.45   data required time
-----------------------------------------------------------------------------
                                  8.45   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                  1.73   slack (MET)


Startpoint: la_data_in[63] (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
     2    0.01    0.07    0.00    4.83 ^ la_data_in[63] (in)
                                         la_data_in[63] (net)
                  0.07    0.00    4.83 ^ hold65/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.24    0.87    5.70 ^ hold65/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net278 (net)
                  0.24    0.00    5.70 ^ input18/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.13    0.55    0.42    6.13 ^ input18/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net18 (net)
                  0.56    0.03    6.16 ^ hold66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.20    0.81    0.70    6.86 ^ hold66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net279 (net)
                  0.82    0.05    6.91 ^ _170_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.12    0.31    7.22 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.12    0.00    7.22 ^ hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.35    1.59    8.81 ^ hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.35    0.00    8.81 ^ _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.41    0.32    9.13 v _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.41    0.00    9.14 v _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.54    9.68 v _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00    9.68 v _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.51   10.19 v _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.35    0.00   10.19 v _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 10.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.39   clock uncertainty
                          0.00    8.39   clock reconvergence pessimism
                          0.05    8.44   library hold time
                                  8.44   data required time
-----------------------------------------------------------------------------
                                  8.44   data required time
                                -10.19   data arrival time
-----------------------------------------------------------------------------
                                  1.75   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[3] (in)
                                         wbs_dat_i[3] (net)
                  0.07    0.00    5.69 v input48/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.30    0.71    0.51    6.20 v input48/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net48 (net)
                  0.76    0.10    6.30 v _235_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    0.36    0.46    6.76 ^ _235_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         _092_ (net)
                  0.36    0.00    6.76 ^ hold92/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.16    1.50    8.26 ^ hold92/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net305 (net)
                  0.16    0.00    8.26 ^ hold31/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.27    0.91    9.17 ^ hold31/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net244 (net)
                  0.27    0.00    9.17 ^ _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.18    0.15    9.31 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.18    0.00    9.31 v hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    0.93   10.24 v hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.19    0.00   10.24 v _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 10.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.13 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.38   clock uncertainty
                          0.00    8.38   clock reconvergence pessimism
                          0.09    8.48   library hold time
                                  8.48   data required time
-----------------------------------------------------------------------------
                                  8.48   data required time
                                -10.24   data arrival time
-----------------------------------------------------------------------------
                                  1.77   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 v input external delay
     2    0.01    0.07    0.00    5.69 v wbs_dat_i[8] (in)
                                         wbs_dat_i[8] (net)
                  0.07    0.00    5.69 v input53/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     3    0.20    0.64    0.56    6.25 v input53/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net53 (net)
                  0.66    0.05    6.30 v _267_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    0.45    0.48    6.78 ^ _267_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _119_ (net)
                  0.45    0.00    6.78 ^ hold88/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.16    1.50    8.29 ^ hold88/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net301 (net)
                  0.16    0.00    8.29 ^ hold39/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.18    0.85    9.14 ^ hold39/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net252 (net)
                  0.18    0.00    9.14 ^ _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.13    9.26 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.15    0.00    9.26 v hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.27    1.00   10.26 v hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.27    0.00   10.26 v _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 10.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.37   clock uncertainty
                          0.00    8.37   clock reconvergence pessimism
                          0.07    8.43   library hold time
                                  8.43   data required time
-----------------------------------------------------------------------------
                                  8.43   data required time
                                -10.26   data arrival time
-----------------------------------------------------------------------------
                                  1.83   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.19    5.84 v input external delay
     2    0.01    0.09    0.00    5.84 v wbs_sel_i[1] (in)
                                         wbs_sel_i[1] (net)
                  0.09    0.00    5.84 v input56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.34    0.33    6.17 v input56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net56 (net)
                  0.34    0.00    6.17 v _257_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
     4    0.27    1.16    0.70    6.87 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
                                         _109_ (net)
                  1.20    0.11    6.98 ^ _258_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.51    0.38    7.37 v _258_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.51    0.00    7.37 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.27    0.29    7.66 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _138_ (net)
                  0.27    0.00    7.66 ^ _292_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.21    0.18    7.83 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _139_ (net)
                  0.21    0.00    7.84 v _294_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.30    0.21    8.05 ^ _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.30    0.00    8.05 ^ hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.15    1.49    9.54 ^ hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.15    0.00    9.54 ^ hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.83   10.37 ^ hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.16    0.00   10.37 ^ _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 10.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.11 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.36   clock uncertainty
                          0.00    8.36   clock reconvergence pessimism
                          0.07    8.43   library hold time
                                  8.43   data required time
-----------------------------------------------------------------------------
                                  8.43   data required time
                                -10.37   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27    6.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    6.95 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.28    0.75    7.70 v _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.28    0.00    7.70 v _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.27    0.40    8.10 v _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.27    0.00    8.10 v output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.36    8.46 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.26    0.00    8.46 v la_data_out[10] (out)
                                  8.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -8.46   data arrival time
-----------------------------------------------------------------------------
                                  2.64   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.19    5.84 v input external delay
     2    0.01    0.09    0.00    5.84 v wbs_sel_i[1] (in)
                                         wbs_sel_i[1] (net)
                  0.09    0.00    5.84 v input56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.34    0.33    6.17 v input56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net56 (net)
                  0.34    0.00    6.17 v _257_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
     4    0.27    1.16    0.70    6.87 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_4)
                                         _109_ (net)
                  1.20    0.11    6.98 ^ _258_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.51    0.38    7.37 v _258_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.51    0.00    7.37 v _259_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.52    0.44    7.81 ^ _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.52    0.00    7.81 ^ _260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.69    0.55    8.36 ^ _260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _112_ (net)
                  0.69    0.00    8.36 ^ _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.33    0.27    8.64 v _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _144_ (net)
                  0.33    0.00    8.64 v _300_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.27    0.23    8.87 ^ _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.27    0.00    8.87 ^ hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.17    1.50   10.37 ^ hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.17    0.00   10.37 ^ hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.14    0.83   11.19 ^ hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.14    0.00   11.19 ^ _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 11.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.13 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.25    8.38   clock uncertainty
                          0.00    8.38   clock reconvergence pessimism
                          0.08    8.46   library hold time
                                  8.46   data required time
-----------------------------------------------------------------------------
                                  8.46   data required time
                                -11.19   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29    6.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    6.97 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.22    0.56    1.02    7.98 v _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  0.56    0.00    7.98 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.43    8.41 v _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.35    0.00    8.41 v output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.38    8.79 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.26    0.00    8.79 v la_data_out[14] (out)
                                  8.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -8.79   data arrival time
-----------------------------------------------------------------------------
                                  2.97   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27    6.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    6.95 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    0.52    0.99    7.94 v _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  0.52    0.00    7.94 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.31    0.50    8.44 v _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.31    0.00    8.44 v output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.37    8.81 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.26    0.00    8.82 v la_data_out[15] (out)
                                  8.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -8.82   data arrival time
-----------------------------------------------------------------------------
                                  3.00   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27    6.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    6.95 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    0.66    1.06    8.01 v _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  0.66    0.00    8.01 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.33    0.43    8.44 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.33    0.00    8.44 v output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.38    8.82 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.26    0.00    8.82 v la_data_out[13] (out)
                                  8.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -8.82   data arrival time
-----------------------------------------------------------------------------
                                  3.00   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27    6.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    6.95 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    0.64    1.05    8.00 v _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  0.64    0.00    8.00 v _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.40    0.47    8.48 v _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.40    0.00    8.48 v output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.40    8.87 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.27    0.00    8.87 v la_data_out[11] (out)
                                  8.87   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -8.87   data arrival time
-----------------------------------------------------------------------------
                                  3.05   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29    6.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    6.97 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    0.63    1.07    8.03 v _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  0.63    0.01    8.04 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.26    0.49    8.53 v _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.26    0.00    8.53 v output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.36    8.89 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.26    0.00    8.89 v la_data_out[1] (out)
                                  8.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -8.89   data arrival time
-----------------------------------------------------------------------------
                                  3.07   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27    6.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    6.95 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.33    0.78    1.11    8.06 v _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  0.78    0.00    8.06 v _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.47    8.53 v _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.37    0.00    8.53 v output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.39    8.92 v output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.26    0.00    8.92 v la_data_out[8] (out)
                                  8.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -8.92   data arrival time
-----------------------------------------------------------------------------
                                  3.10   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29    6.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    6.97 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.17    0.44    0.96    7.92 v _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  0.44    0.00    7.92 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.10    0.51    0.56    8.48 v _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.51    0.01    8.50 v output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.42    8.92 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.27    0.00    8.92 v la_data_out[0] (out)
                                  8.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -8.92   data arrival time
-----------------------------------------------------------------------------
                                  3.10   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27    6.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    6.95 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.72    7.67 v _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.24    0.00    7.67 v fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.27    0.33    8.01 v fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.27    0.00    8.01 v fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.35    0.38    8.39 v fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.35    0.00    8.39 v _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.38    8.76 v _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.32    0.00    8.76 v output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.37    9.14 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.26    0.00    9.14 v la_data_out[12] (out)
                                  9.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -9.14   data arrival time
-----------------------------------------------------------------------------
                                  3.32   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.95 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.29    0.86    7.81 v _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.29    0.02    7.83 v output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.37    8.20 v output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.26    0.00    8.20 v wbs_dat_o[2] (out)
                                  8.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.20   data arrival time
-----------------------------------------------------------------------------
                                  3.51   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.27    0.85    7.83 v _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.27    0.02    7.84 v output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.36    8.20 v output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.26    0.00    8.20 v wbs_dat_o[6] (out)
                                  8.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.20   data arrival time
-----------------------------------------------------------------------------
                                  3.51   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.95 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.33    0.88    7.83 v _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.33    0.03    7.86 v output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.38    8.23 v output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.26    0.00    8.24 v wbs_dat_o[10] (out)
                                  8.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.24   data arrival time
-----------------------------------------------------------------------------
                                  3.55   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.30    0.87    7.84 v _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.31    0.02    7.87 v output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.37    8.23 v output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.26    0.00    8.24 v wbs_dat_o[3] (out)
                                  8.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.24   data arrival time
-----------------------------------------------------------------------------
                                  3.55   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.96 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.36    0.90    7.85 v _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.37    0.03    7.88 v output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.39    8.27 v output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.26    0.00    8.27 v wbs_dat_o[4] (out)
                                  8.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                  3.58   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29    6.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    6.97 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.22    0.54    1.00    7.96 v _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  0.54    0.00    7.97 v fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    0.58    0.63    8.60 v fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  0.58    0.02    8.62 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.33    0.42    9.04 v _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.33    0.00    9.04 v output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.38    9.42 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.26    0.00    9.42 v la_data_out[3] (out)
                                  9.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -9.42   data arrival time
-----------------------------------------------------------------------------
                                  3.60   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.46    0.92    7.89 v _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.46    0.01    7.91 v output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.41    8.32 v output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.27    0.00    8.32 v wbs_dat_o[11] (out)
                                  8.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.32   data arrival time
-----------------------------------------------------------------------------
                                  3.63   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27    6.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    6.95 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    0.68    1.05    8.01 v _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  0.68    0.00    8.01 v fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    0.47    0.60    8.61 v fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  0.47    0.00    8.61 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.40    0.44    9.05 v _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.40    0.00    9.05 v output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.27    0.40    9.45 v output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.27    0.00    9.45 v la_data_out[9] (out)
                                  9.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -9.45   data arrival time
-----------------------------------------------------------------------------
                                  3.63   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.47    0.92    7.90 v _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  0.47    0.01    7.91 v output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.41    8.32 v output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.27    0.00    8.32 v wbs_dat_o[14] (out)
                                  8.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.32   data arrival time
-----------------------------------------------------------------------------
                                  3.63   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.96 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.52    0.95    7.91 v _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.52    0.01    7.92 v output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.43    8.35 v output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.27    0.00    8.35 v wbs_dat_o[9] (out)
                                  8.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.35   data arrival time
-----------------------------------------------------------------------------
                                  3.66   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.50    0.95    7.92 v _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  0.51    0.01    7.93 v output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.42    8.35 v output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.27    0.00    8.36 v wbs_dat_o[15] (out)
                                  8.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.36   data arrival time
-----------------------------------------------------------------------------
                                  3.67   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29    6.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    6.97 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.26    0.63    1.04    8.01 v _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  0.63    0.00    8.01 v fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    0.60    0.66    8.67 v fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  0.61    0.02    8.69 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.34    0.43    9.11 v _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.34    0.00    9.11 v output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.38    9.49 v output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.26    0.00    9.50 v la_data_out[5] (out)
                                  9.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -9.50   data arrival time
-----------------------------------------------------------------------------
                                  3.68   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.44    0.94    7.92 v _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.46    0.05    7.96 v output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.41    8.37 v output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.27    0.00    8.37 v wbs_dat_o[1] (out)
                                  8.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.37   data arrival time
-----------------------------------------------------------------------------
                                  3.68   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.46    0.95    7.92 v _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.48    0.05    7.97 v output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.41    8.38 v output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.27    0.00    8.39 v wbs_dat_o[8] (out)
                                  8.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.39   data arrival time
-----------------------------------------------------------------------------
                                  3.70   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29    6.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    6.97 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.27    0.75    7.72 v _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.27    0.00    7.72 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.22    0.28    0.35    8.07 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.28    0.00    8.07 v fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.13    0.64    0.59    8.66 v fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  0.64    0.02    8.68 v _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.45    9.13 v _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.37    0.00    9.13 v output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.39    9.52 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.27    0.00    9.52 v la_data_out[2] (out)
                                  9.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -9.52   data arrival time
-----------------------------------------------------------------------------
                                  3.70   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29    6.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    6.97 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.32    0.76    1.11    8.08 v _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  0.76    0.00    8.08 v fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.22    0.54    0.63    8.71 v fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  0.54    0.02    8.74 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.34    0.42    9.16 v _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.34    0.00    9.16 v output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.38    9.54 v output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.26    0.00    9.54 v la_data_out[7] (out)
                                  9.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -9.54   data arrival time
-----------------------------------------------------------------------------
                                  3.72   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    0.48    0.96    7.93 v _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.51    0.06    7.99 v output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.42    8.41 v output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.27    0.00    8.41 v wbs_dat_o[0] (out)
                                  8.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                  3.72   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.58    0.99    7.96 v _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.58    0.02    7.98 v output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.44    8.42 v output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.27    0.00    8.43 v wbs_dat_o[7] (out)
                                  8.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.43   data arrival time
-----------------------------------------------------------------------------
                                  3.74   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.95 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    0.65    1.03    7.98 v _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  0.65    0.02    8.00 v output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.46    8.46 v output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.27    0.00    8.46 v wbs_dat_o[13] (out)
                                  8.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.46   data arrival time
-----------------------------------------------------------------------------
                                  3.77   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    0.64    1.03    8.00 v _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  0.65    0.02    8.02 v output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.46    8.48 v output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.27    0.00    8.48 v wbs_dat_o[12] (out)
                                  8.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.48   data arrival time
-----------------------------------------------------------------------------
                                  3.79   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28    6.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    6.96 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    0.74    1.07    8.03 v _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  0.74    0.03    8.06 v output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.48    8.54 v output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.27    0.00    8.54 v wbs_dat_o[5] (out)
                                  8.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -8.54   data arrival time
-----------------------------------------------------------------------------
                                  3.85   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29    6.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    6.97 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.72    7.69 v _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.24    0.00    7.69 v fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.24    0.28    0.33    8.03 v fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.28    0.00    8.03 v fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.28    0.33    8.36 v fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.28    0.00    8.36 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.15    0.62    0.60    8.96 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  0.62    0.02    8.98 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.44    9.42 v _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.35    0.00    9.42 v output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.38    9.80 v output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.27    0.00    9.81 v la_data_out[4] (out)
                                  9.81   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                 -9.81   data arrival time
-----------------------------------------------------------------------------
                                  3.99   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30    6.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    6.97 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.28    0.68    1.08    8.05 v _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  0.70    0.06    8.12 v output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.27    0.47    8.59 v output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.27    0.00    8.59 v wbs_ack_o (out)
                                  8.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.37    4.45   output external delay
                                  4.45   data required time
-----------------------------------------------------------------------------
                                  4.45   data required time
                                 -8.59   data arrival time
-----------------------------------------------------------------------------
                                  4.14   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
     2    0.30    0.61    0.00    4.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10    4.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29    5.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00    5.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11    6.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    6.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50    6.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    6.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29    6.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    6.97 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.22    0.71    7.68 v _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.22    0.00    7.68 v fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.28    0.36    0.40    8.09 v fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.36    0.00    8.09 v fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    0.40    0.51    8.60 v fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  0.40    0.00    8.60 v fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.17    0.56    0.62    9.22 v fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  0.56    0.02    9.24 v _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.33    0.42    9.65 v _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.33    0.00    9.65 v output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.26    0.38   10.03 v output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.26    0.00   10.03 v la_data_out[6] (out)
                                 10.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -10.03   data arrival time
-----------------------------------------------------------------------------
                                  4.21   slack (MET)



worst slack corner Typical: 0.1653
