[
    {
        "BriefDescription": "Number of clocks",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x01",
        "EventName": "UNC_M_CLOCKTICKS",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming VC0 read request",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x02",
        "EventName": "UNC_M_VC0_REQUESTS_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming VC0 write request",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x03",
        "EventName": "UNC_M_VC0_REQUESTS_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming VC1 read request",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x04",
        "EventName": "UNC_M_VC1_REQUESTS_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming VC1 write request",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x05",
        "EventName": "UNC_M_VC1_REQUESTS_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "No VC0 read credits",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x06",
        "EventName": "UNC_M_VC0_STALLS_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "No VC0 write credits",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x07",
        "EventName": "UNC_M_VC0_STALLS_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "No VC1 read credits",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x08",
        "EventName": "UNC_M_VC1_STALLS_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "No VC1 write credits",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x09",
        "EventName": "UNC_M_VC1_STALLS_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming read prefetch request from IA",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x0A",
        "EventName": "UNC_M_PREFETCH_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read VC0 queue is full; per sub channel",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x0B",
        "EventName": "UNC_M_VC0_RD_QUEUE_FULL",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read VC1 queue is full; per sub channel",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x0C",
        "EventName": "UNC_M_VC1_RD_QUEUE_FULL",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write queue is full; per sub channel",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x0D",
        "EventName": "UNC_M_WR_QUEUE_FULL",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming VC0 read; per sub channel",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x0E",
        "EventName": "UNC_M_VC0_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming VC1 read; per sub channel",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x0F",
        "EventName": "UNC_M_VC1_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming write; per sub channel",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x10",
        "EventName": "UNC_M_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming partial write; per sub channel",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x11",
        "EventName": "UNC_M_PARTIAL_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM in Self-refresh (all channels)",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x12",
        "EventName": "UNC_M_DRAM_SELF_REFRESH",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of VC0 read in channel0  - !this is the only event that  increment by more than 1 (per channel/sub-ch)",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x13",
        "EventName": "UNC_M_RD_OCCUPANCY_CH0",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of VC0 read in channel1 - !this is the only event that  increment by more than 1 (per channel/sub-ch)",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x14",
        "EventName": "UNC_M_RD_OCCUPANCY_CH1",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "4 Panic refresh sent to DRAM (accorss all ranks)",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x15",
        "EventName": "UNC_M_DRAM_REFRESH_PANIC",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "4 High priority refresh sent to DRAM (accorss all ranks)",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x16",
        "EventName": "UNC_M_DRAM_REFRESH_HP",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "4 Opportunistic refresh sent to DRAM (accorss all ranks)",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x17",
        "EventName": "UNC_M_DRAM_REFRESH_OPP",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "4 full per bank refresh (PBR) cycles sent to DRAM (accorss all ranks)",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x18",
        "EventName": "UNC_M_DRAM_PER_BANK_REFRESH",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Any Rank at Hot state",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x19",
        "EventName": "UNC_M_DRAM_THERMAL_HOT",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Any Rank at Warm state",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x1A",
        "EventName": "UNC_M_DRAM_THERMAL_WARM",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Throttling scheudler due to thermal over budget-any Rank in the sub-channel",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x1B",
        "EventName": "UNC_M_DRAM_RANK_THERMAL_THROTTLE",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "incoming read request page status is Page Hit",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x1C",
        "EventName": "UNC_M_DRAM_PAGE_HIT_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "incoming read request page status is Page Empty",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x1D",
        "EventName": "UNC_M_DRAM_PAGE_EMPTY_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "incoming read request page status is Page Miss",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x1E",
        "EventName": "UNC_M_DRAM_PAGE_MISS_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "incoming write request page status is Page Hit",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x1F",
        "EventName": "UNC_M_DRAM_PAGE_HIT_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "incoming write request page status is Page Empty",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x20",
        "EventName": "UNC_M_DRAM_PAGE_EMPTY_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "incoming write request page status is Page Miss",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x21",
        "EventName": "UNC_M_DRAM_PAGE_MISS_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read CAS command sent to DRAM",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x22",
        "EventName": "UNC_M_CAS_COUNT_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write CAS command sent to DRAM",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x23",
        "EventName": "UNC_M_CAS_COUNT_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "ACT command for a read request sent to DRAM",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x24",
        "EventName": "UNC_M_ACT_COUNT_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "ACT command for a write request sent to DRAM",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x25",
        "EventName": "UNC_M_ACT_COUNT_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "ACT command sent to DRAM",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x26",
        "EventName": "UNC_M_ACT_COUNT_TOTAL",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PRE command sent to DRAM for a read/write request",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x27",
        "EventName": "UNC_M_PRE_COUNT_PAGE_MISS",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PRE command sent to DRAM due to page table idle timer expiration",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x28",
        "EventName": "UNC_M_PRE_COUNT_IDLE",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Clock Enable signal (CKE) in DRAM is low",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x29",
        "EventName": "UNC_M_DRAM_CKE_OFF_CYCLES",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "New read request hit a pending write in MC write data buffer",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x2A",
        "EventName": "UNC_M_WDB_HIT_ON_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scheduler is in Read Major Mode policy",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x2B",
        "EventName": "UNC_M_RD_MAJOR_MODE",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scheduler is in Write Major Mode policy",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x2C",
        "EventName": "UNC_M_WR_MAJOR_MODE",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scheduler is in Read Isoch Mode policy",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x2D",
        "EventName": "UNC_M_RD_ISOCH_MODE",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read underfill request sent to DRAM",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x2E",
        "EventName": "UNC_M_UNDERFILL_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write 0 sent to DRAM",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x2F",
        "EventName": "UNC_M_CAS_COUNT_WR0",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "receiving 32B chunk data",
        "Counter": "2",
        "CounterType": "FREERUN",
        "EventName": "UNC_MC0_TOTAL_REQCOUNT_FREERUN",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Counts every 64B read and write request entering the Memory Controller 1 to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM",
        "Counter": "5",
        "CounterType": "FREERUN",
        "EventName": "UNC_MC1_TOTAL_REQCOUNT_FREERUN",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Counts every 64B read  request entering the Memory Controller 0 to DRAM (sum of all channels)",
        "CounterType": "FREERUN",
        "EventName": "UNC_MC0_RDCAS_COUNT_FREERUN",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Counts every 64B read request entering the Memory Controller 1 to DRAM (sum of all channels)",
        "Counter": "3",
        "CounterType": "FREERUN",
        "EventName": "UNC_MC1_RDCAS_COUNT_FREERUN",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Counts every 64B write request entering the Memory Controller 0 to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM",
        "Counter": "1",
        "CounterType": "FREERUN",
        "EventName": "UNC_MC0_WRCAS_COUNT_FREERUN",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Counts every 64B write request entering the Memory Controller 1 to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM",
        "Counter": "4",
        "CounterType": "FREERUN",
        "EventName": "UNC_MC1_WRCAS_COUNT_FREERUN",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of writes in channel 0; this event can increment by more than 1 (per channel/sub-ch)",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x30",
        "EventName": "UNC_M_WR_OCCUPANCY_CH0",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of writes in channel 1; this event can increment by more than 1 (per channel/sub-ch)",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x31",
        "EventName": "UNC_M_WR_OCCUPANCY_CH1",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming 32B write",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x32",
        "EventName": "UNC_M_32B_WR",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming 32B read",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x33",
        "EventName": "UNC_M_32B_RD",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of entries to CKE low",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x37",
        "EventName": "UNC_M_DRAM_CKE_OFF_ENTRIES",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming CMI Write 0 requests Number of entries to Opportunistic Self Refresh Request entering the MC while Opp SR idle counter was counting",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x36",
        "EventName": "UNC_M_DRAM_OPP_SELF_REFRESH_ABORTS",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of entries to CKE low",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x35",
        "EventName": "UNC_M_DRAM_OPP_SELF_REFRESH_ENTRIES",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Incoming CMI Write 0 requests Number of entries to Opportunistic Self Refresh Request entering the MC while Opp SR idle counter was counting",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x34",
        "EventName": "UNC_M_WR0_REQUESTS",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Request entering the MC while CKE power down idle counter was counting",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x38",
        "EventName": "UNC_M_DRAM_CKE_OFF_ABORTS",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Total number of read and write byte transfers to/from DRAM, in 32B chunk, per DDR channel. Counter increments by 1 after sending or receiving 32B chunk data",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x3C",
        "EventName": "UNC_M_TOTAL_DATA",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of bytes written , in 32B chunk, per DDR channel. Counter increments by 1 after sending 32B chunk data",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x3B",
        "EventName": "UNC_M_WR_DATA",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of bytes read, in 32B chunk, per DDR channel. Counter increments by 1 after receiving 32B chunk data",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x3A",
        "EventName": "UNC_M_RD_DATA",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Total number of requests entering MC, this is the sum of all RD and WR requests for all VCs",
        "Counter": "0,1,2,3,4",
        "CounterType": "PGMABLE",
        "EventCode": "0x39",
        "EventName": "UNC_M_TOTAL_REQUESTS",
        "PerPkg": "1",
        "Unit": "iMC"
    }
]
