Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "cond_vars_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/cond_vars_wrapper.ngc"

---- Source Options
Top Module Name                    : cond_vars_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/cond_vars_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v1_00_b.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v1_00_b.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/valid_be.vhd" in Library proc_common_v1_00_b.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd" in Library proc_common_v1_00_b.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/pf_counter_bit.vhd" in Library opb_ipif_v1_23_e.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/pf_adder_bit.vhd" in Library opb_ipif_v1_23_e.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/pf_counter.vhd" in Library opb_ipif_v1_23_e.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/pf_occ_counter.vhd" in Library opb_ipif_v1_23_e.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/dma_sg_pkg.vhd" in Library opb_ipif_v1_23_e.
Package <dma_sg_pkg> compiled.
Package body <dma_sg_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_pkg.vhd" in Library opb_ipif_v1_23_e.
Package <ipif_pkg> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_pkg.vhd" Line 352. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_pkg.vhd" Line 367. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/pf_occ_counter_top.vhd" in Library opb_ipif_v1_23_e.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/pf_counter_top.vhd" in Library opb_ipif_v1_23_e.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/pf_adder.vhd" in Library opb_ipif_v1_23_e.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/pf_dly1_mux.vhd" in Library opb_ipif_v1_23_e.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/dma_sg_cmp.vhd" in Library opb_ipif_v1_23_e.
Package <dma_sg_cmp> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/dma_sg.vhd" in Library opb_ipif_v1_23_e.
Entity <dma_sg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_control_wr.vhd" in Library opb_ipif_v1_23_e.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library opb_ipif_v1_23_e.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/pf_dpram_select.vhd" in Library opb_ipif_v1_23_e.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/srl16_fifo.vhd" in Library opb_ipif_v1_23_e.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_control_rd.vhd" in Library opb_ipif_v1_23_e.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library opb_ipif_v1_23_e.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_reset.vhd" in Library opb_ipif_v1_23_e.
Entity <ipif_reset> compiled.
Entity <ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ip2bus_dmux.vhd" in Library opb_ipif_v1_23_e.
Entity <ip2bus_dmux> compiled.
Entity <ip2bus_dmux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ip2bus_srmux.vhd" in Library opb_ipif_v1_23_e.
Entity <ip2bus_srmux> compiled.
Entity <ip2bus_srmux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/sramdecode.vhd" in Library opb_ipif_v1_23_e.
Entity <sramdecode> compiled.
Entity <sramdecode> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/regdecode.vhd" in Library opb_ipif_v1_23_e.
Entity <regdecode> compiled.
Entity <regdecode> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" in Library opb_ipif_v1_23_e.
Entity <addr_load_and_incr> compiled.
Entity <addr_load_and_incr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/mst_module.vhd" in Library opb_ipif_v1_23_e.
Entity <mst_module> compiled.
Entity <mst_module> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/master_attachment.vhd" in Library opb_ipif_v1_23_e.
Entity <master_attachment> compiled.
Entity <master_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_decode.vhd" in Library opb_ipif_v1_23_e.
Entity <addr_decode> compiled.
Entity <addr_decode> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ip2bus_srmux_blk.vhd" in Library opb_ipif_v1_23_e.
Entity <ip2bus_srmux_blk> compiled.
Entity <ip2bus_srmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/bus2ip_amux.vhd" in Library opb_ipif_v1_23_e.
Entity <bus2ip_amux> compiled.
Entity <bus2ip_amux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ip2bus_dmux_blk.vhd" in Library opb_ipif_v1_23_e.
Entity <ip2bus_dmux_blk> compiled.
Entity <ip2bus_dmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/slave_attachment.vhd" in Library opb_ipif_v1_23_e.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/reset_control.vhd" in Library opb_ipif_v1_23_e.
Entity <reset_control> compiled.
Entity <reset_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/interrupt_control.vhd" in Library opb_ipif_v1_23_e.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/rdpfifo_top.vhd" in Library opb_ipif_v1_23_e.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/wrpfifo_top.vhd" in Library opb_ipif_v1_23_e.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/dma_sg_blk.vhd" in Library opb_ipif_v1_23_e.
Entity <dma_sg_blk> compiled.
Entity <dma_sg_blk> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif.vhd" in Library opb_ipif_v1_23_e.
Entity <ipif> compiled.
Entity <ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ctrl_reg.vhd" in Library opb_ipif_v1_23_e.
Entity <ctrl_reg> compiled.
Entity <ctrl_reg> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_6> compiled.
Entity <ctrl_reg_0_to_6> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_0> compiled.
Entity <ctrl_reg_0_to_0> (Architecture <sim>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/dma_sg_sim.vhd" in Library opb_ipif_v1_23_e.
Entity <dma_sg> (Architecture <sim>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v1_23_e.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/blk_mcvar_slv.vhd" in Library opb_blk_mcvar_v1_00_b.
Entity <blk_mcvar_slv> compiled.
Entity <blk_mcvar_slv> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/blk_mcvar_msc.vhd" in Library opb_blk_mcvar_v1_00_b.
Entity <Blk_Mcvar_Msc> compiled.
Entity <Blk_Mcvar_Msc> (Architecture <imp>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/pend_queue.vhd" in Library opb_blk_mcvar_v1_00_b.
Entity <pend_queue> compiled.
Entity <pend_queue> (Architecture <fifo_hdl>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" in Library opb_blk_mcvar_v1_00_b.
Entity <OPB_BLK_MCVAR> compiled.
Entity <OPB_BLK_MCVAR> (Architecture <imp>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_manycore/design/hdl/cond_vars_wrapper.vhd" in Library work.
Entity <cond_vars_wrapper> compiled.
Entity <cond_vars_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cond_vars_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <opb_blk_mcvar> in library <opb_blk_mcvar_v1_00_b> (architecture <imp>) with generics.
	C_BASEADDR = "00010001000100000000000000000000"
	C_DEVICE_ID = 300
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00010001000101111111111111111111"
	C_HWTHR_BASE_ADDR = "00010001000000000001000000000000"
	C_IP_MASTER_PRESENT = 1
	C_OPB_AWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DWIDTH = 32
	C_SEMA_INTR_ADDR = "00000100000000000000000000010100"
	C_SWTHR_BASE_ADDR = "00010001000000000001000000000000"

Analyzing hierarchy for entity <opb_ipif> in library <opb_ipif_v1_23_e> (architecture <implementation>) with generics.
	C_DEV_ADDR_DECODE_WIDTH = 13
	C_DEV_BASEADDR = "00010001000100000000000000000000"
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = 0
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = 0
	C_DMA_ALLOW_BURST = 1
	C_DMA_CH1_TYPE = 2
	C_DMA_CH2_TYPE = 3
	C_DMA_CHAN_NUM = 2
	C_DMA_INTR_COALESCE = 1
	C_DMA_LENGTH_WIDTH = 11
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PRESENT = 0
	C_DMA_REG_BASEADDR_OFFSET = "00000000000000000010001100000000"
	C_DMA_RXL_FIFO_IPCE = 7
	C_DMA_RXS_FIFO_IPCE = 15
	C_DMA_TXL_FIFO_IPCE = 8
	C_DMA_TXS_FIFO_IPCE = 9
	C_INCLUDE_DEV_ISC = 0
	C_INCLUDE_DEV_PENCODER = 0
	C_INTERRUPT_PRESENT = 0
	C_IPIF_ABUS_WIDTH = 19
	C_IPIF_DBUS_WIDTH = 32
	C_IP_IRPT_NUM = 1
	C_IP_MASTER_PRESENT = 1
	C_IP_REG_BASEADDR_OFFSET = "00000000000000000000000000000000"
	C_IP_REG_NUM = 4
	C_IP_REG_PRESENT = 0
	C_IP_SRAM_BASEADDR_OFFSET = "00000000000000000001000000000000"
	C_IP_SRAM_PRESENT = 0
	C_IP_SRAM_SIZE = 256
	C_OPB_ABUS_WIDTH = 32
	C_OPB_BE_NUM = 4
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DBUS_WIDTH = 32
	C_RDFIFO_BASEADDR_OFFSET = "00000000000000000010001000000000"
	C_RDFIFO_PRESENT = 0
	C_RDFIFO_REG_BASEADDR_OFFSET = "00000000000000000010000000010000"
	C_RESET_PRESENT = 0
	C_VIRTEX_II = 1
	C_WRFIFO_BASEADDR_OFFSET = "00000000000000000010000100000000"
	C_WRFIFO_PRESENT = 0
	C_WRFIFO_REG_BASEADDR_OFFSET = "00000000000000000010000000000000"

Analyzing hierarchy for entity <blk_mcvar_slv> in library <opb_blk_mcvar_v1_00_b> (architecture <IMP>) with generics.
	C_HWTHR_BASE_ADDR = "00010001000000000001000000000000"
	C_SWTHR_BASE_ADDR = "00010001000000000001000000000000"

Analyzing hierarchy for entity <blk_mcvar_msc> in library <opb_blk_mcvar_v1_00_b> (architecture <imp>) with generics.
	C_MEM_FILL_ADDR_END = "00000100000000000000000000011100"
	C_MEM_FILL_ADDR_START = "00000100000000000000000000010100"
	C_MEM_READ_ADDR_END = "00000001000000000000001000010000"
	C_MEM_READ_ADDR_START = "00000001000000000000001000001100"
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_REPEAT = 0

Analyzing hierarchy for entity <ipif> in library <opb_ipif_v1_23_e> (architecture <implementation>) with generics.
	C_DEV_ADDR_DECODE_WIDTH = 13
	C_DEV_BASEADDR = "00010001000100000000000000000000"
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = false
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = false
	C_DMA_ALLOW_BURST = true
	C_DMA_CH1_TYPE = 2
	C_DMA_CH2_TYPE = 3
	C_DMA_CHAN_NUM = 2
	C_DMA_INTR_COALESCE = true
	C_DMA_LENGTH_WIDTH = 11
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PRESENT = false
	C_DMA_REG_BASEADDR_OFFSET = "00000000000000000010001100000000"
	C_DMA_RXL_FIFO_IPCE = 7
	C_DMA_RXS_FIFO_IPCE = 15
	C_DMA_TXL_FIFO_IPCE = 8
	C_DMA_TXS_FIFO_IPCE = 9
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_INTERRUPT_PRESENT = false
	C_IPIF_ABUS_WIDTH = 19
	C_IPIF_DBUS_WIDTH = 32
	C_IP_IRPT_NUM = 1
	C_IP_MASTER_PRESENT = true
	C_IP_REG_BASEADDR_OFFSET = "00000000000000000000000000000000"
	C_IP_REG_NUM = 4
	C_IP_REG_PRESENT = false
	C_IP_SRAM_BASEADDR_OFFSET = "00000000000000000001000000000000"
	C_IP_SRAM_PRESENT = false
	C_IP_SRAM_SIZE = 256
	C_OPB_ABUS_WIDTH = 32
	C_OPB_BE_NUM = 4
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DBUS_WIDTH = 32
	C_RDFIFO_BASEADDR_OFFSET = "00000000000000000010001000000000"
	C_RDFIFO_PRESENT = false
	C_RDFIFO_REG_BASEADDR_OFFSET = "00000000000000000010000000010000"
	C_RESET_PRESENT = false
	C_VIRTEX_II = true
	C_WRFIFO_BASEADDR_OFFSET = "00000000000000000010000100000000"
	C_WRFIFO_PRESENT = false
	C_WRFIFO_REG_BASEADDR_OFFSET = "00000000000000000010000000000000"
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_pkg.vhd" line 196: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_pkg.vhd" line 196: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_pkg.vhd" line 196: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_pkg.vhd" line 196: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <master_attachment> in library <opb_ipif_v1_23_e> (architecture <implementation>) with generics.
	C_DMA_ONLY = false
	C_IP_MSTR_ONLY = true
	C_MA2SA_NUM_WIDTH = 4
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32

Analyzing hierarchy for entity <addr_decode> in library <opb_ipif_v1_23_e> (architecture <implementation>) with generics.
	C_DMA_BASE = "0000010001100000000"
	C_DMA_CE = false
	C_DMA_SRAM_ADDR_WIDTH = 7
	C_DMA_SRAM_DATA_WIDTH = 32
	C_INTERRUPT_CE = false
	C_INTERRUPT_REG_BASE = "0000000000000000000"
	C_INTERRUPT_REG_DATA_WIDTH = 32
	C_INTERRUPT_REG_NUM = 16
	C_IPIF_ABUS_WIDTH = 19
	C_IPIF_DBUS_WIDTH = 32
	C_IP_REG_NUM = 4
	C_IP_RESET_CE = false
	C_IP_RESET_REG_BASE = "0000000000001000000"
	C_IP_RESET_REG_DATA_WIDTH = 32
	C_IP_RESET_REG_NUM = 1
	C_RDFIFO_ADDR_WIDTH = 6
	C_RDFIFO_BASE = "0000010001000000000"
	C_RDFIFO_CE = false
	C_RDFIFO_DATA_WIDTH = 32
	C_RDFIFO_REG_BASE = "0000010000000010000"
	C_RDFIFO_REG_DATA_WIDTH = 32
	C_RDFIFO_REG_NUM = 2
	C_REG_BASE = "0000000000000000000"
	C_REG_CE = false
	C_REG_DATA_WIDTH = 32
	C_SRAM_ADDR_WIDTH = 8
	C_SRAM_BASE = "0000001000000000000"
	C_SRAM_CE = false
	C_SRAM_DATA_WIDTH = 32
	C_WRFIFO_ADDR_WIDTH = 6
	C_WRFIFO_BASE = "0000010000100000000"
	C_WRFIFO_CE = false
	C_WRFIFO_DATA_WIDTH = 32
	C_WRFIFO_REG_BASE = "0000010000000000000"
	C_WRFIFO_REG_DATA_WIDTH = 32
	C_WRFIFO_REG_NUM = 2

Analyzing hierarchy for entity <ip2bus_srmux_blk> in library <opb_ipif_v1_23_e> (architecture <implementation>).

Analyzing hierarchy for entity <bus2ip_amux> in library <opb_ipif_v1_23_e> (architecture <implementation>) with generics.
	C_IPIF_ABUS_WIDTH = 19
	C_IPIF_DBUS_WIDTH = 32

Analyzing hierarchy for entity <ip2bus_dmux_blk> in library <opb_ipif_v1_23_e> (architecture <implementation>) with generics.
	C_DBUS_WIDTH = 32

Analyzing hierarchy for entity <slave_attachment> in library <opb_ipif_v1_23_e> (architecture <implementation>) with generics.
	C_DEV_ADDR_DECODE_WIDTH = 13
	C_DEV_BASEADDR = "00010001000100000000000000000000"
	C_DEV_BURST_ENABLE = false
	C_DEV_IS_SLAVE_ONLY = false
	C_IPIF_ABUS_WIDTH = 19
	C_IPIF_DBUS_WIDTH = 32
	C_MA2SA_NUM_WIDTH = 4
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_load_and_incr> in library <opb_ipif_v1_23_e> (architecture <implementation>) with generics.
	C_BUS_WIDTH = 30

Analyzing hierarchy for entity <mst_module> in library <opb_ipif_v1_23_e> (architecture <implementation>) with generics.
	C_MA2SA_NUM_WIDTH = 4

Analyzing hierarchy for entity <ip2bus_srmux> in library <opb_ipif_v1_23_e> (architecture <implementation>).

Analyzing hierarchy for entity <ip2bus_dmux> in library <opb_ipif_v1_23_e> (architecture <implementation>) with generics.
	C_DBUS_WIDTH = 32

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 13
	C_AW = 32
	C_BAR = "00010001000100000000000000000000"

Analyzing hierarchy for entity <down_counter> in library <proc_common_v1_00_b> (architecture <simulation>) with generics.
	C_CNT_WIDTH = 4

Analyzing hierarchy for entity <srl_fifo_rbu> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 32
	C_XON = false
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cond_vars_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_manycore/design/hdl/cond_vars_wrapper.vhd" line 105: Unconnected input port 'Freeze' of component 'opb_blk_mcvar' is tied to default value.
Entity <cond_vars_wrapper> analyzed. Unit <cond_vars_wrapper> generated.

Analyzing generic Entity <opb_blk_mcvar> in library <opb_blk_mcvar_v1_00_b> (Architecture <imp>).
	C_BASEADDR = "00010001000100000000000000000000"
	C_DEVICE_ID = 300
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00010001000101111111111111111111"
	C_HWTHR_BASE_ADDR = "00010001000000000001000000000000"
	C_IP_MASTER_PRESENT = 1
	C_OPB_AWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DWIDTH = 32
	C_SEMA_INTR_ADDR = "00000100000000000000000000010100"
	C_SWTHR_BASE_ADDR = "00010001000000000001000000000000"
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected output port 'Bus2IP_SRAM_CE' of component 'opb_ipif'.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2DMA_RxLength_Empty' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2DMA_RxStatus_Empty' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2DMA_TxLength_Full' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2DMA_TxStatus_Empty' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2RFIFO_Data' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2RFIFO_WrMark' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2RFIFO_WrRelease' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2RFIFO_WrReq' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2RFIFO_WrRestore' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2WFIFO_RdMark' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2WFIFO_RdRelease' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2WFIFO_RdReq' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected input port 'IP2WFIFO_RdRestore' of component 'opb_ipif' is tied to default value.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected output port 'RFIFO2IP_Full' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected output port 'RFIFO2IP_Vacancy' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected output port 'RFIFO2IP_WrAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected output port 'WFIFO2IP_Data' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected output port 'WFIFO2IP_Empty' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected output port 'WFIFO2IP_Occupancy' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd" line 516: Unconnected output port 'WFIFO2IP_RdAck' of component 'opb_ipif'.
Entity <opb_blk_mcvar> analyzed. Unit <opb_blk_mcvar> generated.

Analyzing generic Entity <opb_ipif> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
	C_DEV_ADDR_DECODE_WIDTH = 13
	C_DEV_BASEADDR = "00010001000100000000000000000000"
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = 0
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = 0
	C_DMA_ALLOW_BURST = 1
	C_DMA_CH1_TYPE = 2
	C_DMA_CH2_TYPE = 3
	C_DMA_CHAN_NUM = 2
	C_DMA_INTR_COALESCE = 1
	C_DMA_LENGTH_WIDTH = 11
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PRESENT = 0
	C_DMA_REG_BASEADDR_OFFSET = "00000000000000000010001100000000"
	C_DMA_RXL_FIFO_IPCE = 7
	C_DMA_RXS_FIFO_IPCE = 15
	C_DMA_TXL_FIFO_IPCE = 8
	C_DMA_TXS_FIFO_IPCE = 9
	C_INCLUDE_DEV_ISC = 0
	C_INCLUDE_DEV_PENCODER = 0
	C_INTERRUPT_PRESENT = 0
	C_IPIF_ABUS_WIDTH = 19
	C_IPIF_DBUS_WIDTH = 32
	C_IP_IRPT_NUM = 1
	C_IP_MASTER_PRESENT = 1
	C_IP_REG_BASEADDR_OFFSET = "00000000000000000000000000000000"
	C_IP_REG_NUM = 4
	C_IP_REG_PRESENT = 0
	C_IP_SRAM_BASEADDR_OFFSET = "00000000000000000001000000000000"
	C_IP_SRAM_PRESENT = 0
	C_IP_SRAM_SIZE = 256
	C_OPB_ABUS_WIDTH = 32
	C_OPB_BE_NUM = 4
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DBUS_WIDTH = 32
	C_RDFIFO_BASEADDR_OFFSET = "00000000000000000010001000000000"
	C_RDFIFO_PRESENT = 0
	C_RDFIFO_REG_BASEADDR_OFFSET = "00000000000000000010000000010000"
	C_RESET_PRESENT = 0
	C_VIRTEX_II = 1
	C_WRFIFO_BASEADDR_OFFSET = "00000000000000000010000100000000"
	C_WRFIFO_PRESENT = 0
	C_WRFIFO_REG_BASEADDR_OFFSET = "00000000000000000010000000000000"
Entity <opb_ipif> analyzed. Unit <opb_ipif> generated.

Analyzing generic Entity <ipif> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
	C_DEV_ADDR_DECODE_WIDTH = 13
	C_DEV_BASEADDR = "00010001000100000000000000000000"
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = false
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = false
	C_DMA_ALLOW_BURST = true
	C_DMA_CH1_TYPE = 2
	C_DMA_CH2_TYPE = 3
	C_DMA_CHAN_NUM = 2
	C_DMA_INTR_COALESCE = true
	C_DMA_LENGTH_WIDTH = 11
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PRESENT = false
	C_DMA_REG_BASEADDR_OFFSET = "00000000000000000010001100000000"
	C_DMA_RXL_FIFO_IPCE = 7
	C_DMA_RXS_FIFO_IPCE = 15
	C_DMA_TXL_FIFO_IPCE = 8
	C_DMA_TXS_FIFO_IPCE = 9
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_INTERRUPT_PRESENT = false
	C_IPIF_ABUS_WIDTH = 19
	C_IPIF_DBUS_WIDTH = 32
	C_IP_IRPT_NUM = 1
	C_IP_MASTER_PRESENT = true
	C_IP_REG_BASEADDR_OFFSET = "00000000000000000000000000000000"
	C_IP_REG_NUM = 4
	C_IP_REG_PRESENT = false
	C_IP_SRAM_BASEADDR_OFFSET = "00000000000000000001000000000000"
	C_IP_SRAM_PRESENT = false
	C_IP_SRAM_SIZE = 256
	C_OPB_ABUS_WIDTH = 32
	C_OPB_BE_NUM = 4
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DBUS_WIDTH = 32
	C_RDFIFO_BASEADDR_OFFSET = "00000000000000000010001000000000"
	C_RDFIFO_PRESENT = false
	C_RDFIFO_REG_BASEADDR_OFFSET = "00000000000000000010000000010000"
	C_RESET_PRESENT = false
	C_VIRTEX_II = true
	C_WRFIFO_BASEADDR_OFFSET = "00000000000000000010000100000000"
	C_WRFIFO_PRESENT = false
	C_WRFIFO_REG_BASEADDR_OFFSET = "00000000000000000010000000000000"
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_pkg.vhd" line 196: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_pkg.vhd" line 196: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_pkg.vhd" line 196: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif_pkg.vhd" line 196: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif.vhd" line 1199: Unconnected output port 'Asyn_WrFIFO_WrCE' of component 'addr_decode'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif.vhd" line 1199: Unconnected output port 'Asyn_WrFIFO_RdCE' of component 'addr_decode'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif.vhd" line 1199: Unconnected output port 'Asyn_RdFIFO_WrCE' of component 'addr_decode'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif.vhd" line 1199: Unconnected output port 'Asyn_RdFIFO_RdCE' of component 'addr_decode'.
Entity <ipif> analyzed. Unit <ipif> generated.

Analyzing generic Entity <master_attachment> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
	C_DMA_ONLY = false
	C_IP_MSTR_ONLY = true
	C_MA2SA_NUM_WIDTH = 4
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
    Set user-defined property "INIT =  AAAE" for instance <I_LUT4> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Mn_ABus_byte_bits_vector_Generate[30].I_FDRE_Mn_ABus_byte_bits> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Mn_ABus_byte_bits_vector_Generate[31].I_FDRE_Mn_ABus_byte_bits> in unit <master_attachment>.
    Set user-defined property "INIT =  E" for instance <I_SeqAddr_BusLock_LUT2> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_FDRE_Mn_BusLock> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_FDRE_Mn_SeqAddr> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_FDRE_Mn_RNW> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[0].I_FDRE_Mn_BE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[1].I_FDRE_Mn_BE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[2].I_FDRE_Mn_BE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[3].I_FDRE_Mn_BE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_FDRE_MA2SA_Rd> in unit <master_attachment>.
    Set user-defined property "INIT =  FFFE" for instance <I_FDRE_MA2SA_Rd_Reset_LUT4> in unit <master_attachment>.
Entity <master_attachment> analyzed. Unit <master_attachment> generated.

Analyzing generic Entity <addr_load_and_incr> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
	C_BUS_WIDTH = 30
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[0].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[1].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[2].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[3].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[4].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[5].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[6].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[7].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[8].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[9].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[10].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[11].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[12].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[13].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[14].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[15].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[16].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[17].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[18].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[19].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[20].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[21].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[22].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[23].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[24].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[25].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[26].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[27].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[28].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 157: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 169: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 176: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd" line 185: Instantiating black box module <MUXCY_L>.
Entity <addr_load_and_incr> analyzed. Unit <addr_load_and_incr> generated.

Analyzing generic Entity <mst_module> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
	C_MA2SA_NUM_WIDTH = 4
WARNING:Xst:819 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/mst_module.vhd" line 221: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Mn_Select_int>, <bus2ip_mstretry_i>, <bus2ip_msttimeout_i>, <Bus2IP_MstLastAck_int>
Entity <mst_module> analyzed. Unit <mst_module> generated.

Analyzing generic Entity <addr_decode> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
	C_DMA_BASE = "0000010001100000000"
	C_DMA_CE = false
	C_DMA_SRAM_ADDR_WIDTH = 7
	C_DMA_SRAM_DATA_WIDTH = 32
	C_INTERRUPT_CE = false
	C_INTERRUPT_REG_BASE = "0000000000000000000"
	C_INTERRUPT_REG_DATA_WIDTH = 32
	C_INTERRUPT_REG_NUM = 16
	C_IPIF_ABUS_WIDTH = 19
	C_IPIF_DBUS_WIDTH = 32
	C_IP_REG_NUM = 4
	C_IP_RESET_CE = false
	C_IP_RESET_REG_BASE = "0000000000001000000"
	C_IP_RESET_REG_DATA_WIDTH = 32
	C_IP_RESET_REG_NUM = 1
	C_RDFIFO_ADDR_WIDTH = 6
	C_RDFIFO_BASE = "0000010001000000000"
	C_RDFIFO_CE = false
	C_RDFIFO_DATA_WIDTH = 32
	C_RDFIFO_REG_BASE = "0000010000000010000"
	C_RDFIFO_REG_DATA_WIDTH = 32
	C_RDFIFO_REG_NUM = 2
	C_REG_BASE = "0000000000000000000"
	C_REG_CE = false
	C_REG_DATA_WIDTH = 32
	C_SRAM_ADDR_WIDTH = 8
	C_SRAM_BASE = "0000001000000000000"
	C_SRAM_CE = false
	C_SRAM_DATA_WIDTH = 32
	C_WRFIFO_ADDR_WIDTH = 6
	C_WRFIFO_BASE = "0000010000100000000"
	C_WRFIFO_CE = false
	C_WRFIFO_DATA_WIDTH = 32
	C_WRFIFO_REG_BASE = "0000010000000000000"
	C_WRFIFO_REG_DATA_WIDTH = 32
	C_WRFIFO_REG_NUM = 2
Entity <addr_decode> analyzed. Unit <addr_decode> generated.

Analyzing Entity <ip2bus_srmux_blk> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
Entity <ip2bus_srmux_blk> analyzed. Unit <ip2bus_srmux_blk> generated.

Analyzing Entity <ip2bus_srmux> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
Entity <ip2bus_srmux> analyzed. Unit <ip2bus_srmux> generated.

Analyzing generic Entity <bus2ip_amux> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
	C_IPIF_ABUS_WIDTH = 19
	C_IPIF_DBUS_WIDTH = 32
Entity <bus2ip_amux> analyzed. Unit <bus2ip_amux> generated.

Analyzing generic Entity <ip2bus_dmux_blk> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
Entity <ip2bus_dmux_blk> analyzed. Unit <ip2bus_dmux_blk> generated.

Analyzing generic Entity <ip2bus_dmux> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
Entity <ip2bus_dmux> analyzed. Unit <ip2bus_dmux> generated.

Analyzing generic Entity <slave_attachment> in library <opb_ipif_v1_23_e> (Architecture <implementation>).
	C_DEV_ADDR_DECODE_WIDTH = 13
	C_DEV_BASEADDR = "00010001000100000000000000000000"
	C_DEV_BURST_ENABLE = false
	C_DEV_IS_SLAVE_ONLY = false
	C_IPIF_ABUS_WIDTH = 19
	C_IPIF_DBUS_WIDTH = 32
	C_MA2SA_NUM_WIDTH = 4
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/slave_attachment.vhd" line 1264: Unconnected output port 'FIFO_Full' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/slave_attachment.vhd" line 1264: Unconnected output port 'Addr' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/slave_attachment.vhd" line 1264: Unconnected output port 'Underflow' of component 'srl_fifo_rbu'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/slave_attachment.vhd" line 1264: Unconnected output port 'Overflow' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <slave_attachment> analyzed. Unit <slave_attachment> generated.

Analyzing generic Entity <pselect> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 13
	C_AW = 32
	C_BAR = "00010001000100000000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <down_counter> in library <proc_common_v1_00_b> (Architecture <simulation>).
	C_CNT_WIDTH = 4
Entity <down_counter> analyzed. Unit <down_counter> generated.

Analyzing generic Entity <srl_fifo_rbu> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 32
	C_XON = false
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
Entity <srl_fifo_rbu> analyzed. Unit <srl_fifo_rbu> generated.

Analyzing generic Entity <blk_mcvar_slv> in library <opb_blk_mcvar_v1_00_b> (Architecture <IMP>).
	C_HWTHR_BASE_ADDR = "00010001000000000001000000000000"
	C_SWTHR_BASE_ADDR = "00010001000000000001000000000000"
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/blk_mcvar_slv.vhd" line 483: Instantiating black box module <RAMB16_S9_S9>.
WARNING:Xst:819 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/blk_mcvar_slv.vhd" line 547: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <que_ram_addr>, <sem_id>, <Q_dataout>, <thr_id>, <data_xfer_reg>, <cntqL>
INFO:Xst:1561 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/blk_mcvar_slv.vhd" line 889: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/blk_mcvar_slv.vhd" line 875: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <prev_status>, <req_rel_thrID_reg>, <qdataA>
Entity <blk_mcvar_slv> analyzed. Unit <blk_mcvar_slv> generated.

Analyzing generic Entity <blk_mcvar_msc> in library <opb_blk_mcvar_v1_00_b> (Architecture <imp>).
	C_MEM_FILL_ADDR_END = "00000100000000000000000000011100"
	C_MEM_FILL_ADDR_START = "00000100000000000000000000010100"
	C_MEM_READ_ADDR_END = "00000001000000000000001000010000"
	C_MEM_READ_ADDR_START = "00000001000000000000001000001100"
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_REPEAT = 0
WARNING:Xst:819 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/blk_mcvar_msc.vhd" line 200: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <read_sw_mgr>, <write_hw_thr>, <Bus2IP_MstRdAck>
Entity <blk_mcvar_msc> analyzed. Unit <blk_mcvar_msc> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <blk_mcvar_msc>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/blk_mcvar_msc.vhd".
WARNING:Xst:647 - Input <Bus2IP_MstWrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstError> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRetry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstTimeOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <read_write> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <control_sm_cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <read_reg>.
    Found 1-bit register for signal <read_sw_mgr>.
    Found 1-bit register for signal <write_hw_thr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  34 D-type flip-flop(s).
Unit <blk_mcvar_msc> synthesized.


Synthesizing Unit <addr_decode>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_decode.vhd".
WARNING:Xst:647 - Input <Bus2IP_Addr_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_WrAck_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RNW_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Burst_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RangeSel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_RdAck_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ip_reset_wrce_vect<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip_reset_rdce_vect<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <asyn_dma_sram_wrce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <asyn_dma_sram_rdce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_decode> synthesized.


Synthesizing Unit <bus2ip_amux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/bus2ip_amux.vhd".
    Found 19-bit adder for signal <addr_plus1>.
    Found 19-bit register for signal <reg_addr_plus1>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <bus2ip_amux> synthesized.


Synthesizing Unit <mst_module>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/mst_module.vhd".
WARNING:Xst:646 - Signal <bus2ip_mstretry_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <Mst_SM_cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | OPB_Clk (rising_edge)                          |
    | Reset              | Reset_withNotReqs (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_state                                     |
    | Power Up State     | wait_state                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Bus2IP_MstRdAck_ma>.
    Found 1-bit register for signal <Bus2IP_MstWrAck_ma>.
    Found 4-bit up counter for signal <Ack_Count>.
    Found 1-bit register for signal <Bus2IP_MstError_Flag>.
    Found 1-bit register for signal <Bus2IP_MstLastAck_int>.
    Found 1-bit register for signal <bus2ip_mstretry_i>.
    Found 1-bit register for signal <bus2ip_msttimeout_i>.
    Found 5-bit comparator equal for signal <Clear_SeqAddr_BusLock$cmp_eq0000> created at line 287.
    Found 1-bit register for signal <Mn_Select_int>.
    Found 5-bit subtractor for signal <Mst_SM_cs$sub0001> created at line 287.
    Found 5-bit subtractor for signal <mux0000$addsub0000> created at line 268.
    Found 5-bit comparator equal for signal <mux0000$cmp_eq0000> created at line 268.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <mst_module> synthesized.


Synthesizing Unit <ip2bus_srmux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ip2bus_srmux.vhd".
Unit <ip2bus_srmux> synthesized.


Synthesizing Unit <ip2bus_dmux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ip2bus_dmux.vhd".
Unit <ip2bus_dmux> synthesized.


Synthesizing Unit <down_counter>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd".
    Found 4-bit down counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <down_counter> synthesized.


Synthesizing Unit <blk_mcvar_slv>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/blk_mcvar_slv.vhd".
WARNING:Xst:647 - Input <Bus2IP_Reg_RdCE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Reg_WrCE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <w_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <threadID_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <req_rel_thrID_reg<0:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <que_opr_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pwr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lock_addr_reg<0:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lock_addr_reg<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gnd_bus<8:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <deque_non> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IP2Bus_RdAck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <Qcur_state>.
    -----------------------------------------------------------------------
    | States             | 36                                             |
    | Transitions        | 53                                             |
    | Inputs             | 10                                             |
    | Outputs            | 39                                             |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | qinit                                          |
    | Power Up State     | qinit                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <SendOut_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | sendoutinit                                    |
    | Power Up State     | sendoutinit                                    |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <addr_out>.
    Found 33-bit comparator greatequal for signal <addr_out$cmp_ge0000> created at line 1061.
    Found 32-bit adder for signal <addr_out$mux0003>.
    Found 1-bit register for signal <broadcast>.
    Found 9-bit down counter for signal <cntqL>.
    Found 4-bit register for signal <cur_status>.
    Found 32-bit register for signal <data_out>.
    Found 32-bit register for signal <data_xfer_reg>.
    Found 1-bit register for signal <dequeue>.
    Found 1-bit register for signal <enqueue>.
    Found 1-bit register for signal <IP2Bus_RdAck_i2>.
    Found 1-bit register for signal <IP2Bus_WrAck_i>.
    Found 32-bit register for signal <lock_addr_reg>.
    Found 1-bit register for signal <nrdwr_opr>.
    Found 4-bit register for signal <prev_status>.
    Found 9-bit addsub for signal <Q_datain$share0000> created at line 575.
    Found 11-bit up counter for signal <que_ram_addr>.
    Found 1-bit register for signal <rd_req_latch>.
    Found 4-bit register for signal <read_ack_cnt>.
    Found 4-bit adder for signal <read_ack_cnt$addsub0000> created at line 946.
    Found 1-bit register for signal <read_enable>.
    Found 32-bit register for signal <req_rel_thrID_reg>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 180 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <blk_mcvar_slv> synthesized.


Synthesizing Unit <ip2bus_srmux_blk>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ip2bus_srmux_blk.vhd".
Unit <ip2bus_srmux_blk> synthesized.


Synthesizing Unit <ip2bus_dmux_blk>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ip2bus_dmux_blk.vhd".
Unit <ip2bus_dmux_blk> synthesized.


Synthesizing Unit <addr_load_and_incr>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/addr_load_and_incr.vhd".
WARNING:Xst:646 - Signal <Bus_cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_load_and_incr> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<13:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect> synthesized.


Synthesizing Unit <srl_fifo_rbu>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd".
WARNING:Xst:646 - Signal <addr_cy<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit xor2 for signal <hsum_A>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 362.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu> synthesized.


Synthesizing Unit <master_attachment>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/master_attachment.vhd".
WARNING:Xst:647 - Input <DMA2Bus_MstBE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstRdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstWrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstBusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <Mst_SM_cs_EQ_Wait_For_Req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <master_attachment> synthesized.


Synthesizing Unit <slave_attachment>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/slave_attachment.vhd".
WARNING:Xst:1780 - Signal <sonb_ctrlsm_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sonb_ctrlsm_cs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sob_ctrlsm_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sob_ctrlsm_cs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sln_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma2sa_xferack_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <devicesel_set> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_wrreq_mstr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_dec_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_dec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_rdreq_mstr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_dec_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_devicesel_dec_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_devicesel_dec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_burst_mstr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addrcntr_ce_opb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_sel_vec_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_sel_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_sel_opb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_sel_mstr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cntr_clken_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <slv_mstrsm_cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 28                                             |
    | Inputs             | 13                                             |
    | Outputs            | 5                                              |
    | Clock              | OPB_Clk (rising_edge)                          |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | mstr_idle                                      |
    | Power Up State     | mstr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <slv_opbsm_cs>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <slv_opbsm_cs> of Case statement line 756 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <slv_opbsm_cs> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <SA2MA_WrAck>.
    Found 1-bit register for signal <Bus2IP_WrReq>.
    Found 32-bit register for signal <Bus2IP_Data>.
    Found 1-bit register for signal <SA2MA_Error>.
    Found 1-bit register for signal <SA2MA_Retry>.
    Found 1-bit register for signal <Addr_Cntr_ClkEn>.
    Found 2-bit register for signal <addr_sel_d1>.
    Found 2-bit register for signal <addr_sel_i>.
    Found 1-bit register for signal <bus2ip_burst_opb_reg>.
    Found 1-bit register for signal <bus2ip_burst_reg>.
    Found 1-bit register for signal <bus2ip_devicesel_d1>.
    Found 1-bit register for signal <bus2ip_devicesel_i>.
    Found 1-bit register for signal <bus2ip_devicesel_mstr>.
    Found 1-bit register for signal <bus2ip_devicesel_opb>.
    Found 1-bit register for signal <bus2ip_rdreq_dec>.
    Found 1-bit register for signal <bus2ip_rdreq_opb>.
    Found 1-bit register for signal <bus2ip_wrreq_opb>.
    Found 1-bit register for signal <ma2sa_rd_d1>.
    Found 1-bit register for signal <ma2sa_rd_flag>.
    Found 1-bit register for signal <ma2sa_rd_re>.
    Found 1-bit register for signal <ma2sa_select_d1>.
    Found 1-bit register for signal <ma2sa_select_d2>.
    Found 1-bit register for signal <ma2sa_xferack_d1>.
    Found 1-bit register for signal <mstr_burst_d1>.
    Found 1-bit register for signal <mstr_busy>.
    Found 32-bit register for signal <opb_abus_d1>.
    Found 4-bit register for signal <opb_be_d1>.
    Found 1-bit register for signal <opb_burst>.
    Found 1-bit register for signal <opb_busy_reg>.
    Found 32-bit register for signal <opb_dbus_d1>.
    Found 1-bit register for signal <opb_rnw_d1>.
    Found 1-bit register for signal <opb_select_d1>.
    Found 1-bit register for signal <opb_seqaddr_d1>.
    Found 1-bit register for signal <sa2ma_rdrdy_i>.
    Found 32-bit register for signal <sln_dbus_i>.
    Found 1-bit register for signal <sln_errack_i>.
    Found 1-bit register for signal <sln_retry_i>.
    Found 1-bit register for signal <sln_xferack_i>.
    Found 6-bit register for signal <slv_opbsm_cs>.
    Found 1-bit register for signal <valid_decode_d1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 174 D-type flip-flop(s).
Unit <slave_attachment> synthesized.


Synthesizing Unit <ipif>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <t_opb_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t_mstr_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t_mstr_burst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t_ma2sa_rd_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t_dma2ip_addr_sg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t_dma2bus_addr_sg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WrFIFO_WrCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WrFIFO_Reg_WrCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WrFIFO_Reg_RdCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WrFIFO_RdCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_Vacancy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RdFIFO_WrCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RdFIFO_Reg_WrCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RdFIFO_Reg_RdCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RdFIFO_RdCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Interrupt_WrCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Interrupt_RdCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IP_Reset_WrCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IP_Reset_RdCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA_WrCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA_RdCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <CONST_ALL_IP_BYTES_ENABLED> is used but never assigned. This sourceless signal will be automatically connected to value 1111.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Asyn_SRAM_WrCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Asyn_SRAM_RdCE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ipif> synthesized.


Synthesizing Unit <opb_ipif>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v1_23_e/hdl/vhdl/opb_ipif.vhd".
Unit <opb_ipif> synthesized.


Synthesizing Unit <opb_blk_mcvar>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_blk_mcvar_v1_00_b/hdl/vhdl/opb_blk_mcvar.vhd".
WARNING:Xst:1780 - Signal <WFIFO2IP_RdAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WFIFO2IP_Occupancy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WFIFO2IP_Empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WFIFO2IP_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WFIFO2IP_AlmostEmpty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RFIFO2IP_WrAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RFIFO2IP_Vacancy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RFIFO2IP_Full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RFIFO2IP_AlmostFull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2WFIFO_RdRestore> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2WFIFO_RdReq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2WFIFO_RdRelease> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2WFIFO_RdMark> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2RFIFO_WrRestore> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2RFIFO_WrReq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2RFIFO_WrRelease> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2RFIFO_WrMark> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2RFIFO_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IP2IP_Addr<0:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <IP2IP_Addr<13:31>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000.
WARNING:Xst:1780 - Signal <IP2DMA_TxStatus_Empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2DMA_TxLength_Full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2DMA_RxStatus_Empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2DMA_RxLength_Empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <IP2Bus_DMA_Req> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <IP2Bus_Clk> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <Bus2IP_SRAM_CE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_DMA_Ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_Burst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_BE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <opb_blk_mcvar> synthesized.


Synthesizing Unit <cond_vars_wrapper>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_manycore/design/hdl/cond_vars_wrapper.vhd".
Unit <cond_vars_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 19-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 2
 9-bit addsub                                          : 1
# Counters                                             : 4
 11-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Registers                                            : 70
 1-bit register                                        : 52
 19-bit register                                       : 1
 2-bit register                                        : 2
 32-bit register                                       : 10
 4-bit register                                        : 4
 6-bit register                                        : 1
# Comparators                                          : 4
 31-bit comparator greatequal                          : 1
 33-bit comparator greatequal                          : 1
 5-bit comparator equal                                : 2
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/slv_mstrsm_cs/FSM> on signal <slv_mstrsm_cs[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 mstr_idle       | 000
 mstr_ack        | 001
 mstr_device_sel | 010
 mstr_set_req    | 011
 mstr_wait_ack   | 100
 mstr_retry      | 101
-----------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <cond_vars/SLV_ENTITY_I/SendOut_cs/FSM> on signal <SendOut_cs[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 sendoutinit  | 000
 dataoutxferr | 001
 dataoutxferw | 010
 comparewaita | 011
 comparewaitb | 100
 nextdataout  | 101
 dataoutdone  | 110
--------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <cond_vars/SLV_ENTITY_I/Qcur_state/FSM> on signal <Qcur_state[1:6]> with sequential encoding.
---------------------------
 State         | Encoding
---------------------------
 qinit         | 000000
 quelchk       | 000001
 querdinc      | 000110
 quelinc       | 000111
 reqptrinit    | 001000
 ownptrinit    | 001010
 semtblreq     | 001001
 semtbrdw      | 001011
 thrtbreqptr   | 001100
 semtbreqptr   | 001101
 querddec      | 000010
 querddecw     | 001110
 queldec       | 001111
 semtbdeq      | 010001
 semtbdeqw     | 010101
 deqnxowndone  | 011001
 thrtbrd       | 010110
 thrtbrdw      | 010111
 semtbnxown    | 011000
 semtbdeqone   | 010000
 semtbdeqonew  | 010010
 semtbdeqoneok | 010011
 deqonedone    | 010100
 quereset      | 000100
 querstdone    | 000101
 bcrdql        | 000011
 bcrdqlw       | 011010
 bcqlcmp       | 011011
 bcsemtbdeq    | 011100
 bcsemtbdeqw   | 011101
 bchwswcmp     | 011110
 bcthrtbrd     | 011111
 bcthrtbrdw    | 100000
 bccntchk      | 100001
 bcone         | 100010
 bconeend      | 100011
---------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_module/Mst_SM_cs/FSM> on signal <Mst_SM_cs[1:3]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 wait_state       | 000
 wait_for_req     | 001
 wait_for_rdrdy   | 010
 mn_req           | 011
 burst_count_acks | 100
 check_retry_type | 101
------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cond_vars/MSC_ENTITY_I/control_sm_cs/FSM> on signal <control_sm_cs[1:3]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 init      | 000
 senddata  | 010
 burstdone | 011
 datadone  | 100
 readdata  | 001
 readdone  | 101
-----------------------
WARNING:Xst:2404 -  FFs/Latches <lock_addr_reg<0:7>> (without init value) have a constant value of 0 in block <blk_mcvar_slv>.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.
WARNING:Xst:2677 - Node <req_rel_thrID_reg_3> of sequential type is unconnected in block <blk_mcvar_slv>.
WARNING:Xst:2677 - Node <req_rel_thrID_reg_2> of sequential type is unconnected in block <blk_mcvar_slv>.
WARNING:Xst:2677 - Node <req_rel_thrID_reg_1> of sequential type is unconnected in block <blk_mcvar_slv>.
WARNING:Xst:2677 - Node <req_rel_thrID_reg_0> of sequential type is unconnected in block <blk_mcvar_slv>.
WARNING:Xst:2677 - Node <lock_addr_reg_7> of sequential type is unconnected in block <blk_mcvar_slv>.
WARNING:Xst:2677 - Node <lock_addr_reg_6> of sequential type is unconnected in block <blk_mcvar_slv>.
WARNING:Xst:2677 - Node <slv_opbsm_cs_2> of sequential type is unconnected in block <slave_attachment>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# Adders/Subtractors                                   : 6
 19-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 2
 9-bit addsub                                          : 1
# Counters                                             : 4
 11-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Registers                                            : 431
 Flip-Flops                                            : 431
# Comparators                                          : 4
 31-bit comparator greatequal                          : 1
 33-bit comparator greatequal                          : 1
 5-bit comparator equal                                : 2
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cur_status_3> (without init value) has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_0> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_1> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_2> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_3> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_4> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_5> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_6> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_7> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_8> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_9> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_10> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_22> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_21> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_20> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_19> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_18> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_17> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_16> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_15> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_14> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_13> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_12> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_xfer_reg_11> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_9> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_8> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_7> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_6> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_5> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_4> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_3> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_2> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_1> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_0> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prev_status_3> (without init value) has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_10> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_11> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_12> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_13> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_14> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_15> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_16> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_17> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_18> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_19> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_20> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_21> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_22> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_sel_i_1> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cur_status_2> in Unit <blk_mcvar_slv> is equivalent to the following FF/Latch, which will be removed : <cur_status_0> 
INFO:Xst:2261 - The FF/Latch <prev_status_2> in Unit <blk_mcvar_slv> is equivalent to the following FF/Latch, which will be removed : <prev_status_0> 
WARNING:Xst:1710 - FF/Latch <SA2MA_Retry> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sln_errack_i> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SA2MA_Error> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_out_0> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_1> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_2> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_4> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_5> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_8> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_9> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_10> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_11> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_12> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_13> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_14> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_15> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_16> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_17> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_18> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_20> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_30> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_out_31> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance bram2 in unit blk_mcvar_slv of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:2261 - The FF/Latch <addr_out_19> in Unit <blk_mcvar_slv> is equivalent to the following 2 FFs/Latches, which will be removed : <addr_out_7> <addr_out_3> 

Optimizing unit <cond_vars_wrapper> ...

Optimizing unit <blk_mcvar_msc> ...

Optimizing unit <bus2ip_amux> ...

Optimizing unit <mst_module> ...

Optimizing unit <blk_mcvar_slv> ...
WARNING:Xst:1710 - FF/Latch <cur_status_2> (without init value) has a constant value of 1 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prev_status_2> (without init value) has a constant value of 1 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <addr_out_27> in Unit <blk_mcvar_slv> is equivalent to the following FF/Latch, which will be removed : <data_out_29> 
INFO:Xst:2261 - The FF/Latch <addr_out_25> in Unit <blk_mcvar_slv> is equivalent to the following FF/Latch, which will be removed : <data_out_27> 
INFO:Xst:2261 - The FF/Latch <addr_out_26> in Unit <blk_mcvar_slv> is equivalent to the following FF/Latch, which will be removed : <data_out_28> 
INFO:Xst:2261 - The FF/Latch <addr_out_29> in Unit <blk_mcvar_slv> is equivalent to the following FF/Latch, which will be removed : <data_out_31> 
INFO:Xst:2261 - The FF/Latch <addr_out_24> in Unit <blk_mcvar_slv> is equivalent to the following FF/Latch, which will be removed : <data_out_26> 
INFO:Xst:2261 - The FF/Latch <addr_out_22> in Unit <blk_mcvar_slv> is equivalent to the following FF/Latch, which will be removed : <data_out_24> 
INFO:Xst:2261 - The FF/Latch <addr_out_28> in Unit <blk_mcvar_slv> is equivalent to the following FF/Latch, which will be removed : <data_out_30> 
INFO:Xst:2261 - The FF/Latch <addr_out_23> in Unit <blk_mcvar_slv> is equivalent to the following FF/Latch, which will be removed : <data_out_25> 
WARNING:Xst:1293 - FF/Latch <addr_out_21> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_out_21> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_out_21> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_out_21> has a constant value of 0 in block <blk_mcvar_slv>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <addr_load_and_incr> ...

Optimizing unit <srl_fifo_rbu> ...

Optimizing unit <master_attachment> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <opb_blk_mcvar> ...
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/opb_abus_d1_31> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/opb_abus_d1_30> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/bus2ip_burst_reg> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/bus2ip_devicesel_d1> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/opb_be_d1_3> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/opb_be_d1_2> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/opb_be_d1_1> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/opb_be_d1_0> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/opb_dbus_d1_3> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/opb_dbus_d1_2> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/opb_dbus_d1_1> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/opb_dbus_d1_0> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/bus2ip_devicesel_i> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/Bus2IP_Data_3> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/Bus2IP_Data_2> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/Bus2IP_Data_1> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/Bus2IP_Data_0> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/bus2ip_burst_opb_reg> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/FULL_FUNCTION_SLV_ATTACH.SLN_DBUS_FIFO/overflow_i> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/FULL_FUNCTION_SLV_ATTACH.SLN_DBUS_FIFO/FIFO_Full> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/FULL_FUNCTION_SLV_ATTACH.SLN_DBUS_FIFO/underflow_i> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_module/Bus2IP_MstError_Flag> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_module/Bus2IP_MstWrAck_ma> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_18> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/OPB_IPIF_I/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_17> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_31> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_30> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_29> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_28> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_27> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_26> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_25> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_24> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_23> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_22> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_21> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_20> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_19> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_18> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_17> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_16> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_15> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_14> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_13> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_12> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_11> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_10> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_9> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_8> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_7> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_6> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_5> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_4> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_3> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_2> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_1> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:2677 - Node <cond_vars/MSC_ENTITY_I/read_reg_0> of sequential type is unconnected in block <cond_vars_wrapper>.
WARNING:Xst:1710 - FF/Latch <cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/mstr_burst_d1> (without init value) has a constant value of 0 in block <cond_vars_wrapper>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_FDRE_Mn_BusLock> in Unit <cond_vars_wrapper> is equivalent to the following FF/Latch : <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_FDRE_Mn_SeqAddr> 
INFO:Xst:2260 - The FF/Latch <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Mn_ABus_byte_bits_vector_Generate[30].I_FDRE_Mn_ABus_byte_bits> in Unit <cond_vars_wrapper> is equivalent to the following FF/Latch : <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Mn_ABus_byte_bits_vector_Generate[31].I_FDRE_Mn_ABus_byte_bits> 
INFO:Xst:2260 - The FF/Latch <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[0].I_FDRE_Mn_BE> in Unit <cond_vars_wrapper> is equivalent to the following 3 FFs/Latches : <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[1].I_FDRE_Mn_BE> <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[2].I_FDRE_Mn_BE> <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[3].I_FDRE_Mn_BE> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 333
 Flip-Flops                                            : 333

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/cond_vars_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 159

Cell Usage :
# BELS                             : 617
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 10
#      LUT2                        : 43
#      LUT3                        : 43
#      LUT4                        : 98
#      LUT5                        : 103
#      LUT6                        : 155
#      MUXCY                       : 38
#      MUXCY_L                     : 35
#      MUXF7                       : 13
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 333
#      FD                          : 3
#      FDC                         : 4
#      FDCE                        : 19
#      FDE                         : 9
#      FDR                         : 111
#      FDRE                        : 167
#      FDRS                        : 13
#      FDS                         : 6
#      FDSE                        : 1
# RAMS                             : 1
#      RAMB16                      : 1
# Shift Registers                  : 32
#      SRL16E                      : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             333  out of  44800     0%  
 Number of Slice LUTs:                  489  out of  44800     1%  
    Number used as Logic:               457  out of  44800     1%  
    Number used as Memory:               32  out of  13120     0%  
       Number used as SRL:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    604
   Number with an unused Flip Flop:     271  out of    604    44%  
   Number with an unused LUT:           115  out of    604    19%  
   Number of fully used LUT-FF pairs:   218  out of    604    36%  
   Number of unique control sets:        40

IO Utilization: 
 Number of IOs:                         159
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    148     0%  
    Number using Block RAM only:          1

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                | Load  |
-----------------------------------+----------------------------------------------------------------------+-------+
OPB_Clk                            | NONE(cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/ma2sa_select_d1)| 366   |
-----------------------------------+----------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
OPB_Rst                            | NONE                   | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.226ns (Maximum Frequency: 191.351MHz)
   Minimum input arrival time before clock: 3.252ns
   Maximum output required time after clock: 1.671ns
   Maximum combinational path delay: 0.334ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 5.226ns (frequency: 191.351MHz)
  Total number of paths / destination ports: 8800 / 789
-------------------------------------------------------------------------
Delay:               5.226ns (Levels of Logic = 3)
  Source:            cond_vars/SLV_ENTITY_I/bram2 (RAM)
  Destination:       cond_vars/SLV_ENTITY_I/bram2 (RAM)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: cond_vars/SLV_ENTITY_I/bram2 to cond_vars/SLV_ENTITY_I/bram2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB3    19   2.180   1.072  cond_vars/SLV_ENTITY_I/bram2 (cond_vars/SLV_ENTITY_I/Q_dataout<3>)
     LUT6:I1->O            2   0.094   0.485  cond_vars/SLV_ENTITY_I/Qcur_state_FSM_FFd4-In1_SW1 (N159)
     LUT6:I5->O            9   0.094   0.524  cond_vars/SLV_ENTITY_I/Q_addr<0>2 (cond_vars/SLV_ENTITY_I/N51)
     LUT6:I5->O            1   0.094   0.336  cond_vars/SLV_ENTITY_I/Q_addr<0>118 (cond_vars/SLV_ENTITY_I/Q_addr<0>)
     RAMB16:ADDRB3             0.347          cond_vars/SLV_ENTITY_I/bram2
    ----------------------------------------
    Total                      5.226ns (2.809ns logic, 2.417ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 1529 / 599
-------------------------------------------------------------------------
Offset:              3.252ns (Levels of Logic = 3)
  Source:            OPB_xferAck (PAD)
  Destination:       cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_FDRE_Mn_BusLock (FF)
  Destination Clock: OPB_Clk rising

  Data Path: OPB_xferAck to cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_FDRE_Mn_BusLock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.094   0.715  cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_module/Mn_Select_p128 (cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_module/Mn_Select_p128)
     LUT6:I3->O           38   0.094   0.704  cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/FDRE_Reset_or00001 (cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/FDRE_Reset)
     LUT2:I0->O            2   0.094   0.341  cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_SeqAddr_BusLock_LUT2 (cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/FDRE_SeqAddr_BusLock_Reset)
     FDRE:R                    0.573          cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_FDRE_Mn_BusLock
    ----------------------------------------
    Total                      3.252ns (1.492ns logic, 1.760ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 81 / 76
-------------------------------------------------------------------------
Offset:              1.671ns (Levels of Logic = 1)
  Source:            cond_vars/SLV_ENTITY_I/Qcur_state_FSM_FFd6 (FF)
  Destination:       Sema_Rst_Ack (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: cond_vars/SLV_ENTITY_I/Qcur_state_FSM_FFd6 to Sema_Rst_Ack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            64   0.471   1.106  cond_vars/SLV_ENTITY_I/Qcur_state_FSM_FFd6 (cond_vars/SLV_ENTITY_I/Qcur_state_FSM_FFd6)
     LUT5:I0->O            0   0.094   0.000  cond_vars/SLV_ENTITY_I/Qcur_state_FSM_Out21 (Sema_Rst_Ack)
    ----------------------------------------
    Total                      1.671ns (0.565ns logic, 1.106ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.334ns (Levels of Logic = 1)
  Source:            OPB_select (PAD)
  Destination:       Sln_xferAck (PAD)

  Data Path: OPB_select to Sln_xferAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            0   0.094   0.000  cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/Sln_xferAck1 (Sln_xferAck)
    ----------------------------------------
    Total                      0.334ns (0.334ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 31.81 secs
 
--> 


Total memory usage is 742496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  523 (   0 filtered)
Number of infos    :   19 (   0 filtered)

