// Seed: 570554081
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
  wire id_4;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd17
) (
    output wire id_0,
    input supply1 _id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6
);
  logic [-1 : 1] id_8;
  ;
  wire [id_1 : -1 'd0] id_9;
  parameter id_10 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10
  );
  wire id_11;
  parameter id_12 = id_10;
  assign id_3  = (1);
  assign id_11 = id_9;
endmodule
