<!DOCTYPE html><html lang="en"><head>
	<title>One Stop Shop Reports</title>
	<meta charset="utf-8">
	<meta name="description" content="">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <link rel="stylesheet" type="text/css" href="./5736_Silver_files/bootstrap.css">
	
    
    <link href="/templates/css/showLoading.css" rel="stylesheet" type="text/css">
    
    
</head>
<body>
	<div id="content">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"><title>Test Report</title>
<link rel="stylesheet" type="text/css" href="./5736_Silver_files/report_frame.css">
    <div class="panel-group" id="main-panel-group">
        <script>
            jQuery(document).ready(function ($) {
                if('True' == 'True' && '0' == '1' ){
                uniteTable(sw_table, 2);
                autoRowSpan(sw_table, 0);
                }
            });
            $('.CollapseBtn').click(function(){
                var btn = $(this),
                on = 'not-collapsed',
                off = 'collapsed';
                console.log("CollapseBtn!")
                //这里通过切换按钮中图标的类来控制出现不同的按钮图标，每次点击来回切换声音开关图标
                if(btn.hasClass('not-collapsed')) {
                    btn.removeClass('not-collapsed');
                    btn.addClass('collapsed');
                }else if(btn.hasClass('collapsed')) {
                    btn.removeClass('collapsed');
                    btn.addClass('not-collapsed');
                }else {
                    btn.addClass('not-collapsed');
                }
            });
            function init_cases_domain_bars(div_id){
                if(div_id == 'cases_domain_chart'){
                    var domains = 'Power Management,FPGA';
                    var pass_data = '4,6';
                    var fail_data = '2,0';
                    var block_data = '0,0';
                    var norun_data = '0,0';}
                else{
                    var domains = '';
                    var pass_data = '';
                    var fail_data = '';
                    var block_data = '';
                    var norun_data = '';
                }
                domains = domains.split(',');
                pass_data = pass_data.split(',');
                fail_data = fail_data.split(',');
                block_data = block_data.split(',');
                norun_data = norun_data.split(',');
                for(var j=0; j<pass_data.length; j++){
                    pass_data[j] = parseInt(pass_data[j]);
                }
                for(var j=0; j<fail_data.length; j++){
                    fail_data[j] = parseInt(fail_data[j]);
                }
                for(var j=0; j<block_data.length; j++){
                    block_data[j] = parseInt(block_data[j]);
                }
                for(var j=0; j<norun_data.length; j++){
                    norun_data[j] = parseInt(norun_data[j]);
                }
                series = [
                             {name:'NoRun',data:norun_data,color:'#717171'},
                             {name:'Block',data:block_data,color:'#ffae00'},
                             {name:'Fail',data:fail_data,color:'#fd4f02'},
                             {name:'Pass',data:pass_data,color:'#6fd007'}
                         ];
                if (1 == 2){
                    if(div_id == 'cases_domain_chart'){
                        var title_name = 'Purley_FPGA Silver Validation Result'
                    }else{
                        var title_name = ' Silver Validation Result'
                    }
                }else{
                    var title_name = 'Purley-FPGA Server SKX H0/LBG B1 Silver Validation Result'
                }
                $('#'+div_id).highcharts({
                    chart: {
                        type: 'column'
                    },
                    title: {
                        text: title_name
                    },
                    credits:{enabled: false},
                    xAxis: {
                        categories: domains
                    },
                    yAxis: {
                        min: 0,
                        title: {
                            text: 'Pass Rate'
                        }
                    },
                    tooltip: {
                        pointFormat: '<span style="color:{series.color}">{series.name}</span>: <b>{point.y}</b> ({point.percentage:.0f}%)<br/>',
                        shared: true
                    },
                    plotOptions: {
                        column: {
                            stacking: 'percent'
                        }
                    },
                    series: series
                });
            }
            function init_cases_pie(div_id){
                if(div_id == 'cases_pie_chart'){
                    var pie_data = [
                                    {name:'Pass',y:parseInt('10'),selected:true,sliced:true,color:'#6fd007'},
                                    {name:'Fail',y:parseInt('2'),color:'#fd4f02'},
                                    {name:'Block',y:parseInt('0'),color:'#ffae00'},
                                    {name:'NoRun',y:parseInt('0'),color:'#717171'}
                               ];
                }
                else{
                    var pie_data = [
                                    {name:'Pass',y:parseInt(''),selected:true,sliced:true,color:'#6fd007'},
                                    {name:'Fail',y:parseInt(''),color:'#fd4f02'},
                                    {name:'Block',y:parseInt(''),color:'#ffae00'},
                                    {name:'NoRun',y:parseInt(''),color:'#717171'}
                               ];
                }
                if (1 == 2){
                    if(div_id == 'cases_pie_chart'){
                        var title_name = 'Purley_FPGA Silver Validation Result'
                    }else{
                        var title_name = ' Silver Validation Result'
                    }
                }else{
                    var title_name = 'Purley-FPGA Server SKX H0/LBG B1 Silver Validation Status'
                }
                $('#'+div_id).highcharts({
                    chart: {
                        plotBackgroundColor: null,
                        plotBorderWidth: null,
                        plotShadow: false,
                        type: 'pie'
                    },
                    title: {
                        text: title_name
                    },
                    credits:{enabled: false},
                    tooltip: {
                        pointFormat: '{series.name}: <b>{point.percentage:.1f}</b>'
                    },
                    plotOptions: {
                        pie: {
                            allowPointSelect: true,
                            cursor: 'pointer',
                            dataLabels: {
                                enabled: false
                            },
                            showInLegend: true
                        }
                    },
                    series: [{
                        name: 'Cases',
                        colorByPoint: true,
                        data: pie_data
                    }]
                });
            }
            function init_whql_cases_pie(div_id){
                var pie_data = [
                                    {name:'Pass',y:parseInt(''),selected:true,sliced:true,color:'#6fd007'},
                                    {name:'Fail',y:parseInt(''),color:'#fd4f02'},
                                    {name:'Block',y:parseInt(''),color:'#ffae00'},
                                    {name:'NoRun',y:parseInt(''),color:'#717171'}
                               ];
                title_name = 'Purley-FPGA WHQL Validation Status'
                $('#'+div_id).highcharts({
                    chart: {
                        plotBackgroundColor: null,
                        plotBorderWidth: null,
                        plotShadow: false,
                        type: 'pie',
                        height: 300
                    },
                    title: {
                        text: title_name
                    },
                    legend: {
                        align: "right",
                        verticalAlign: "middle",
                        layout:"vertical"
                    },
                    credits:{enabled: false},
                    tooltip: {
                        pointFormat: '{series.name}: <b>{point.percentage:.1f}</b>'
                    },
                    plotOptions: {
                        pie: {
                            allowPointSelect: true,
                            cursor: 'pointer',
                            dataLabels: {
                                enabled: false
                            },
                            showInLegend: true
                        }
                    },
                    series: [{
                        name: 'Cases',
                        colorByPoint: true,
                        data: pie_data
                    }]
                });
            }
            function init_cases_pass_rate_history(div_id){
                if(div_id == 'cases_history_chart'){
                    var ww_names = '2016 WW40,2016 WW42,2016 WW43,2016 WW44,2016 WW45,2016 WW46,2016 WW47,2016 WW48,2016 WW49,2016 WW50,2016 WW51,2016 WW52,2016 WW53,2017 WW01,2017 WW02,2017 WW03,2017 WW04,2017 WW06,2017 WW07,2017 WW08,2017 WW09,2017 WW10,2017 WW11,2017 WW12';
                    var history_passrate = 'null,90.91%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,84.62%,84.62%,84.62%,83.33%,83.33%,83.33%,83.33%,83.33%';
                }else{
                     var ww_names = '';
                    var history_passrate = '';
                }
                ww_names = ww_names.split(',');
                history_passrate = history_passrate.split(',');
                for(var j=0; j<history_passrate.length; j++){
                    if(history_passrate[j]=='null'){
                        history_passrate[j] = null;
                    }else{
                        history_passrate[j] = parseFloat(history_passrate[j]);
                    }
                }
                if (1 == 2){
                    if(div_id == 'cases_history_chart'){
                        var title_name = 'Purley_FPGA Silver Analysis PASS%'
                    }else{
                        var title_name = ' Silver Analysis PASS%'
                    }
                }else{
                    var title_name = 'Purley-FPGA Server SKX H0/LBG B1 Silver Analysis PASS%'
                }
                $('#'+div_id).highcharts({
                    chart: {
                        type: 'line'
                    },
                    title: {
                        text: title_name
                    },
                    credits:{enabled: false},
                    xAxis: {
                        categories: ww_names
                    },
                    yAxis: {
                        title: {
                            text: 'Pass Rate'
                        },
                        min:0,
                        max:100,
                        labels: {formatter:function(){return this.value + " %";}},
                    },
                    plotOptions: {
                        line: {
                            dataLabels: {
                            enabled: true
                            },
                        enableMouseTracking: false,
                        },
                        series: { connectNulls: true}
                    },
                    tooltip: {valueSuffix: '%'},
                    series: [{
                        name: 'Silver',
                        data: history_passrate
                    }]
                });
            }
            $(function () {
                init_cases_domain_bars('cases_domain_chart');
                init_cases_pie('cases_pie_chart');
                init_cases_pass_rate_history('cases_history_chart');
                if(0 == 1){
                    init_whql_cases_pie('whql_pie_chart')
                }
                if (1 == 2)
                {
                    init_cases_domain_bars('cases_domain_chart_2');
                    init_cases_pie('cases_pie_chart_2');
                    init_cases_pass_rate_history('cases_history_chart_2');
                }
                if(0 == 1)
                {
                    var pnp_result = {"Performance": {}, "Power": {}}
                    for (var object  in pnp_result)
                    {
                        var ratio = pnp_result[object].ratio;
                        var case_name =  pnp_result[object].case_name;
                        var categories_data = pnp_result[object].categories
                        var series_data = new Array();
                        for(var i=0; i<ratio.length; i++)
                        {
                            var is_null = 1
                            dict = {};
                            dict['name'] = case_name[i];
                            for(var k=0; k < ratio[i].length; k++)
                            {
                                if(ratio[i][k] == -1)
                                {
                                    ratio[i][k] = null;
                                }else{
                                    is_null = 0
                                }
                            }
                            dict['data'] = ratio[i];
                            if(is_null == 0){
                                series_data.push(dict)}
                        }
                        var chart1;
                        var xAxis_list = new Array();
                        if(pnp_result[object].target_ww == 'WW00'){
                            title_content = object + ' Trend-- WWn to Target Ratio'
                        }else{
                            title_content = object + ' Trend-- WWn to ' + pnp_result[object].target_ww + ' ' +  pnp_result[object].target_cpu +' Ratio'
                        }
                        $('#'+object + '_highcharts').highcharts({
                            title:  {text: title_content},
                            xAxis: {categories: categories_data ,
                                    labels: {rotation:30,y:45}
                            },
                            yAxis: {title: {text: object},
                                                    labels: {formatter:function(){return this.value + " %";}},
                                                    plotLines: [{value: 0, width: 1, color: '#808080'}]
                                                    },
                            tooltip: {valueSuffix: '%'},
                            credits:{enabled: false},
                            plotOptions: {series: { connectNulls: true}, spline : {dataLabels: {enabled: true},enableMouseTracking: true}},
                            series: series_data
                        });
                    }
                }
            });
            $(document).ready(function () {
                
                    $("#title_banner").load('/test_report/title_banner/Purley-FPGA/Silver/');
                
            });
        </script>
        <div id="title_banner" style="margin-left:-4px">
    
<div class="banner-title" style="border:0;margin:0 0 0 -4px;width:950px;background-image: url('/templates/images/Silver.png')">
            <p></p>
            
                <h1 style="padding:20px 150px 0 0; font-size: 24px; color: blue;">Purley-FPGA Server SKX H0/LBG B1 Silver Release Announcement</h1>
            
                <p style="padding:0 150px 20px 0;margin-bottom: 0; font-size: 14px; color: blue;">[ Intel Use Only – Intel Confidential ]</p>
</div>
</div>
        <div style="width:600px">
        
        <table class="DetailTable">
            <tbody><tr>
                
                <td width="200px" style="background-color:#DBDBDB;">Silver: Basic Test Coverage</td>
                <td width="200px">Gold: Medium Test Coverage</td>
                <td width="200px">BKC: Full Test Coverage</td>
                
                
                
            </tr>
        </tbody></table>
        
        </div>
        <table width="100%" class="ReportHead">
            <tbody><tr>
                
                    <td>
                
                
                    
                     <!--<p style="text-align:left;margin-bottom:0px">Purley-FPGA Server SKX H0/LBG B1 Silver Release Announcement - 2017 WW12 (BKC #17)</p>-->
                    <p style="text-align:left;margin-bottom:0px">2017 WW12 Purley-FPGA Server SKX H0/LBG B1 Silver Release Announcement (BKC #17)</p>
                    
                
                <p style="color:black;font-size:13px;text-align:left">DEG Platform Integration Team</p>
                
                </td>
            </tr>
        </tbody></table>
        <p class="sh3" style="width:100%">The DEG platform Integration team announces the release of <font style="font-weight:bold">2017 WW12 Purley-FPGA Server SKX H0/LBG B1 Silver release package</font> for Intel internal use. The release is based on OS of
            
                RHEL7.3
             server. The auto-installer packages are available in the Artifactory server (both SH site and OR site). Any questions please contact <a href="mailto:ling.bei@intel.com">Bei, Ling</a>.</p>
        <table class="DetailTable" width="100%">
            <tbody><tr>
                <th width="20%">Auto Installer</th>
                <th width="40%">SH Artifactory Server</th>
                <th width="40%">OR Artifactory Server</th>
            </tr>
            
            <tr>
                <td width="20%">RHEL7.3</td>
                <td width="40%"><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/Purley_FPGA/2017WW12/WithoutOS_BKC-FPGA_RHEL7.3_62.115613.115498-2017WW12.zip" style="color:#0071c5">WithoutOS_BKC-FPGA_RHEL7.3_62.115613.115498-2017WW12.zip</a>
               
                                <br><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/OS/RHEL/RHEL7.3Serverx86_64.zip" style="color:#0071c5">RHEL7.3Serverx86_64.zip</a>
                                </td>
                <td width="40%"><a href="https://ubit-artifactory-or.intel.com/artifactory/DEG-Purley-sh-cache/Release/Purley_FPGA/2017WW12/WithoutOS_BKC-FPGA_RHEL7.3_62.115613.115498-2017WW12.zip" style="color:#0071c5">WithoutOS_BKC-FPGA_RHEL7.3_62.115613.115498-2017WW12.zip</a>
                   
                                <br><a href="https://ubit-artifactory-or.intel.com/artifactory/DEG-Purley-sh-cache/Release/OS/RHEL/RHEL7.3Serverx86_64.zip" style="color:#0071c5">RHEL7.3Serverx86_64.zip</a>
                                </td>
            </tr>
            
            
        </tbody></table>
        <div><p class="sh3" style="width:100%">*Note: Please select the server which is closer to your region to get the better data accessing/downloading performance</p></div>
        <br>
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  Summary </span>
                <div class="FoldIcon" style="display: none">
                    <div class="CollapseBtn not-collapsed" data-toggle="collapse" href="#collapseSummary"></div>
                </div>
            </div>
            <div id="collapseSummary" class="panel-collapse collapse in">
                <div class="panel-body">
                    <table class="DetailTable" width="100%">
                        
                        <tbody><tr>
                            <td>
                                <h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;"><span style="line-height: 15.55pt; font-family: inherit;"><span lang="EN-GB" style="font-family: Calibri, sans-serif;"><p class="wordsection1" style="margin: 0in 0in 0pt; line-height: 15.55pt; text-indent: 1.2pt;"><u style="line-height: 15.55pt; text-indent: 1.2pt; color: inherit; font-family: inherit;"><span lang="EN-GB">Test Result:</span></u><br></p></span></span></h4><h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;"><span style="font-family: "Intel Clear",sans-serif; mso-fareast-font-family: "Times New Roman";"></span></h4><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><span style="color: rgb(51, 51, 51); font-family: Symbol;">·</span><span style="color: rgb(51, 51, 51); font-size: 7pt;">      
</span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">Finish Silver test execution
on RHEL7.3-BU2. Please visit<span class="apple-converted-space"> </span></span><span style="font-family: "Intel Clear", sans-serif;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2554437"><span style="font-family: Calibri, sans-serif;">HPQC</span></a></span><span class="apple-converted-space"><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;"> </span></span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">for test details. Refer to the <a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/Purley/InstallationGuide/" target="_blank">installation guide</a> for
the BKC package installation</span></h4><h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;">
<p class="MsoNormal"><i><span style="font-family: "Calibri",sans-serif; font-size: 10pt;"> </span><span style="font-family: "Intel Clear", sans-serif; font-size: 10pt;">   </span></i><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: Symbol;">·</span><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: inherit; font-size: 7pt;">      
</span><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: Calibri, sans-serif;">Purley<span class="apple-converted-space"> FPGA</span> (RP</span><span class="apple-converted-space" style="color: inherit; text-indent: -0.25in; font-family: inherit;"><span style="color: rgb(31, 73, 125); font-family: Calibri, sans-serif;"> </span></span><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: Calibri, sans-serif;">Board:</span><span class="apple-converted-space" style="color: inherit; text-indent: -0.25in; font-family: inherit;"><span style="color: rgb(31, 73, 125); font-family: Calibri, sans-serif;"> </span></span><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: Calibri, sans-serif;">Neon City FPGA)</span></p></h4><h4 style="margin: 0in 0in 0pt 72.6pt; line-height: 15.55pt; text-indent: -18.6pt;"><span style="color: rgb(51, 51, 51); font-family: "Courier New";">o</span><span style="color: rgb(51, 51, 51); font-family: "Intel Clear", sans-serif; font-size: 7pt;">   </span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">Total test cases: 12</span><span style="font-family: Calibri, sans-serif;">; Passed test  cases is 10 and pass rate is 83.33<span style="color: rgb(51, 51, 51);">%. </span></span></h4><h4 style="margin: 0in 0in 0pt 72.6pt; line-height: 15.55pt; text-indent: -18.6pt;"><span style="font-family: "Intel Clear", sans-serif;"></span></h4><h4 style="margin: 0in 0in 0pt 72.6pt; line-height: 15.55pt; text-indent: -18.6pt;"><span style="color: rgb(51, 51, 51); font-family: "Courier New";">o</span><span style="color: rgb(51, 51, 51); font-size: 7pt;">  
</span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">Test coverage:  </span><span style="font-family: "Intel Clear", sans-serif;"></span></h4><h4 style="margin: 0in 0in 0pt 1in; line-height: 15.55pt; text-indent: -3.3pt;"><span style="color: rgb(51, 51, 51); font-family: "Intel Clear", sans-serif; font-size: 11pt;">SKX-FPGA H0 VIS/LBG-4 </span><span style="font-family: "Intel Clear", sans-serif; font-size: 11pt;">B1:<span style="color: rgb(51, 51, 51);"> </span>Run full BKC test case  and P&P test<span style="color: rgb(31, 73, 125);"></span></span></h4><div><h4 style="margin: 0in 0in 0pt 1in; color: rgb(34, 34, 34); line-height: 15.55pt; text-indent: -3.3pt; font-family: "Intel Clear", Arial, sans-serif;"><span style="color: rgb(51, 51, 51); font-family: "Intel Clear", sans-serif; font-size: 11pt;">SKX-FPGA H0 VIS/LBG-T </span><span style="font-family: "Intel Clear", sans-serif; font-size: 11pt;">B1:<span style="color: rgb(51, 51, 51);"> </span>Run QAT test case</span></h4></div><div><h4 style="margin: 0in 0in 0pt 1in; color: rgb(34, 34, 34); line-height: 15.55pt; text-indent: -3.3pt; font-family: "Intel Clear", Arial, sans-serif;"><span style="color: rgb(51, 51, 51); font-family: "Intel Clear", sans-serif; font-size: 11pt;">SKX-FPGA B0 ES2/LBG-4 </span><span style="font-family: "Intel Clear", sans-serif; font-size: 11pt;">B1:<span style="color: rgb(51, 51, 51);"> </span>Run boot up test and AAL test case</span></h4></div><div><div><br></div><p class="MsoNormal" style="line-height: 15.55pt;"><b style="color: inherit; line-height: 15.55pt; font-family: inherit; font-size: 18px;"><u><span lang="EN-GB" style="color: rgb(51, 51, 51); font-family: "Calibri",sans-serif; font-size: 13.5pt; mso-ansi-language: EN-GB;">Sighting Update:</span></u></b><br></p></div><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><span style="color: rgb(51, 51, 51); font-family: Symbol;">·  </span>Key Sightings:</h4>
<br><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:55.8pt;
margin-bottom:.0001pt;text-indent:-18.6pt;line-height:15.55pt"><span style="font-size: 11pt; font-family: "Intel Clear", sans-serif;">[2016_WW44
BKC][BIOS:106_D11][Neon city FPGA]Occasionally cat error and hang at code 'A9'
during warmboot cycling tests </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2744622"><span style="font-size: 11pt; font-family: "Intel Clear", sans-serif;">5345509</span></a><o:p></o:p></h4>
<h4 style="margin:0in;margin-bottom:.0001pt;text-indent:32.7pt;line-height:
15.55pt"><span style="font-size: 11pt; font-family: "Intel Clear", sans-serif;"> <span style="color:#1F497D"> </span>[2017_WW04
BKC][BIOS 119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to
H0 QM38,the MLC memory local idle latency increased 28.57% (from 65.8ns to
84.6ns) </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2744629"><span style="font-size: 11pt; font-family: "Intel Clear", sans-serif;">5345867</span></a><o:p></o:p></h4>
<h4 style="margin:0in;margin-bottom:.0001pt;text-indent:32.7pt;line-height:
15.55pt"><span style="font-size: 11pt; font-family: "Intel Clear", sans-serif; color: rgb(31, 73, 125);">  </span><span style="font-size: 11pt; font-family: "Intel Clear", sans-serif;">[2017_WW04 BKC][BIOS
119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,MLC
memory remote idle latency increased 9.25% (from 135.2ns to 147.7ns) </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2744630"><span style="font-size: 9.5pt; font-family: "Intel Clear", sans-serif; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;">5345868</span></a><span style="font-size: 10pt; font-family: "Intel Clear", sans-serif;"> </span><span style="font-size:10.0pt;font-family:"Intel Clear",sans-serif">   </span></h4><h4 style="margin:0in;margin-bottom:.0001pt;text-indent:32.7pt;line-height:
15.55pt"><span style="font-size:13.5pt;
font-family:"Intel Clear",sans-serif"> </span> <span style="color: inherit; font-family: inherit; text-indent: -18.6pt;">    </span><span style="color: inherit; font-size: 13.5pt; text-indent: 32.7pt; line-height: 15.55pt; font-family: "Intel Clear", sans-serif;"> </span></h4><h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;">
</h4><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><span style="color: rgb(51, 51, 51); font-family: Symbol;">·</span><span style="color: rgb(51, 51, 51); font-size: 7pt;">       </span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;"> Full sighting list can be found<span class="apple-converted-space"> </span></span><span style="color: rgb(51, 51, 51);"><a style="font-family: Calibri, sans-serif;" href="http://targetmailer.intel.com/TMService/Redir.aspx?ID=2554441">in HSD</a></span></h4><div><br></div><div><span style="font-family: "Intel Clear", sans-serif; font-weight: bold; text-decoration: underline;">Known Issue/Errata:</span></div><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><br></h4><div><p class="MsoListParagraph" style="text-indent: -0.25in;"><span style="font-family: Symbol; font-size: 10pt;">·</span><span style="font-family: "Times New Roman",serif; font-size: 7pt;">        </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701996"><span style="font-family: "Intel Clear", sans-serif; font-size: 10pt;">5345546</span></a><span style="font-family: "Intel Clear",sans-serif; font-size: 10pt;"> [2016_WW45 BKC][BIOS:107_D07][Neon city FPGA]WOL
function is still working when disabled in BIOS.   </span><o:p></o:p></p>
<p class="MsoListParagraph"><span style="font-family: "Intel Clear",sans-serif; font-size: 10pt;">Status:
 No fix . Purley-FPGA is aligned with Purley-2S/4S Launch collateral.
Details can be found </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701996"><span style="font-family: "Intel Clear", sans-serif; font-size: 10pt;">5345546</span></a><span style="font-family: "Intel Clear", sans-serif; font-size: 10pt;"> in HSD</span><o:p></o:p></p><p class="MsoListParagraph"><span style="font-family: "Intel Clear", sans-serif; font-size: 10pt;"><br></span></p>
<p class="MsoListParagraph" style="text-indent: -0.25in;"><span style="font-family: Symbol; font-size: 10pt;">·</span><span style="font-family: "Times New Roman",serif; font-size: 7pt;">        </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701997"><span style="font-family: "Intel Clear", sans-serif; font-size: 10pt;">5345493</span></a><span style="font-family: "Intel Clear",sans-serif; font-size: 10pt;"> [2016_WW43 BKC][BIOS:105_D11][Neon city FPGA]
Entering "Platform Configuration -> PCH Configuration" resets
other saved change.  </span><o:p></o:p></p>
<p class="MsoListParagraph"><span style="font-family: "Intel Clear",sans-serif; font-size: 10pt;">Status:
 No fix . Purley-FPGA is aligned with Purley2S/4S Launch collateral.
Details can be found </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701997"><span style="font-family: "Intel Clear", sans-serif; font-size: 10pt;">5345493</span></a><span style="font-family: "Intel Clear",sans-serif; font-size: 10pt;"> in HSD</span></p><p class="MsoListParagraph"><span style="font-family: "Intel Clear",sans-serif; font-size: 10pt;"><br></span></p><p class="MsoListParagraph"><span style="color: inherit; text-indent: -0.25in; font-family: "Times New Roman", serif; font-size: 7pt;"> </span><a style="text-indent: -0.25in; font-family: inherit; font-size: 18px; background-color: rgb(255, 255, 255);" href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701998"><span style="font-family: "Intel Clear", sans-serif; font-size: 10pt;">5345843</span></a><span style="color: inherit; text-indent: -0.25in; font-family: "Intel Clear", sans-serif; font-size: 10pt;"> [2017_WW03
BKC][BIOS:118_R01][Neon city FPGA] P3V3 voltage on Purley-FPGA boards is 1.1V
when system under S5 state </span></p><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><o:p></o:p></h4>
<p class="MsoListParagraph"><span style="font-family: "Intel Clear",sans-serif; font-size: 10pt;">Status:
No fix. Details can be found </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701998"><span style="font-family: "Intel Clear", sans-serif; font-size: 10pt;">5345843</span></a><span style="font-family: "Intel Clear",sans-serif; font-size: 10pt;"> in HSD</span>  </p></div><div><span style="color: rgb(51, 51, 51); font-family: "Intel Clear", sans-serif;"><br></span></div>
                                </td>
                        </tr>
                        
                     </tbody></table>
                </div>
            </div>
        </div>
        <br>
    <!--     <span class="sh2">&nbsp Key Sightings: </span>
             <table class="MsoNormalTable">
                 <tr>
                    <th width="7%">ID</th>
                    <th width="93%">Title</th>
                 </tr>
                 
                 <tr >
                     
                        <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345509">5345509</a></td>
                     
                     <td style="text-align:left;">[2016_WW44 BKC][BIOS:106_D11][Neon city FPGA]Cat error and hang at code 'A9' during warmboot cycling tests</td>
                 </tr>
                 
                 <tr >
                     
                        <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345867">5345867</a></td>
                     
                     <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,the MLC memory local idle latency increased 28.57% (from 65.8ns to 84.6ns)</td>
                 </tr>
                 
                 <tr >
                     
                        <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345868">5345868</a></td>
                     
                     <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,MLC memory remote idle latency increased 9.25% (from 135.2ns to 147.7ns)</td>
                 </tr>
                 
                 
             </table><br/> -->
        
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  Key Sightings </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseKeySightings"></div>
                </div>
            </div>
            <div id="collapseKeySightings" class="panel-collapse collapse ">
                <div class="panel-body">
                    
                    <table class="MsoNormalTable">
                        <tbody><tr>
                            <th width="5%">ID</th>
                            <th width="25%">Title</th>
                            <th width="7%">Priority</th>
                            <th width="7%">Severity</th>
                            <th width="7%">Owner</th>
                            <th width="20%">Note</th>
                            <th width="7%">Status</th>
                            <th width="10%">Subsystem</th>
                            <th width="12%">Promoted ID</th>
                        </tr>
                        
                            
                                <tr style="background-color:#eb9316">
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345509">5345509</a></td>
                                
                                <td style="text-align:left;">[2016_WW44 BKC][BIOS:106_D11][Neon city FPGA]Cat error and hang at code 'A9' during warmboot cycling tests</td>
                                <td>P1</td>
                                <td>2 High</td>
                                <td>taylorke</td>
                                <td>Pending for FPGA BBS debugging.</td>
                                <td>Assigned</td>
                                <td></td>
                                <td>
                                    
                                        
                                            
                                                    <p>N/A</p>
                                                
                                        
                                    
                                </td>
                                </tr>
                            
                        
                            
                                <tr style="background-color:#eb9316">
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345867">5345867</a></td>
                                
                                <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,the MLC memory local idle latency increased 28.57% (from 65.8ns to 84.6ns)</td>
                                <td>P2</td>
                                <td>2 High</td>
                                <td>bgbest</td>
                                <td>With test patch it has been fixed and waiting for official release.</td>
                                <td>Assigned</td>
                                <td>uCode</td>
                                <td>
                                    
                                        
                                            
                                                    <p>N/A</p>
                                                
                                        
                                    
                                </td>
                                </tr>
                            
                        
                            
                                <tr style="background-color:#eb9316">
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345868">5345868</a></td>
                                
                                <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,MLC memory remote idle latency increased 9.25% (from 135.2ns to 147.7ns)</td>
                                <td>P2</td>
                                <td>2 High</td>
                                <td>bgbest</td>
                                <td>With test patch it has been fixed and waiting for official release.</td>
                                <td>Assigned</td>
                                <td>uCode</td>
                                <td>
                                    
                                        
                                            
                                                    <p>N/A</p>
                                                
                                        
                                    
                                </td>
                                </tr>
                            
                        
                    </tbody></table><br>
                    
                </div>
            </div>
        </div>
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  New Sightings </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseNewSightings"></div>
                </div>
            </div>
            <div id="collapseNewSightings" class="panel-collapse collapse ">
                <div class="panel-body">
                    
                    <p>  N/A</p>
                    
                </div>
            </div>
        </div>
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  Existing Sightings </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseExistingSightings"></div>
                </div>
            </div>
            <div id="collapseExistingSightings" class="panel-collapse collapse ">
                <div class="panel-body">
                
                <table class="MsoNormalTable" width="100%">
                    <tbody><tr>
                        <th width="5%">ID</th>
                        <th width="45%">Title</th>
                        <th width="7%">Priority</th>
                        <th width="7%">Severity</th>
                        <th width="7%">Owner</th>
                        <th width="7%">Status</th>
                        <th width="10%">Subsystem</th>
                        <th width="12%">Promoted ID</th>
                    </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345509">5345509</a></td>
                                
                                <td style="text-align:left;">[2016_WW44 BKC][BIOS:106_D11][Neon city FPGA]Cat error and hang at code 'A9' during warmboot cycling tests</td>
                                <td>P1</td>
                                <td>2 High</td>
                                <td>taylorke</td>
                                <td>Assigned</td>
                                <td></td>
                                <td>
                                    
                                        
                                            
                                                <p>N/A</p>
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345867">5345867</a></td>
                                
                                <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,the MLC memory local idle latency increased 28.57% (from 65.8ns to 84.6ns)</td>
                                <td>P2</td>
                                <td>2 High</td>
                                <td>bgbest</td>
                                <td>Assigned</td>
                                <td>uCode</td>
                                <td>
                                    
                                        
                                            
                                                <p>N/A</p>
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345868">5345868</a></td>
                                
                                <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,MLC memory remote idle latency increased 9.25% (from 135.2ns to 147.7ns)</td>
                                <td>P2</td>
                                <td>2 High</td>
                                <td>bgbest</td>
                                <td>Assigned</td>
                                <td>uCode</td>
                                <td>
                                    
                                        
                                            
                                                <p>N/A</p>
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345719">5345719</a></td>
                                
                                <td style="text-align:left;">[2016_WW50 BKC][BIOS:112_D10][Neon city FPGA]After running CPU workload with PTU , CPU QL66 and QM38's frequency is stuck@800MHz and it is lower than Pn.</td>
                                <td>P2</td>
                                <td>3 Medium</td>
                                <td>kdakdemi</td>
                                <td>Assigned</td>
                                <td>Silicon</td>
                                <td>
                                    
                                        
                                            
                                                <p>N/A</p>
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345866">5345866</a></td>
                                
                                <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38, the MP Linpack score dropped 6.47% (from 1453.7Gflops/s to 1359.6 Gflops/s)</td>
                                <td>P2</td>
                                <td>3 Medium</td>
                                <td>bgbest</td>
                                <td>Assigned</td>
                                <td></td>
                                <td>
                                    
                                        
                                            
                                                <p>N/A</p>
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5346009">5346009</a></td>
                                
                                <td style="text-align:left;">[2017_WW11 BKC][BIOS:126_R06][Neon city FPGA]P-state can’t change and power can’t reduction when we set P state to max.</td>
                                <td>P2</td>
                                <td>3 Medium</td>
                                <td>xuewenxi</td>
                                <td>Assigned</td>
                                <td>BIOS</td>
                                <td>
                                    
                                        
                                            
                                                
                                                    
                                                        <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345996">5345996</a></p>
                                                    
                                                
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5346014">5346014</a></td>
                                
                                <td style="text-align:left;">[2017_WW11 BKC][BIOS:126_R06][Neon city FPGA]System can't go into S4,after plug  an NVMe card ,install RSTe driver and enable VMD in BIOS setting.</td>
                                <td>P2</td>
                                <td>3 Medium</td>
                                <td>arejment</td>
                                <td>Assigned</td>
                                <td>OS/Driver</td>
                                <td>
                                    
                                        
                                            
                                                <p>N/A</p>
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5346017">5346017</a></td>
                                
                                <td style="text-align:left;">[2017_WW11 BKC][BIOS:126_R06][Neon city FPGA]Caterr and POST code displaying 72 when boot from S5 with FPGA disabled.</td>
                                <td>P2</td>
                                <td>3 Medium</td>
                                <td>xuewenxi</td>
                                <td>Assigned</td>
                                <td></td>
                                <td>
                                    
                                        
                                            
                                                <p>N/A</p>
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345803">5345803</a></td>
                                
                                <td style="text-align:left;">[2016_WW52 BKC][BIOS:114_R09][Neon city FPGA]MCE error found after system reboot</td>
                                <td>P3</td>
                                <td>3 Medium</td>
                                <td>bgbest</td>
                                <td>Assigned</td>
                                <td>Silicon</td>
                                <td>
                                    
                                        
                                            
                                                
                                                    
                                                        <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345847">5345847</a></p>
                                                    
                                                
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345853">5345853</a></td>
                                
                                <td style="text-align:left;">[2017_WW04 BKC][BIOS:119_R05][Neon city FPGA]After running CPU workload by PTU , CPU QM39 and QM3A's frequency can’t be turboed.</td>
                                <td>P3</td>
                                <td>3 Medium</td>
                                <td>kdakdemi</td>
                                <td>Assigned</td>
                                <td>uCode</td>
                                <td>
                                    
                                        
                                            
                                                <p>N/A</p>
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345917">5345917</a></td>
                                
                                <td style="text-align:left;">[2017_WW07 BKC][BIOS 0122.R07][Neon City FPGA] System occasionally stopped at text mode and can't boot into RHEL7.3 GUI during power cycling test</td>
                                <td>P3</td>
                                <td>3 Medium</td>
                                <td>xuewenxi</td>
                                <td>Assigned</td>
                                <td>OS/Driver</td>
                                <td>
                                    
                                        
                                            
                                                
                                                    
                                                        <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345919">5345919</a></p>
                                                    
                                                
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345961">5345961</a></td>
                                
                                <td style="text-align:left;">[2017_WW09 BKC][BIOS:124_R07][Neon city FPGA]Link width recognized incorrect, when  plug PCI X710 network card (x8)in slot 1(  x8) .</td>
                                <td>P3</td>
                                <td>3 Medium</td>
                                <td>xuewenxi</td>
                                <td>Assigned</td>
                                <td>BIOS</td>
                                <td>
                                    
                                        
                                            
                                                <p>N/A</p>
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                                <tr>
                                
                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345420">5345420</a></td>
                                
                                <td style="text-align:left;">[2016_WW40 BKC][BIOS:102_D12][Neon city FPGA]CPLD 1 version show‘F.F’ after flash CPLD 0x11_0x22</td>
                                <td>P3</td>
                                <td>4 Low</td>
                                <td>jdbolano</td>
                                <td>Pending</td>
                                <td>Board</td>
                                <td>
                                    
                                        
                                            
                                                <p>N/A</p>
                                            
                                        
                                    
                                </td>
                                </tr>
                        
                </tbody></table><br>
                 
                </div>
            </div>
        </div>
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  Closed Sightings </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseClosedSightings"></div>
                </div>
            </div>
            <div id="collapseClosedSightings" class="panel-collapse collapse ">
                <div class="panel-body">
                    
                    <p>  N/A</p>
                    
                </div>
            </div>
        </div>
        
        <br>
        
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  HW Rework </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseHWRework"></div>
                </div>
            </div>
            <div id="collapseHWRework" class="panel-collapse collapse ">
                <div class="panel-body">
                <table class="DetailTable" width="100%">
                    <tbody><tr>
                        <td> 
                                <h4 style="margin: 0in 0in 0pt;"><u><span lang="EN-GB" style="font-family: "Calibri",sans-serif; font-size: 11pt; mso-fareast-font-family: "Times New Roman"; mso-ansi-language: EN-GB;">Key Workaround</span></u><span lang="EN-GB" style="font-family: "Calibri",sans-serif; font-size: 11pt; mso-fareast-font-family: "Times New Roman"; mso-ansi-language: EN-GB;"> (detail guide is </span><span style="font-family: "Intel Clear",sans-serif; mso-fareast-font-family: "Times New Roman";"><a href="https://dcg-oss.intel.com/document_download/16/?file_id=37" target="_blank">here</a></span><span lang="EN-GB" style="font-family: "Calibri",sans-serif; font-size: 11pt; mso-fareast-font-family: "Times New Roman"; mso-ansi-language: EN-GB;">)</span><span style="font-family: "Intel Clear",sans-serif; mso-fareast-font-family: "Times New Roman";"><o:p></o:p></span></h4><h4 style="margin: 0in 0in 0pt;">
<p class="default" style="margin: 0in 0in 0pt 0.5in; line-height: 115%; text-indent: -0.25in;"><span style="font-family: "Calibri",sans-serif; font-size: 11pt; mso-fareast-font-family: 宋体; mso-ansi-language: EN-US; mso-fareast-theme-font: minor-fareast; mso-bidi-font-family: "Times New Roman"; mso-fareast-language: ZH-CN; mso-bidi-language: AR-SA; mso-bidi-font-weight: bold;">Please use PCIe Video card
instead of onboard BMC video due to known BMC issue</span><u1:p></u1:p><br></p>
</h4><h4 style="margin: 0in 0in 0pt;"><span style="font-family: "Intel Clear",sans-serif; mso-fareast-font-family: "Times New Roman";"> <o:p></o:p></span></h4><h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;"><u><span lang="EN-GB" style="color: black; font-family: "Calibri",sans-serif; font-size: 11pt; mso-fareast-font-family: "Times New Roman"; mso-ansi-language: EN-GB;">Pedigree and Board
Jumper Settings:</span></u><span style="font-family: "Intel Clear",sans-serif; mso-fareast-font-family: "Times New Roman";"><a href="https://dcg-oss.intel.com/document_download/16/?file_id=34"><span style="color: rgb(31, 73, 125); font-family: "Calibri",sans-serif; font-size: 11pt;"> </span><span style="font-family: Calibri, sans-serif; font-size: 11pt;">guide</span></a><o:p></o:p></span></h4><h4 style="margin: 0in 0in 0pt;">
<p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><i><span style="color: black; font-family: "Calibri",sans-serif; font-size: 11pt; mso-bidi-font-weight: bold;">Note: Only mandatory and necessary optional rework
is implemented by BKC team</span></i><u1:p></u1:p><o:p></o:p></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="font-family: "Intel Clear",sans-serif; font-size: 10pt; mso-bidi-font-weight: bold;">Mandatory rework FPGA JTAG chain missing CPU1 TCK resistor</span></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="color: inherit; text-indent: -0.25in; font-family: "Intel Clear", sans-serif; font-size: 10pt;">Mandatory rework to replace FPGA KR RX AC Caps</span></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="color: inherit; text-indent: -0.25in; font-family: "Intel Clear", sans-serif; font-size: 10pt;">Mandatory rework add a pull down to RSMRST</span></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="color: inherit; text-indent: -0.25in; font-family: "Intel Clear", sans-serif; font-size: 10pt;">Mandatory rework to update VR FW</span></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="color: inherit; text-indent: -0.25in; font-family: "Intel Clear", sans-serif; font-size: 10pt;">CPLD updates to address IFWI issue with 2 SKX FPGA
CPUs populated</span></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="color: inherit; font-family: "Intel Clear", sans-serif; font-size: 10pt;">Required
CPLD updates to address reset and FSC issues</span></p></h4>
                            
                        </td>
                    </tr>
                </tbody></table><br>
                </div>
            </div>
        </div>
        
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  HW Configuration </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseHWConfiguration"></div>
                </div>
            </div>
            <div id="collapseHWConfiguration" class="panel-collapse collapse ">
                <div class="panel-body">
                
                    
                        <table border="0" cellpadding="0" cellspacing="0" class="DetailTable">
<colgroup><col span="6" style="mso-width-source:userset;mso-width-alt:6496;
 width:152pt" width="203">
</colgroup><tbody><tr height="29">
<td height="48" rowspan="2">　</td>
<td rowspan="2">System 1~3</td>
<td rowspan="2">System 4~5</td>
<td rowspan="2">System 6</td>
<td rowspan="2">System 7 ~8(cycling test<font class="font8">）</font></td>
<td rowspan="2">System 9~11 (cycling test<font class="font8">）</font></td>
</tr>
<tr height="19">
</tr>
<tr height="30">
<td height="30">Ingredient</td>
<td>HW/SW Version Details</td>
<td>HW/SW Version Details</td>
<td>HW/SW Version Details</td>
<td>HW/SW Version Details</td>
<td>HW/SW Version Details</td>
</tr>
<tr height="25">
<td height="25">CPU 0/1</td>
<td>QM3A ( H0 )</td>
<td>QM3A ( H0 )</td>
<td>QLG7 ( B0 )</td>
<td>QM3A ( H0 )</td>
<td>QM3A ( H0 )</td>
</tr>
<tr height="25">
<td height="25">PCH</td>
<td>QLJ7(LBG  B1)</td>
<td>QLJ9 (LBG  B1)</td>
<td>QLJ7(LBG  B1)</td>
<td>QLJ7(LBG  B1)</td>
<td>QLJ7(LBG  B1)</td>
</tr>
<tr height="47">
<td height="47">Memory<font class="font6"> </font><font class="font5">Type</font></td>
<td> Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8
  PC4-2666V-RE1-11-MA0</td>
<td>micron MTA18ASF2G72PDZ-2G6B1QK
  16GB 2RX8 PC4-2666V-RE1-11</td>
<td>micron MTA18ASF2G72PDZ-2G6B1QK
  16GB 2RX8 PC4-2666V-RE1-11</td>
<td> Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8
  PC4-2666V-RE1-11-MA0</td>
<td>micron MTA18ASF2G72PDZ-2G6B1QK
  16GB 2RX8 PC4-2666V-RE1-11</td>
</tr>
<tr height="48">
<td height="48">Memory Amount</td>
<td>12*16GB</td>
<td>12*16GB</td>
<td>2*16GB</td>
<td>2*16GB</td>
<td>2*16GB</td>
</tr>
<tr height="43">
<td height="43">Base
  Board</td>
<td>Neon City FPGA PBA H90983-300</td>
<td>Neon City FPGA PBA H90983-300</td>
<td>Neon City FPGA PBA H90983-300</td>
<td>Neon City FPGA PBA H90983-200</td>
<td>Neon City FPGA PBA H90983-300</td>
</tr>
<tr height="25">
<td height="25">Chassis</td>
<td>ASSEMBLY NO.H36149-004</td>
<td>ASSEMBLY NO.H48593-003</td>
<td>ASSEMBLY NO.H36149-004</td>
<td>ASSEMBLY NO.H48593-003</td>
<td>ASSEMBLY NO.H48593-003</td>
</tr>
<tr height="25">
<td height="25">Video
  Card</td>
<td>NVDIA GEFORCE 210 </td>
<td>NVDIA GEFORCE 210 </td>
<td>NVDIA GEFORCE 210 </td>
<td>NVDIA GEFORCE 210 </td>
<td>NVDIA GEFORCE 210 </td>
</tr></tbody></table>
                    
                
                </div>
            </div>
        </div>
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  SW Configuration </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseSWConfiguration"></div>
                </div>
            </div>
            <div id="collapseSWConfiguration" class="panel-collapse collapse ">
                <div class="panel-body">
                
                    
                        <table border="0" cellpadding="0" cellspacing="0" class="DetailTable">
<tbody><tr>
<th colspan="2"></th>
<th>
<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">Ingredient<o:p></o:p></span></b></div>
</th>
<th>
<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">SW Version Details<o:p></o:p></span></b></div>
</th>
<th>
<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">Changed(last release)<o:p></o:p></span></b></div>
</th>
<th>
<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">Release Notes<o:p></o:p></span></b></div>
</th>
</tr>
<tr>
<td colspan="2" id="1_0" rowspan="3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">APPs<o:p></o:p></span></div>
</td>
<td id="1_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">hw_rework<o:p></o:p></span></div>
</td>
<td id="1_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/hw_rework/NC_FPGA_Rework_2017WW02.4.zip"><span style="">2017WW02</span></a><o:p></o:p></span></div>
</td>
<td id="1_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="1_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="2_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">AAL_pkg<o:p></o:p></span></div>
</td>
<td id="2_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/AAL_pkg/AAL_6.3.0.zip"><span style="">6.3.0</span></a><o:p></o:p></span></div>
</td>
<td id="2_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="2_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Documents/ReleaseNotes/AAL_pkg/AAL_pkg_6.3.0_Release%20Notes%20AAL%206%203%200.pdf">Release Notes</a><o:p></o:p></span></div>
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US"><a href="https://tigris.intel.com/scripts-edk/viewer/UI_UpdateDesignKits.asp?edkID=12043&ProdID=50112&CatID=0"><span style="background-image: initial;background-attachment: initial;background-size: initial;background-origin: initial;background-clip: initial;background-position: initial;background-repeat: initial;">AAL doc</span></a></span><span lang="EN-US" style=""><o:p></o:p></span></div>
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="3_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">GBS<o:p></o:p></span></div>
</td>
<td id="3_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/GBS/GBS_6.3.0.zip"><span style="">6.3.0</span></a><o:p></o:p></span></div>
</td>
<td id="3_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="3_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Documents/ReleaseNotes/GBS/GBS_6.3.0_ReleaseNotes"><span style="">Release Notes</span></a><o:p></o:p></span></div>
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td colspan="2" id="4_0" rowspan="12">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Firmwares<o:p></o:p></span></div>
</td>
<td id="4_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SPS<o:p></o:p></span></div>
</td>
<td id="4_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/SPS/SPS_E5_04.00.03.174.0.zip"><span style="">SPS_E5_04.00.03.174.0</span></a><o:p></o:p></span></div>
</td>
<td id="4_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(SPS_E5_04.00.03.169.0->SPS_E5_04.00.03.174.0)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="4_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/SPS/SPS_SPS_E5_04.00.03.174.0_ReleaseNotes.txt"><span style="">Release Notes</span></a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="5_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SPS_Config<o:p></o:p></span></div>
</td>
<td id="5_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/SPS_Config/SPS_E5_04.00.03.174.0_ConfigFile_WW11.zip"><span style="">SPS_E5_04.00.03.174.0_ConfigFile_WW11</span></a><o:p></o:p></span></div>
</td>
<td id="5_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(SPS_E5_04.00.03.169.0_ConfigFile_WW10->SPS_E5_04.00.03.174.0_ConfigFile_WW11)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="5_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="6_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RSTe-PreOS<o:p></o:p></span></div>
</td>
<td id="6_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/RSTe-PreOS/PreOS-1217.zip"><span style="">5.0.0.1217</span></a><o:p></o:p></span></div>
</td>
<td id="6_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(5.0.0.1215->5.0.0.1217)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="6_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="7_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">ACM<o:p></o:p></span></div>
</td>
<td id="7_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/ACM/Purley_ACM_1.1.zip"><span style="">1.1</span></a><o:p></o:p></span></div>
</td>
<td id="7_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="7_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/ACM/ACM_1.1_Purley%20ACM%20110%20%20Release%20Notes.pdf"><span style="">Release Notes</span></a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="8_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IFWI<o:p></o:p></span></div>
</td>
<td id="8_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/IFWI/2017.11.3.03-FPGA.zip"><span style="">2017.11.3.03</span></a><o:p></o:p></span></div>
</td>
<td id="8_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(2017.10.4.05->2017.11.3.03)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="8_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="9_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Omni-Path<o:p></o:p></span></div>
</td>
<td id="9_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/Omni-Path/HfiPcieGen3_1.3.1.0.0_2017WW08.zip"><span style="">1.3.1.0.0_2017WW08</span></a><o:p></o:p></span></div>
</td>
<td id="9_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="9_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="10_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">BMC<o:p></o:p></span></div>
</td>
<td id="10_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/BMC/NC_BMC_PO_79_20_r10373.zip"><span style="">79.20.r10373</span></a><o:p></o:p></span></div>
</td>
<td id="10_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="10_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Documents/ReleaseNotes/BMC/BMC_79.20.r10373_ReleaseNotes.txt"><span style="">Release Notes</span></a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="11_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">BIOSGuard<o:p></o:p></span></div>
</td>
<td id="11_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/BIOSGuard/BIOSGuard_PC20_20160724.zip"><span style="">PC20_201607248</span></a><o:p></o:p></span></div>
</td>
<td id="11_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="11_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/BIOSGuard/BIOSGuard_PC20_20160724.zip!/BIOS_Guard_RN_0_9.pdf"><span style="">Release Notes</span></a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="12_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">CPLD<o:p></o:p></span></div>
</td>
<td id="12_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/CPLD/0d12_0x22.zip"><span style="">0d12_0x22</span></a><o:p></o:p></span></div>
</td>
<td id="12_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="12_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="13_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SKX_CPLD<o:p></o:p></span></div>
</td>
<td id="13_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/CPLD/SKX_CPLD_0430_1209.zip"><span style="">0430_1209</span></a><o:p></o:p></span></div>
</td>
<td id="13_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="13_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="14_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">FPGA<o:p></o:p></span></div>
</td>
<td id="14_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/FPGA/FPGA_BBS_N4PE_6.3.0_08.12.4_2017WW03.zip"><span style="">6.3.0_08.12.4</span></a><o:p></o:p></span></div>
</td>
<td id="14_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="14_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="15_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">VR<o:p></o:p></span></div>
</td>
<td id="15_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/VR/NC_FPGA_VRs_0x04.zip"><span style="">0x04</span></a><o:p></o:p></span></div>
</td>
<td id="15_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="15_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="16_0" rowspan="19">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RHEL7.3<o:p></o:p></span></div>
</td>
<td id="16_1" rowspan="5">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">APPs<o:p></o:p></span></div>
</td>
<td id="16_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SST<o:p></o:p></span></div>
</td>
<td id="16_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/app/SST/567332_Intel_SystemScopeLinux_Rev_3.0.1042.zip"><span style="">3.0.1042</span></a><o:p></o:p></span></div>
</td>
<td id="16_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="16_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/SST/SST_3.0.1042_ReadMe_Linux.html"><span style="">Release Notes</span></a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="17_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">DPDK<o:p></o:p></span></div>
</td>
<td id="17_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/utility/dpdk-16.11.tar.gz"><span style="">16.11</span></a><o:p></o:p></span></div>
</td>
<td id="17_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="17_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="18_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SPS_Tool<o:p></o:p></span></div>
</td>
<td id="18_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/app/SPS_Tool/SPS_Tools_4.2.61.65.zip"><span style="">4.2.61.65</span></a><o:p></o:p></span></div>
</td>
<td id="18_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(4.2.61.63->4.2.61.65)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="18_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="19_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IDK<o:p></o:p></span></div>
</td>
<td id="19_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/app/IDK/IDK_3.22.zip"><span style="">3.22</span></a><o:p></o:p></span></div>
</td>
<td id="19_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="19_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/IDK/IDK_3.22_Readme.rtf"><span style="">Release Notes</span></a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="20_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IPMI<o:p></o:p></span></div>
</td>
<td id="20_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/IPMI/ipmiutil-3.0.0.tar.gz"><span style="">3.0.0</span></a><o:p></o:p></span></div>
</td>
<td id="20_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="20_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="21_1" rowspan="6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Configs<o:p></o:p></span></div>
</td>
<td id="21_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">menu<o:p></o:p></span></div>
</td>
<td id="21_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/OS/RHEL7.3_Server_Config_SupportHibernate_0_0_2_disableQAT.zip"><span style="">0.0.2_disableQAT</span></a><o:p></o:p></span></div>
</td>
<td id="21_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="21_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="22_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">kernel_update<o:p></o:p></span></div>
</td>
<td id="22_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/config/kernel_update/kernelupdate_to_RHEL7.3-BU2.tgz"><span style="">RHEL7.3-BU2-v01</span></a><o:p></o:p></span></div>
</td>
<td id="22_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(RHEL7.3-BU2_RHEL7.2-4.6.3-1-4.7.0-Patched-rev01->RHEL7.3-BU2-v01)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="22_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="23_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">qemu<o:p></o:p></span></div>
</td>
<td id="23_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/utility/qemu-2.6.1.tar.bz2"><span style="">2.6.1</span></a><o:p></o:p></span></div>
</td>
<td id="23_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="23_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="24_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">FPGA_XEN<o:p></o:p></span></div>
</td>
<td id="24_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/config/kernel_update/FPGA-XEN-4.7.0_4.6.3.tgz"><span style="">FPGA-XEN-4.7.0_4.6.3.tgz</span></a><o:p></o:p></span></div>
</td>
<td id="24_4" valign="top">
<div align="center" class="MsoNormal"><span lang="EN-US" style="">N</span></div>
</td>
<td>
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only (for the FPGA test in Virtualization)<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="25_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">FPGA_KVM<o:p></o:p></span></div>
</td>
<td id="25_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/config/kernel_update/FPGA-KVM-4.7.0.tgz"><span style="">FPGA-KVM-4.7.0</span></a><o:p></o:p></span></div>
</td>
<td id="25_4" valign="top">
<div align="center" class="MsoNormal"><span lang="EN-US" style="">N</span></div>
</td>
<td>
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only (for the FPGA test in Virtualization)<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="26_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">auto_install_script<o:p></o:p></span></div>
</td>
<td id="26_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/config/auto_install_script/RHEL7.3_Purley_FPGA_setup_script_rev1.2.zip"><span style="">v1.2</span></a><o:p></o:p></span></div>
</td>
<td id="26_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="26_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="27_1" rowspan="7">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Drivers<o:p></o:p></span></div>
</td>
<td id="27_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RSTe<o:p></o:p></span></div>
</td>
<td id="27_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/drivers/RSTe/rste-5.0_PV_rhel7.3.zip"><span style="">rste-5.0_PV_rhel7.3</span></a><o:p></o:p></span></div>
</td>
<td id="27_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(5.0-PC-rhel7.3.WW-50.2->rste-5.0_PV_rhel7.3)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="27_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/RSTe/RSTe_rste-5.0_PV_rhel7.3_installguide.txt"><span style="">Release Notes</span></a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="28_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IntelOPA-IFS<o:p></o:p></span></div>
</td>
<td id="28_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/utility/IntelOPA-IFS.RHEL73-x86_64.10.3.0.0.81.tgz"><span style="">10.3.0.0.81</span></a><o:p></o:p></span></div>
</td>
<td id="28_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="28_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="29_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">QAT<o:p></o:p></span></div>
</td>
<td id="29_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/drivers/QAT/QAT1.7.Upstream.L.1.0.0-15.zip"><span style="">1.0</span></a><o:p></o:p></span></div>
</td>
<td id="29_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="29_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/QAT/QAT_1.0_561922_QAT_Relnotes_Rev_0_92.pdf"><span style="">Release Notes</span></a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="30_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">lan-driver-RHEL7.3_3.10.0<o:p></o:p></span></div>
</td>
<td id="30_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/drivers/lan-driver-RHEL7.3_3.10.0/intel-lan_linux_RH7.3_3.10.0-514_Purley_bkc_rev0.6.tgz"><span style="">RH7.3_3.10.0-514_rev0.6</span></a><o:p></o:p></span></div>
</td>
<td id="30_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="30_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only (for auto-installer script)<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="31_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">LOM_Jacksonville<o:p></o:p></span></div>
</td>
<td id="31_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/drivers/NIC/e1000e-3.3.5.2.tar.gz"><span style="">3.3.5.2</span></a><o:p></o:p></span></div>
</td>
<td id="31_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="31_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="32_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">LOM_FortPark<o:p></o:p></span></div>
</td>
<td id="32_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/drivers/LOM_FortPark/2017_WW05_LBG_B1_LEK_PKG.zip"><span style="">2017.WW05</span></a><o:p></o:p></span></div>
</td>
<td id="32_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="32_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/LOM_FortPark/LOM_FortPark_2017.WW05_2017_WW05_LBG_B1_Release_Notes_LEK_PKG.pdf"><span style="">Release Notes</span></a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="33_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">NIC_FM10K<o:p></o:p></span></div>
</td>
<td id="33_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/drivers/NIC/fm10k-0.21.7.tar.gz"><span style="">0.21.7</span></a><o:p></o:p></span></div>
</td>
<td id="33_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="33_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="35_1">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">OSes<o:p></o:p></span></div>
</td>
<td id="35_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RHEL<o:p></o:p></span></div>
</td>
<td id="35_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/OS/RHEL/RHEL7.3Serverx86_64.zip"><span style="">7.3</span></a><o:p></o:p></span></div>
</td>
<td id="35_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="35_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only<o:p></o:p></span></div>
</td>
</tr>
</tbody></table>
                    
                    <br>
                
                </div>
            </div>
        </div>
        
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  IFWI Configuration </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseIFWIConfiguration"></div>
                </div>
            </div>
            <div id="collapseIFWIConfiguration" class="panel-collapse collapse ">
                <div class="panel-body">
                    <table class="MsoNormalTable" width="100%">
                        <tbody><tr>
                            <th width="40%">Ingredient</th>
                            <th width="30%">Version Details</th>
                            <th width="30%">Changed</th>
                        </tr>
                         
                            <tr>
                                <td> IFWI File</td>
                                <td>PLYDCRB.86B.BR.64.2017.11.3.03.1925_LBG_SPS_FPGA.bin</td>
                                
                                <td style="color:#FF0000" class="td-center">PLYDCRB.86B.WR.64.2017.10.4.05.0407_LBG_SPS_FPGA.bin->PLYDCRB.86B.BR.64.2017.11.3.03.1925_LBG_SPS_FPGA.bin</td>
                                
                            </tr>
                        
                            <tr>
                                <td> BiosID</td>
                                <td>PLYDCRB1.86B.0127.R04.1703151925</td>
                                
                                <td style="color:#FF0000" class="td-center">PLYDCRB1.86B.0126.R06.1703090407->PLYDCRB1.86B.0127.R04.1703151925</td>
                                
                            </tr>
                        
                            <tr>
                                <td> 10GNicEFI</td>
                                <td>v4.2.22</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> 1GNicEFI</td>
                                <td>v00.00.11</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> ASTVBIOS</td>
                                <td>v1.01_800800</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> AspeedVideo</td>
                                <td>PrePO</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> BIOSACM</td>
                                <td>Debug_NT,v1.1.0_LBG</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> BiosGuard</td>
                                <td>PC_v0_9Beta</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> FPGABBS_GBE</td>
                                <td>v6.3.0</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> FPGABBS_PCIE</td>
                                <td>DUMMY</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> FPGAN4PE</td>
                                <td>v081204_signed</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> FpkSi</td>
                                <td>v3.35_8000091A</td>
                                
                                <td style="color:#FF0000" class="td-center">v3.31_8000087B->v3.35_8000091A</td>
                                
                            </tr>
                        
                            <tr>
                                <td> FpkSiLR</td>
                                <td>NA</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> GBE</td>
                                <td>_I219_Nahum7_Purley_LM_No-LAN-Switch_Rev0.2</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> HfiPcieGen3</td>
                                <td>v1.3.1.0.0</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> IccOverClocking</td>
                                <td>PrePO</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> JacksonvillePxe</td>
                                <td>v1.07</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> LBGNSPcieGen3</td>
                                <td>PrePO</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> ME</td>
                                <td>SPS/4.0.3.174</td>
                                
                                <td style="color:#FF0000" class="td-center">SPS/4.0.3.169->SPS/4.0.3.174</td>
                                
                            </tr>
                        
                            <tr>
                                <td> Mebx</td>
                                <td>v11.0.0.0005</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> MebxSetupBrowser</td>
                                <td>PrePo</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> Microcode1</td>
                                <td>M1350651_8000002B.inc</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> Microcode2</td>
                                <td>M9750652_80000034.inc</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> Microcode3</td>
                                <td>M9750653_01000136.inc</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> Microcode4</td>
                                <td>M9750654_02000015.inc</td>
                                
                                <td style="color:#FF0000" class="td-center">M9750654_02000014.inc->M9750654_02000015.inc</td>
                                
                            </tr>
                        
                            <tr>
                                <td> NvmDimmDriver</td>
                                <td>v01.00.01.1018</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> NvmDimmHii</td>
                                <td>v01.00.01.1018</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> PDR</td>
                                <td>PrePO</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTSataEfi</td>
                                <td>PrePO</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTeSataEfi</td>
                                <td>v5.0.0.1217</td>
                                
                                <td style="color:#FF0000" class="td-center">v5.0.0.1215->v5.0.0.1217</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTeSataLegacy</td>
                                <td>v5.0.0.1217</td>
                                
                                <td style="color:#FF0000" class="td-center">v5.0.0.1215->v5.0.0.1217</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTeSataRaidEfi</td>
                                <td>v5.0.0.1217</td>
                                
                                <td style="color:#FF0000" class="td-center">v5.0.0.1215->v5.0.0.1217</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTesSataEfi</td>
                                <td>v5.0.0.1217</td>
                                
                                <td style="color:#FF0000" class="td-center">v5.0.0.1215->v5.0.0.1217</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTesSataLegacy</td>
                                <td>v5.0.0.1217</td>
                                
                                <td style="color:#FF0000" class="td-center">v5.0.0.1215->v5.0.0.1217</td>
                                
                            </tr>
                        
                            <tr>
                                <td> SINIT</td>
                                <td>Debug_NT,v1.1.0_LBG</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> SataAHCI</td>
                                <td>v2.00i</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> TwinvillePxe</td>
                                <td>v2.3.17</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> VMDDxeEfi</td>
                                <td>v1.0.0.1026</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> iBMCVideo</td>
                                <td>v3.8SQ</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> iBMCVideoGop</td>
                                <td>v26</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                        
                    </tbody></table><br>
                </div>
            </div>
        </div>
        
        
        
        <br>
        
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  Platform Integration Validation Result </span>
                <div class="FoldIcon">
                    <div id="PlatformIntegrationValidationResultBtn" class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapsePlatformIntegrationValidationResult">
</div>
                </div>
            </div>
            <div id="collapsePlatformIntegrationValidationResult" class="panel-collapse collapse ">
                <div class="panel-body">
                    <table class="MsoNormalTable" width="100%">
                        <tbody><tr>
                            <th rowspan="4" width="9%">Purley_FPGA Test Execution Status</th>
                            <th width="9%">Domains</th>
                            <th width="8%">Attempted</th>
                            <th width="8%">Blocked</th>
                            <th width="8%">No Run</th>
                            <th width="8%">Failed</th>
                            <th width="8%">Passed</th>
                            <th width="8%">Total</th>
                            <th width="8%">% Attempted</th>
                            <th width="8%">Passed% (per attempted)</th>
                            <th width="8%">Pass%</th>
                            <th width="10%">Key Sightings</th>
                        </tr>
                        
                        
                        <tr>
                            
                             <td>Power Management</td>
                            
                             <td>6</td>
                             <td>0</td>
                             <td>0</td>
                            
                            <td style="background:#ff6633">2</td>
                            
                             <td>4</td>
                             <td>6</td>
                             <td>100.00%</td>
                             <td>4/6</td>
                             <td>66.67%</td>
                             <td>
                                 
                                     
                                        <p><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345853" style="color:#0071c5">5345853</a></p>
                                     
                                 
                             </td>
                        </tr>
                        
                        
                        
                        
                        
                        <tr>
                            
                             <td>FPGA</td>
                            
                             <td>6</td>
                             <td>0</td>
                             <td>0</td>
                            
                             <td>0</td>
                            
                             <td>6</td>
                             <td>6</td>
                             <td>100.00%</td>
                             <td>6/6</td>
                             <td>100.00%</td>
                             <td>
                                 
                             </td>
                        </tr>
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        <tr>
                            
                             <td>Summary</td>
                            
                             <td>12</td>
                             <td>0</td>
                             <td>0</td>
                            
                            <td style="background:#ff6633">2</td>
                            
                             <td>10</td>
                             <td>12</td>
                             <td>100.00%</td>
                             <td>10/12</td>
                             <td>83.33%</td>
                             <td>
                                 
                             </td>
                        </tr>
                        
                        
                    </tbody></table><br>
                    <div class="stable">Detail case result could be found in this <a href="http://dcg-oss.intel.com/test_report/report_case/5736/Silver/Purley_FPGA" target="_blank" style="text-decoration: underline;">page</a></div>
                    <div style="border:1px solid #000000">
                        <div id="cases_domain_chart" style="width:70%;float:left;" data-highcharts-chart="0"><div class="highcharts-container" id="highcharts-0" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 427px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:"Lucida Grande", "Lucida Sans Unicode", Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="427" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-1"><rect x="0" y="0" width="350" height="259"></rect></clipPath></defs><rect x="0" y="0" width="427" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-grid" zIndex="1"></g><g class="highcharts-grid" zIndex="1"><path fill="none" d="M 67 327.5 L 417 327.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 262.5 L 417 262.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 198.5 L 417 198.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 133.5 L 417 133.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 67.5 L 417 67.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path></g><g class="highcharts-axis" zIndex="2"><path fill="none" d="M 241.5 327 L 241.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 417.5 327 L 417.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 66.5 327 L 66.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 67 327.5 L 417 327.5" stroke="#C0D0E0" stroke-width="1" zIndex="7" visibility="visible"></path></g><g class="highcharts-axis" zIndex="2"><text x="24" zIndex="7" text-anchor="middle" transform="translate(0,0) rotate(270 24 197.5)" class=" highcharts-yaxis-title" style="color:#707070;fill:#707070;" visibility="visible" y="197.5"><tspan>Pass Rate</tspan></text></g><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,281.91246742646376) scale(1 0.1749090542122111)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#717171" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#717171" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,281.91246742646376) scale(1 0.1749090542122111)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#ffae00" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#ffae00" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,281.91246742646376) scale(1 0.1749090542122111)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="87" stroke="#FFFFFF" stroke-width="1" fill="#fd4f02" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#fd4f02" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,281.91246742646376) scale(1 0.1749090542122111)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="86.5" width="84" height="173" stroke="#FFFFFF" stroke-width="1" fill="#6fd007" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="260" stroke="#FFFFFF" stroke-width="1" fill="#6fd007" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g></g><text x="214" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:363px;" y="24"><tspan>Purley-FPGA Server SKX H0/LBG B1 Silver</tspan><tspan dy="21" x="214">Validation Result</tspan><title>Purley-FPGA Server SKX H0/LBG B1 Silver Validation Result</title></text><g class="highcharts-legend" zIndex="7" transform="translate(74,360)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">NoRun</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#717171"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(90,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Block</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#ffae00"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(163,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Fail</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#fd4f02"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(223,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Pass</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#6fd007"></rect></g></g></g></g><g class="highcharts-axis-labels highcharts-xaxis-labels" zIndex="7"><text x="154.5" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:165px;text-overflow:clip;" text-anchor="middle" transform="translate(0,0)" y="346" opacity="1"><tspan>Power Management</tspan></text><text x="329.5" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:165px;text-overflow:clip;" text-anchor="middle" transform="translate(0,0)" y="346" opacity="1">FPGA</text></g><g class="highcharts-axis-labels highcharts-yaxis-labels" zIndex="7"><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="332" opacity="1">0</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="267" opacity="1">25</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="202" opacity="1">50</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="137" opacity="1">75</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="73" opacity="1">100</text></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>
                        <div id="cases_pie_chart" style="width:28%;float:right;border-left:1px solid #000000" data-highcharts-chart="1"><div class="highcharts-container" id="highcharts-2" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 170px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:"Lucida Grande", "Lucida Sans Unicode", Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="170" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-3"><rect x="0" y="0" width="150" height="168"></rect></clipPath></defs><rect x="0" y="0" width="170" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(10,152) scale(1 1)" style="cursor:pointer;"><path fill="#6fd007" d="M 74.99959880024025 72.68459607939104 A 11.315403927721443 11.315403927721443 0 0 1 83.93677410013966 77.05936352122033 L 75 84 A 0 0 0 0 0 75 84 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(5,9)"></path><path fill="#fd4f02" d="M 83.94371026707498 77.06830376414896 A 11.315403927721443 11.315403927721443 0 0 1 85.04678517880174 78.79418847647136 L 75 84 A 0 0 0 0 0 75 84 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path><path fill="#ffae00" d="M 85.05198596606546 78.80423786288124 A 11.315403927721443 11.315403927721443 0 0 1 85.04678517880174 78.79418847647136 L 75 84 A 0 0 0 0 0 75 84 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path><path fill="#717171" d="M 85.05198596606546 78.80423786288124 A 11.315403927721443 11.315403927721443 0 0 1 85.04678517880174 78.79418847647136 L 75 84 A 0 0 0 0 0 75 84 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(10,152) scale(1 1)"></g></g><text x="85" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:106px;" y="24"><tspan>Purley-FPGA</tspan><tspan dy="21" x="85">Server SKX</tspan><tspan dy="21" x="85">H0/LBG B1</tspan><tspan dy="21" x="85">Silver</tspan><tspan dy="21" x="85">Validation</tspan><tspan dy="21" x="85">Status</tspan><title>Purley-FPGA Server SKX H0/LBG B1 Silver Validation Status</title></text><g class="highcharts-legend" zIndex="7" transform="translate(23,332)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">Pass</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#6fd007"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(76,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Fail</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#fd4f02"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,17)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Block</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#ffae00"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,31)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">NoRun</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#717171"></rect></g></g></g></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>
                        <div style="clear:both;"></div>
                        <div style="border-top:1px solid #000000" id="cases_history_chart" data-highcharts-chart="2"><div class="highcharts-container" id="highcharts-4" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 611px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:"Lucida Grande", "Lucida Sans Unicode", Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="611" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-5"><rect x="0" y="0" width="520" height="242"></rect></clipPath><clipPath id="highcharts-6"><rect x="-99" y="-47" width="189.52323142177153" height="400"></rect></clipPath><clipPath id="highcharts-7"><rect x="0" y="0" width="90.52323142177154" height="242"></rect></clipPath></defs><rect x="0" y="0" width="611" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-grid" zIndex="1"></g><g class="highcharts-grid" zIndex="1"><path fill="none" d="M 81 289.5 L 601 289.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 229.5 L 601 229.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 168.5 L 601 168.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 108.5 L 601 108.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 46.5 L 601 46.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path></g><g class="highcharts-axis" zIndex="2"><path fill="none" d="M 102.5 289 L 102.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 123.5 289 L 123.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 145.5 289 L 145.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 167.5 289 L 167.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 188.5 289 L 188.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 210.5 289 L 210.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 232.5 289 L 232.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 253.5 289 L 253.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 275.5 289 L 275.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 297.5 289 L 297.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 318.5 289 L 318.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 340.5 289 L 340.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 362.5 289 L 362.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 383.5 289 L 383.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 405.5 289 L 405.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 427.5 289 L 427.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 448.5 289 L 448.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 470.5 289 L 470.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 492.5 289 L 492.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 513.5 289 L 513.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 535.5 289 L 535.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 557.5 289 L 557.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 578.5 289 L 578.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 601.5 289 L 601.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 80.5 289 L 80.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 81 289.5 L 601 289.5" stroke="#C0D0E0" stroke-width="1" zIndex="7" visibility="visible"></path></g><g class="highcharts-axis" zIndex="2"><text x="24" zIndex="7" text-anchor="middle" transform="translate(0,0) rotate(270 24 168)" class=" highcharts-yaxis-title" style="color:#707070;fill:#707070;" visibility="visible" y="168"><tspan>Pass Rate</tspan></text></g><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series" visibility="visible" zIndex="0.1" transform="translate(81,47) scale(1 1)" clip-path="url(#highcharts-7)"><path fill="none" d="M 32.5 21.997800000000012 L 54.16666666666667 0 L 75.83333333333333 0 L 97.5 0 L 119.16666666666667 0 L 140.83333333333334 0 L 162.50000000000003 0 L 184.16666666666669 0 L 205.83333333333334 0 L 227.50000000000003 0 L 249.16666666666669 0 L 270.8333333333333 0 L 292.5 0 L 314.1666666666667 0 L 335.8333333333333 0 L 357.5 37.219599999999986 L 379.1666666666667 37.219599999999986 L 400.8333333333333 37.219599999999986 L 422.5 40.34140000000002 L 444.1666666666667 40.34140000000002 L 465.8333333333333 40.34140000000002 L 487.5 40.34140000000002 L 509.1666666666667 40.34140000000002" stroke="#7cb5ec" stroke-width="2" zIndex="1" stroke-linejoin="round" stroke-linecap="round"></path></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(81,47) scale(1 1)" clip-path="url(#highcharts-6)"><path fill="#7cb5ec" d="M 509 36.34140000000002 C 514.328 36.34140000000002 514.328 44.34140000000002 509 44.34140000000002 C 503.672 44.34140000000002 503.672 36.34140000000002 509 36.34140000000002 Z"></path><path fill="#7cb5ec" d="M 487 36.34140000000002 C 492.328 36.34140000000002 492.328 44.34140000000002 487 44.34140000000002 C 481.672 44.34140000000002 481.672 36.34140000000002 487 36.34140000000002 Z"></path><path fill="#7cb5ec" d="M 465 36.34140000000002 C 470.328 36.34140000000002 470.328 44.34140000000002 465 44.34140000000002 C 459.672 44.34140000000002 459.672 36.34140000000002 465 36.34140000000002 Z"></path><path fill="#7cb5ec" d="M 444 36.34140000000002 C 449.328 36.34140000000002 449.328 44.34140000000002 444 44.34140000000002 C 438.672 44.34140000000002 438.672 36.34140000000002 444 36.34140000000002 Z"></path><path fill="#7cb5ec" d="M 422 36.34140000000002 C 427.328 36.34140000000002 427.328 44.34140000000002 422 44.34140000000002 C 416.672 44.34140000000002 416.672 36.34140000000002 422 36.34140000000002 Z"></path><path fill="#7cb5ec" d="M 400 33.219599999999986 C 405.328 33.219599999999986 405.328 41.219599999999986 400 41.219599999999986 C 394.672 41.219599999999986 394.672 33.219599999999986 400 33.219599999999986 Z"></path><path fill="#7cb5ec" d="M 379 33.219599999999986 C 384.328 33.219599999999986 384.328 41.219599999999986 379 41.219599999999986 C 373.672 41.219599999999986 373.672 33.219599999999986 379 33.219599999999986 Z"></path><path fill="#7cb5ec" d="M 357 33.219599999999986 C 362.328 33.219599999999986 362.328 41.219599999999986 357 41.219599999999986 C 351.672 41.219599999999986 351.672 33.219599999999986 357 33.219599999999986 Z"></path><path fill="#7cb5ec" d="M 335 -4 C 340.328 -4 340.328 4 335 4 C 329.672 4 329.672 -4 335 -4 Z"></path><path fill="#7cb5ec" d="M 314 -4 C 319.328 -4 319.328 4 314 4 C 308.672 4 308.672 -4 314 -4 Z"></path><path fill="#7cb5ec" d="M 292 -4 C 297.328 -4 297.328 4 292 4 C 286.672 4 286.672 -4 292 -4 Z"></path><path fill="#7cb5ec" d="M 270 -4 C 275.328 -4 275.328 4 270 4 C 264.672 4 264.672 -4 270 -4 Z"></path><path fill="#7cb5ec" d="M 249 -4 C 254.328 -4 254.328 4 249 4 C 243.672 4 243.672 -4 249 -4 Z"></path><path fill="#7cb5ec" d="M 227 -4 C 232.328 -4 232.328 4 227 4 C 221.672 4 221.672 -4 227 -4 Z"></path><path fill="#7cb5ec" d="M 205 -4 C 210.328 -4 210.328 4 205 4 C 199.672 4 199.672 -4 205 -4 Z"></path><path fill="#7cb5ec" d="M 184 -4 C 189.328 -4 189.328 4 184 4 C 178.672 4 178.672 -4 184 -4 Z"></path><path fill="#7cb5ec" d="M 162 -4 C 167.328 -4 167.328 4 162 4 C 156.672 4 156.672 -4 162 -4 Z"></path><path fill="#7cb5ec" d="M 140 -4 C 145.328 -4 145.328 4 140 4 C 134.672 4 134.672 -4 140 -4 Z"></path><path fill="#7cb5ec" d="M 119 -4 C 124.328 -4 124.328 4 119 4 C 113.672 4 113.672 -4 119 -4 Z"></path><path fill="#7cb5ec" d="M 97 -4 C 102.328 -4 102.328 4 97 4 C 91.672 4 91.672 -4 97 -4 Z"></path><path fill="#7cb5ec" d="M 75 -4 C 80.328 -4 80.328 4 75 4 C 69.672 4 69.672 -4 75 -4 Z"></path><path fill="#7cb5ec" d="M 54 -4 C 59.328 -4 59.328 4 54 4 C 48.672 4 48.672 -4 54 -4 Z"></path><path fill="#7cb5ec" d="M 32 17.997800000000012 C 37.328 17.997800000000012 37.328 25.997800000000012 32 25.997800000000012 C 26.672 25.997800000000012 26.672 17.997800000000012 32 17.997800000000012 Z"></path></g></g><text x="306" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:547px;" y="24"><tspan>Purley-FPGA Server SKX H0/LBG B1 Silver Analysis PASS%</tspan></text><g class="highcharts-data-labels" visibility="visible" zIndex="6" transform="translate(81,47) scale(1 1)" opacity="0"><g zIndex="1" style="" transform="translate(12,-1)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>90.91</tspan></text></g><g zIndex="1" style="" transform="translate(39,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(60,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(82,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(104,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(125,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(147,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(169,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(190,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(212,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(234,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(255,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(277,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(299,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(320,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(337,14)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>84.62</tspan></text></g><g zIndex="1" style="" transform="translate(359,14)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>84.62</tspan></text></g><g zIndex="1" style="" transform="translate(380,14)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>84.62</tspan></text></g><g zIndex="1" style="" transform="translate(402,17)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>83.33</tspan></text></g><g zIndex="1" style="" transform="translate(424,17)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>83.33</tspan></text></g><g zIndex="1" style="" transform="translate(445,17)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>83.33</tspan></text></g><g zIndex="1" style="" transform="translate(467,17)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>83.33</tspan></text></g><g zIndex="1" style="" transform="translate(484,17)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>83.33</tspan></text></g></g><g class="highcharts-legend" zIndex="7" transform="translate(271,360)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><path fill="none" d="M 0 11 L 16 11" stroke="#7cb5ec" stroke-width="2"></path><path fill="#7cb5ec" d="M 8 7 C 13.328 7 13.328 15 8 15 C 2.6719999999999997 15 2.6719999999999997 7 8 7 Z"></path><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">Silver</text></g></g></g></g><g class="highcharts-axis-labels highcharts-xaxis-labels" zIndex="7"><text x="94.42605819768401" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 94.42605819768401 305)" y="305" opacity="1"><tspan>2016 WW40</tspan></text><text x="116.09272486435069" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 116.09272486435069 305)" y="305" opacity="1"><tspan>2016 WW42</tspan></text><text x="137.75939153101734" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 137.75939153101734 305)" y="305" opacity="1"><tspan>2016 WW43</tspan></text><text x="159.42605819768403" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 159.42605819768403 305)" y="305" opacity="1"><tspan>2016 WW44</tspan></text><text x="181.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 181.09272486435066 305)" y="305" opacity="1"><tspan>2016 WW45</tspan></text><text x="202.75939153101734" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 202.75939153101734 305)" y="305" opacity="1"><tspan>2016 WW46</tspan></text><text x="224.42605819768403" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 224.42605819768403 305)" y="305" opacity="1"><tspan>2016 WW47</tspan></text><text x="246.09272486435069" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 246.09272486435069 305)" y="305" opacity="1"><tspan>2016 WW48</tspan></text><text x="267.75939153101734" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 267.75939153101734 305)" y="305" opacity="1"><tspan>2016 WW49</tspan></text><text x="289.42605819768403" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 289.42605819768403 305)" y="305" opacity="1"><tspan>2016 WW50</tspan></text><text x="311.0927248643507" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 311.0927248643507 305)" y="305" opacity="1"><tspan>2016 WW51</tspan></text><text x="332.75939153101734" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 332.75939153101734 305)" y="305" opacity="1"><tspan>2016 WW52</tspan></text><text x="354.42605819768403" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 354.42605819768403 305)" y="305" opacity="1"><tspan>2016 WW53</tspan></text><text x="376.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 376.09272486435066 305)" y="305" opacity="1"><tspan>2017 WW01</tspan></text><text x="397.75939153101734" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 397.75939153101734 305)" y="305" opacity="1"><tspan>2017 WW02</tspan></text><text x="419.42605819768403" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 419.42605819768403 305)" y="305" opacity="1"><tspan>2017 WW03</tspan></text><text x="441.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 441.09272486435066 305)" y="305" opacity="1"><tspan>2017 WW04</tspan></text><text x="462.75939153101734" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 462.75939153101734 305)" y="305" opacity="1"><tspan>2017 WW06</tspan></text><text x="484.42605819768403" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 484.42605819768403 305)" y="305" opacity="1"><tspan>2017 WW07</tspan></text><text x="506.0927248643506" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 506.0927248643506 305)" y="305" opacity="1"><tspan>2017 WW08</tspan></text><text x="527.7593915310173" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 527.7593915310173 305)" y="305" opacity="1"><tspan>2017 WW09</tspan></text><text x="549.426058197684" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 549.426058197684 305)" y="305" opacity="1"><tspan>2017 WW10</tspan></text><text x="571.0927248643505" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 571.0927248643505 305)" y="305" opacity="1"><tspan>2017 WW11</tspan></text><text x="592.7593915310173" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 592.7593915310173 305)" y="305" opacity="1"><tspan>2017 WW12</tspan></text></g><g class="highcharts-axis-labels highcharts-yaxis-labels" zIndex="7"><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="294" opacity="1"><tspan>0 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="233" opacity="1"><tspan>25 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="173" opacity="1"><tspan>50 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="112" opacity="1"><tspan>75 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="52" opacity="1"><tspan>100 %</tspan></text></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>
                    </div>
                <br>
                
                </div>
            </div>
            
            
            
        </div>
    
    
    
    
    
    
        <br>
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  BKC Useful Info </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed" data-toggle="collapse" href="#collapseBKCUsefulInfo"></div>
                </div>
            </div>
            <div id="collapseBKCUsefulInfo" class="panel-collapse collapse in">
                <div class="panel-body">
                    <p><span style="font-size:10.0pt;font-family:"Intel Clear",sans-serif;
color:#333333">Notes: To subscribe or unsubscribe to the mailing list please
click</span><span style="font-family:"Helvetica Neue";color:#333333"> <a href="http://targetmailer.intel.com/Subscriptions/?GroupID=30#/30?cat=109">here</a> </span><span style="font-size:10.0pt;
font-family:"Intel Clear",sans-serif;color:#333333">and select "Purley FPGA Subscription".</span><span style="font-family:"Helvetica Neue";
color:#333333"><o:p></o:p></span></p><table class="NormalTable" border="0" cellspacing="0" cellpadding="0" style="width: 100%; color: rgb(51, 51, 51);"><tbody><tr style="color: rgb(0, 0, 0); font-weight: bold; background-color: rgb(163, 203, 255);"><td width="10%" align="center">Information</td><td width="40%" align="center">Quick Guide</td></tr><tr><td style="padding: 10px; text-align: center; font-weight: bold;">BKC Artifactory Access</td><td style="padding: 10px;"><p>Link (SH server): <a href="https://ubit-artifactory-sh.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-local/Release/Purley_FPGA" style="font-family: "Intel Clear", sans-serif; font-size: 10pt; background-color: rgb(255, 255, 255);">https://ubit-artifactory-sh.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-local/Release/Purley_FPGA</a></p><p class="MsoNormal"><span style="font-size: 10pt; font-family: "Intel Clear", sans-serif; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><o:p></o:p></span></p><p>Link (OR server): <a href="https://ubit-artifactory-or.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-sh-cache/Release/Purley_FPGA" style="font-size: 10pt; background-color: rgb(255, 255, 255);">https://ubit-artifactory-or.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-sh-cache/Release/Purley_FPGA</a><span style="font-size: 10pt;">
</span><span style="font-size: 10pt;"> </span></p><p class="MsoNormal"><o:p></o:p></p><p>Steps for applying the permission:</p><p></p><ul><li>Go to EAM website: <a href="https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=757719"><span lang="X-NONE">https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=757719</span></a></li><li>Apply for the "Project viewer" role<br></li><li>Use your windows credentials for authentication</li></ul><p></p></td></tr><tr><td style="padding: 10px; text-align: center; font-weight: bold;">BKC One Stop Shop</td><td style="padding: 10px;"><p>Link: <a href="https://dcg-oss.intel.com/homepage_view/16/" style="font-size: 10pt; background-color: rgb(255, 255, 255);">https://dcg-oss.intel.com/homepage_view/16/</a></p><p>Steps for applying the permission:</p><p></p><ul><li>Go to EAM website: <a href="https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=829001" target="_blank">https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=829001</a></li><li>Navigate to:"BKC -- Purley"</li><li>Apply for the "User" or "Ingredient Owner" role</li><li>Use your windows credentials for authentication</li></ul><p></p><p>Contact Person: <a href="mailto:ling.bei@intel.com">Bei, Ling</a></p></td></tr></tbody></table><p style="color: rgb(51, 51, 51); font-family: "Helvetica Neue", Helvetica, Arial, sans-serif;"><br></p>
                    <br>
                </div>
            </div>
        </div>
    
        <br>
        <br>
    </div>
</div>
</body></html>
