Warning (10268): Verilog HDL information at break.v(77): always construct contains both blocking and non-blocking assignments File: C:/Documents/2025 ECE 2220 Digital Logic Systems/Projects/Modules/break and count/break.v Line: 77
