{
  "module_name": "icp_qat_hw.h",
  "hash_id": "e576c97abb3be441c9a48626081a1aeded3e102f0769f793cf1122edafb4b742",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/intel/qat/qat_common/icp_qat_hw.h",
  "human_readable_source": " \n \n#ifndef _ICP_QAT_HW_H_\n#define _ICP_QAT_HW_H_\n\nenum icp_qat_hw_ae_id {\n\tICP_QAT_HW_AE_0 = 0,\n\tICP_QAT_HW_AE_1 = 1,\n\tICP_QAT_HW_AE_2 = 2,\n\tICP_QAT_HW_AE_3 = 3,\n\tICP_QAT_HW_AE_4 = 4,\n\tICP_QAT_HW_AE_5 = 5,\n\tICP_QAT_HW_AE_6 = 6,\n\tICP_QAT_HW_AE_7 = 7,\n\tICP_QAT_HW_AE_8 = 8,\n\tICP_QAT_HW_AE_9 = 9,\n\tICP_QAT_HW_AE_10 = 10,\n\tICP_QAT_HW_AE_11 = 11,\n\tICP_QAT_HW_AE_DELIMITER = 12\n};\n\nenum icp_qat_hw_qat_id {\n\tICP_QAT_HW_QAT_0 = 0,\n\tICP_QAT_HW_QAT_1 = 1,\n\tICP_QAT_HW_QAT_2 = 2,\n\tICP_QAT_HW_QAT_3 = 3,\n\tICP_QAT_HW_QAT_4 = 4,\n\tICP_QAT_HW_QAT_5 = 5,\n\tICP_QAT_HW_QAT_DELIMITER = 6\n};\n\nenum icp_qat_hw_auth_algo {\n\tICP_QAT_HW_AUTH_ALGO_NULL = 0,\n\tICP_QAT_HW_AUTH_ALGO_SHA1 = 1,\n\tICP_QAT_HW_AUTH_ALGO_MD5 = 2,\n\tICP_QAT_HW_AUTH_ALGO_SHA224 = 3,\n\tICP_QAT_HW_AUTH_ALGO_SHA256 = 4,\n\tICP_QAT_HW_AUTH_ALGO_SHA384 = 5,\n\tICP_QAT_HW_AUTH_ALGO_SHA512 = 6,\n\tICP_QAT_HW_AUTH_ALGO_AES_XCBC_MAC = 7,\n\tICP_QAT_HW_AUTH_ALGO_AES_CBC_MAC = 8,\n\tICP_QAT_HW_AUTH_ALGO_AES_F9 = 9,\n\tICP_QAT_HW_AUTH_ALGO_GALOIS_128 = 10,\n\tICP_QAT_HW_AUTH_ALGO_GALOIS_64 = 11,\n\tICP_QAT_HW_AUTH_ALGO_KASUMI_F9 = 12,\n\tICP_QAT_HW_AUTH_ALGO_SNOW_3G_UIA2 = 13,\n\tICP_QAT_HW_AUTH_ALGO_ZUC_3G_128_EIA3 = 14,\n\tICP_QAT_HW_AUTH_RESERVED_1 = 15,\n\tICP_QAT_HW_AUTH_RESERVED_2 = 16,\n\tICP_QAT_HW_AUTH_ALGO_SHA3_256 = 17,\n\tICP_QAT_HW_AUTH_RESERVED_3 = 18,\n\tICP_QAT_HW_AUTH_ALGO_SHA3_512 = 19,\n\tICP_QAT_HW_AUTH_ALGO_DELIMITER = 20\n};\n\nenum icp_qat_hw_auth_mode {\n\tICP_QAT_HW_AUTH_MODE0 = 0,\n\tICP_QAT_HW_AUTH_MODE1 = 1,\n\tICP_QAT_HW_AUTH_MODE2 = 2,\n\tICP_QAT_HW_AUTH_MODE_DELIMITER = 3\n};\n\nstruct icp_qat_hw_auth_config {\n\t__u32 config;\n\t__u32 reserved;\n};\n\nstruct icp_qat_hw_ucs_cipher_config {\n\t__u32 val;\n\t__u32 reserved[3];\n};\n\nenum icp_qat_slice_mask {\n\tICP_ACCEL_MASK_CIPHER_SLICE = BIT(0),\n\tICP_ACCEL_MASK_AUTH_SLICE = BIT(1),\n\tICP_ACCEL_MASK_PKE_SLICE = BIT(2),\n\tICP_ACCEL_MASK_COMPRESS_SLICE = BIT(3),\n\tICP_ACCEL_MASK_LZS_SLICE = BIT(4),\n\tICP_ACCEL_MASK_EIA3_SLICE = BIT(5),\n\tICP_ACCEL_MASK_SHA3_SLICE = BIT(6),\n};\n\nenum icp_qat_capabilities_mask {\n\tICP_ACCEL_CAPABILITIES_CRYPTO_SYMMETRIC = BIT(0),\n\tICP_ACCEL_CAPABILITIES_CRYPTO_ASYMMETRIC = BIT(1),\n\tICP_ACCEL_CAPABILITIES_CIPHER = BIT(2),\n\tICP_ACCEL_CAPABILITIES_AUTHENTICATION = BIT(3),\n\tICP_ACCEL_CAPABILITIES_RESERVED_1 = BIT(4),\n\tICP_ACCEL_CAPABILITIES_COMPRESSION = BIT(5),\n\t \n\tICP_ACCEL_CAPABILITIES_ZUC = BIT(8),\n\tICP_ACCEL_CAPABILITIES_SHA3 = BIT(9),\n\t \n\tICP_ACCEL_CAPABILITIES_HKDF = BIT(12),\n\tICP_ACCEL_CAPABILITIES_ECEDMONT = BIT(13),\n\t \n\tICP_ACCEL_CAPABILITIES_SHA3_EXT = BIT(15),\n\tICP_ACCEL_CAPABILITIES_AESGCM_SPC = BIT(16),\n\tICP_ACCEL_CAPABILITIES_CHACHA_POLY = BIT(17),\n\tICP_ACCEL_CAPABILITIES_SM2 = BIT(18),\n\tICP_ACCEL_CAPABILITIES_SM3 = BIT(19),\n\tICP_ACCEL_CAPABILITIES_SM4 = BIT(20),\n\t \n\tICP_ACCEL_CAPABILITIES_CNV_INTEGRITY = BIT(22),\n\tICP_ACCEL_CAPABILITIES_CNV_INTEGRITY64 = BIT(23),\n\tICP_ACCEL_CAPABILITIES_LZ4_COMPRESSION = BIT(24),\n\tICP_ACCEL_CAPABILITIES_LZ4S_COMPRESSION = BIT(25),\n\tICP_ACCEL_CAPABILITIES_AES_V2 = BIT(26)\n};\n\n#define QAT_AUTH_MODE_BITPOS 4\n#define QAT_AUTH_MODE_MASK 0xF\n#define QAT_AUTH_ALGO_BITPOS 0\n#define QAT_AUTH_ALGO_MASK 0xF\n#define QAT_AUTH_CMP_BITPOS 8\n#define QAT_AUTH_CMP_MASK 0x7F\n#define QAT_AUTH_SHA3_PADDING_BITPOS 16\n#define QAT_AUTH_SHA3_PADDING_MASK 0x1\n#define QAT_AUTH_ALGO_SHA3_BITPOS 22\n#define QAT_AUTH_ALGO_SHA3_MASK 0x3\n#define ICP_QAT_HW_AUTH_CONFIG_BUILD(mode, algo, cmp_len) \\\n\t(((mode & QAT_AUTH_MODE_MASK) << QAT_AUTH_MODE_BITPOS) | \\\n\t((algo & QAT_AUTH_ALGO_MASK) << QAT_AUTH_ALGO_BITPOS) | \\\n\t(((algo >> 4) & QAT_AUTH_ALGO_SHA3_MASK) << \\\n\t QAT_AUTH_ALGO_SHA3_BITPOS) | \\\n\t (((((algo == ICP_QAT_HW_AUTH_ALGO_SHA3_256) || \\\n\t(algo == ICP_QAT_HW_AUTH_ALGO_SHA3_512)) ? 1 : 0) \\\n\t& QAT_AUTH_SHA3_PADDING_MASK) << QAT_AUTH_SHA3_PADDING_BITPOS) | \\\n\t((cmp_len & QAT_AUTH_CMP_MASK) << QAT_AUTH_CMP_BITPOS))\n\nstruct icp_qat_hw_auth_counter {\n\t__be32 counter;\n\t__u32 reserved;\n};\n\n#define QAT_AUTH_COUNT_MASK 0xFFFFFFFF\n#define QAT_AUTH_COUNT_BITPOS 0\n#define ICP_QAT_HW_AUTH_COUNT_BUILD(val) \\\n\t(((val) & QAT_AUTH_COUNT_MASK) << QAT_AUTH_COUNT_BITPOS)\n\nstruct icp_qat_hw_auth_setup {\n\tstruct icp_qat_hw_auth_config auth_config;\n\tstruct icp_qat_hw_auth_counter auth_counter;\n};\n\n#define QAT_HW_DEFAULT_ALIGNMENT 8\n#define QAT_HW_ROUND_UP(val, n) (((val) + ((n) - 1)) & (~(n - 1)))\n#define ICP_QAT_HW_NULL_STATE1_SZ 32\n#define ICP_QAT_HW_MD5_STATE1_SZ 16\n#define ICP_QAT_HW_SHA1_STATE1_SZ 20\n#define ICP_QAT_HW_SHA224_STATE1_SZ 32\n#define ICP_QAT_HW_SHA256_STATE1_SZ 32\n#define ICP_QAT_HW_SHA3_256_STATE1_SZ 32\n#define ICP_QAT_HW_SHA384_STATE1_SZ 64\n#define ICP_QAT_HW_SHA512_STATE1_SZ 64\n#define ICP_QAT_HW_SHA3_512_STATE1_SZ 64\n#define ICP_QAT_HW_SHA3_224_STATE1_SZ 28\n#define ICP_QAT_HW_SHA3_384_STATE1_SZ 48\n#define ICP_QAT_HW_AES_XCBC_MAC_STATE1_SZ 16\n#define ICP_QAT_HW_AES_CBC_MAC_STATE1_SZ 16\n#define ICP_QAT_HW_AES_F9_STATE1_SZ 32\n#define ICP_QAT_HW_KASUMI_F9_STATE1_SZ 16\n#define ICP_QAT_HW_GALOIS_128_STATE1_SZ 16\n#define ICP_QAT_HW_SNOW_3G_UIA2_STATE1_SZ 8\n#define ICP_QAT_HW_ZUC_3G_EIA3_STATE1_SZ 8\n#define ICP_QAT_HW_NULL_STATE2_SZ 32\n#define ICP_QAT_HW_MD5_STATE2_SZ 16\n#define ICP_QAT_HW_SHA1_STATE2_SZ 20\n#define ICP_QAT_HW_SHA224_STATE2_SZ 32\n#define ICP_QAT_HW_SHA256_STATE2_SZ 32\n#define ICP_QAT_HW_SHA3_256_STATE2_SZ 0\n#define ICP_QAT_HW_SHA384_STATE2_SZ 64\n#define ICP_QAT_HW_SHA512_STATE2_SZ 64\n#define ICP_QAT_HW_SHA3_512_STATE2_SZ 0\n#define ICP_QAT_HW_SHA3_224_STATE2_SZ 0\n#define ICP_QAT_HW_SHA3_384_STATE2_SZ 0\n#define ICP_QAT_HW_AES_XCBC_MAC_KEY_SZ 16\n#define ICP_QAT_HW_AES_CBC_MAC_KEY_SZ 16\n#define ICP_QAT_HW_AES_CCM_CBC_E_CTR0_SZ 16\n#define ICP_QAT_HW_F9_IK_SZ 16\n#define ICP_QAT_HW_F9_FK_SZ 16\n#define ICP_QAT_HW_KASUMI_F9_STATE2_SZ (ICP_QAT_HW_F9_IK_SZ + \\\n\tICP_QAT_HW_F9_FK_SZ)\n#define ICP_QAT_HW_AES_F9_STATE2_SZ ICP_QAT_HW_KASUMI_F9_STATE2_SZ\n#define ICP_QAT_HW_SNOW_3G_UIA2_STATE2_SZ 24\n#define ICP_QAT_HW_ZUC_3G_EIA3_STATE2_SZ 32\n#define ICP_QAT_HW_GALOIS_H_SZ 16\n#define ICP_QAT_HW_GALOIS_LEN_A_SZ 8\n#define ICP_QAT_HW_GALOIS_E_CTR0_SZ 16\n\nstruct icp_qat_hw_auth_sha512 {\n\tstruct icp_qat_hw_auth_setup inner_setup;\n\t__u8 state1[ICP_QAT_HW_SHA512_STATE1_SZ];\n\tstruct icp_qat_hw_auth_setup outer_setup;\n\t__u8 state2[ICP_QAT_HW_SHA512_STATE2_SZ];\n};\n\nstruct icp_qat_hw_auth_algo_blk {\n\tstruct icp_qat_hw_auth_sha512 sha;\n};\n\n#define ICP_QAT_HW_GALOIS_LEN_A_BITPOS 0\n#define ICP_QAT_HW_GALOIS_LEN_A_MASK 0xFFFFFFFF\n\nenum icp_qat_hw_cipher_algo {\n\tICP_QAT_HW_CIPHER_ALGO_NULL = 0,\n\tICP_QAT_HW_CIPHER_ALGO_DES = 1,\n\tICP_QAT_HW_CIPHER_ALGO_3DES = 2,\n\tICP_QAT_HW_CIPHER_ALGO_AES128 = 3,\n\tICP_QAT_HW_CIPHER_ALGO_AES192 = 4,\n\tICP_QAT_HW_CIPHER_ALGO_AES256 = 5,\n\tICP_QAT_HW_CIPHER_ALGO_ARC4 = 6,\n\tICP_QAT_HW_CIPHER_ALGO_KASUMI = 7,\n\tICP_QAT_HW_CIPHER_ALGO_SNOW_3G_UEA2 = 8,\n\tICP_QAT_HW_CIPHER_ALGO_ZUC_3G_128_EEA3 = 9,\n\tICP_QAT_HW_CIPHER_DELIMITER = 10\n};\n\nenum icp_qat_hw_cipher_mode {\n\tICP_QAT_HW_CIPHER_ECB_MODE = 0,\n\tICP_QAT_HW_CIPHER_CBC_MODE = 1,\n\tICP_QAT_HW_CIPHER_CTR_MODE = 2,\n\tICP_QAT_HW_CIPHER_F8_MODE = 3,\n\tICP_QAT_HW_CIPHER_XTS_MODE = 6,\n\tICP_QAT_HW_CIPHER_MODE_DELIMITER = 7\n};\n\nstruct icp_qat_hw_cipher_config {\n\t__u32 val;\n\t__u32 reserved;\n};\n\nenum icp_qat_hw_cipher_dir {\n\tICP_QAT_HW_CIPHER_ENCRYPT = 0,\n\tICP_QAT_HW_CIPHER_DECRYPT = 1,\n};\n\nenum icp_qat_hw_cipher_convert {\n\tICP_QAT_HW_CIPHER_NO_CONVERT = 0,\n\tICP_QAT_HW_CIPHER_KEY_CONVERT = 1,\n};\n\n#define QAT_CIPHER_MODE_BITPOS 4\n#define QAT_CIPHER_MODE_MASK 0xF\n#define QAT_CIPHER_ALGO_BITPOS 0\n#define QAT_CIPHER_ALGO_MASK 0xF\n#define QAT_CIPHER_CONVERT_BITPOS 9\n#define QAT_CIPHER_CONVERT_MASK 0x1\n#define QAT_CIPHER_DIR_BITPOS 8\n#define QAT_CIPHER_DIR_MASK 0x1\n#define QAT_CIPHER_MODE_F8_KEY_SZ_MULT 2\n#define QAT_CIPHER_MODE_XTS_KEY_SZ_MULT 2\n#define ICP_QAT_HW_CIPHER_CONFIG_BUILD(mode, algo, convert, dir) \\\n\t(((mode & QAT_CIPHER_MODE_MASK) << QAT_CIPHER_MODE_BITPOS) | \\\n\t((algo & QAT_CIPHER_ALGO_MASK) << QAT_CIPHER_ALGO_BITPOS) | \\\n\t((convert & QAT_CIPHER_CONVERT_MASK) << QAT_CIPHER_CONVERT_BITPOS) | \\\n\t((dir & QAT_CIPHER_DIR_MASK) << QAT_CIPHER_DIR_BITPOS))\n#define ICP_QAT_HW_DES_BLK_SZ 8\n#define ICP_QAT_HW_3DES_BLK_SZ 8\n#define ICP_QAT_HW_NULL_BLK_SZ 8\n#define ICP_QAT_HW_AES_BLK_SZ 16\n#define ICP_QAT_HW_KASUMI_BLK_SZ 8\n#define ICP_QAT_HW_SNOW_3G_BLK_SZ 8\n#define ICP_QAT_HW_ZUC_3G_BLK_SZ 8\n#define ICP_QAT_HW_NULL_KEY_SZ 256\n#define ICP_QAT_HW_DES_KEY_SZ 8\n#define ICP_QAT_HW_3DES_KEY_SZ 24\n#define ICP_QAT_HW_AES_128_KEY_SZ 16\n#define ICP_QAT_HW_AES_192_KEY_SZ 24\n#define ICP_QAT_HW_AES_256_KEY_SZ 32\n#define ICP_QAT_HW_AES_128_F8_KEY_SZ (ICP_QAT_HW_AES_128_KEY_SZ * \\\n\tQAT_CIPHER_MODE_F8_KEY_SZ_MULT)\n#define ICP_QAT_HW_AES_192_F8_KEY_SZ (ICP_QAT_HW_AES_192_KEY_SZ * \\\n\tQAT_CIPHER_MODE_F8_KEY_SZ_MULT)\n#define ICP_QAT_HW_AES_256_F8_KEY_SZ (ICP_QAT_HW_AES_256_KEY_SZ * \\\n\tQAT_CIPHER_MODE_F8_KEY_SZ_MULT)\n#define ICP_QAT_HW_AES_128_XTS_KEY_SZ (ICP_QAT_HW_AES_128_KEY_SZ * \\\n\tQAT_CIPHER_MODE_XTS_KEY_SZ_MULT)\n#define ICP_QAT_HW_AES_256_XTS_KEY_SZ (ICP_QAT_HW_AES_256_KEY_SZ * \\\n\tQAT_CIPHER_MODE_XTS_KEY_SZ_MULT)\n#define ICP_QAT_HW_KASUMI_KEY_SZ 16\n#define ICP_QAT_HW_KASUMI_F8_KEY_SZ (ICP_QAT_HW_KASUMI_KEY_SZ * \\\n\tQAT_CIPHER_MODE_F8_KEY_SZ_MULT)\n#define ICP_QAT_HW_AES_128_XTS_KEY_SZ (ICP_QAT_HW_AES_128_KEY_SZ * \\\n\tQAT_CIPHER_MODE_XTS_KEY_SZ_MULT)\n#define ICP_QAT_HW_AES_256_XTS_KEY_SZ (ICP_QAT_HW_AES_256_KEY_SZ * \\\n\tQAT_CIPHER_MODE_XTS_KEY_SZ_MULT)\n#define ICP_QAT_HW_ARC4_KEY_SZ 256\n#define ICP_QAT_HW_SNOW_3G_UEA2_KEY_SZ 16\n#define ICP_QAT_HW_SNOW_3G_UEA2_IV_SZ 16\n#define ICP_QAT_HW_ZUC_3G_EEA3_KEY_SZ 16\n#define ICP_QAT_HW_ZUC_3G_EEA3_IV_SZ 16\n#define ICP_QAT_HW_MODE_F8_NUM_REG_TO_CLEAR 2\n#define INIT_SHRAM_CONSTANTS_TABLE_SZ 1024\n\nstruct icp_qat_hw_cipher_aes256_f8 {\n\tstruct icp_qat_hw_cipher_config cipher_config;\n\t__u8 key[ICP_QAT_HW_AES_256_F8_KEY_SZ];\n};\n\nstruct icp_qat_hw_ucs_cipher_aes256_f8 {\n\tstruct icp_qat_hw_ucs_cipher_config cipher_config;\n\t__u8 key[ICP_QAT_HW_AES_256_F8_KEY_SZ];\n};\n\nstruct icp_qat_hw_cipher_algo_blk {\n\tunion {\n\t\tstruct icp_qat_hw_cipher_aes256_f8 aes;\n\t\tstruct icp_qat_hw_ucs_cipher_aes256_f8 ucs_aes;\n\t};\n} __aligned(64);\n\nenum icp_qat_hw_compression_direction {\n\tICP_QAT_HW_COMPRESSION_DIR_COMPRESS = 0,\n\tICP_QAT_HW_COMPRESSION_DIR_DECOMPRESS = 1,\n\tICP_QAT_HW_COMPRESSION_DIR_DELIMITER = 2\n};\n\nenum icp_qat_hw_compression_delayed_match {\n\tICP_QAT_HW_COMPRESSION_DELAYED_MATCH_DISABLED = 0,\n\tICP_QAT_HW_COMPRESSION_DELAYED_MATCH_ENABLED = 1,\n\tICP_QAT_HW_COMPRESSION_DELAYED_MATCH_DELIMITER = 2\n};\n\nenum icp_qat_hw_compression_algo {\n\tICP_QAT_HW_COMPRESSION_ALGO_DEFLATE = 0,\n\tICP_QAT_HW_COMPRESSION_ALGO_LZS = 1,\n\tICP_QAT_HW_COMPRESSION_ALGO_DELIMITER = 2\n};\n\nenum icp_qat_hw_compression_depth {\n\tICP_QAT_HW_COMPRESSION_DEPTH_1 = 0,\n\tICP_QAT_HW_COMPRESSION_DEPTH_4 = 1,\n\tICP_QAT_HW_COMPRESSION_DEPTH_8 = 2,\n\tICP_QAT_HW_COMPRESSION_DEPTH_16 = 3,\n\tICP_QAT_HW_COMPRESSION_DEPTH_128 = 4,\n\tICP_QAT_HW_COMPRESSION_DEPTH_DELIMITER = 5\n};\n\nenum icp_qat_hw_compression_file_type {\n\tICP_QAT_HW_COMPRESSION_FILE_TYPE_0 = 0,\n\tICP_QAT_HW_COMPRESSION_FILE_TYPE_1 = 1,\n\tICP_QAT_HW_COMPRESSION_FILE_TYPE_2 = 2,\n\tICP_QAT_HW_COMPRESSION_FILE_TYPE_3 = 3,\n\tICP_QAT_HW_COMPRESSION_FILE_TYPE_4 = 4,\n\tICP_QAT_HW_COMPRESSION_FILE_TYPE_DELIMITER = 5\n};\n\nstruct icp_qat_hw_compression_config {\n\t__u32 lower_val;\n\t__u32 upper_val;\n};\n\n#define QAT_COMPRESSION_DIR_BITPOS 4\n#define QAT_COMPRESSION_DIR_MASK 0x7\n#define QAT_COMPRESSION_DELAYED_MATCH_BITPOS 16\n#define QAT_COMPRESSION_DELAYED_MATCH_MASK 0x1\n#define QAT_COMPRESSION_ALGO_BITPOS 31\n#define QAT_COMPRESSION_ALGO_MASK 0x1\n#define QAT_COMPRESSION_DEPTH_BITPOS 28\n#define QAT_COMPRESSION_DEPTH_MASK 0x7\n#define QAT_COMPRESSION_FILE_TYPE_BITPOS 24\n#define QAT_COMPRESSION_FILE_TYPE_MASK 0xF\n\n#define ICP_QAT_HW_COMPRESSION_CONFIG_BUILD(dir, delayed, \\\n\talgo, depth, filetype) \\\n\t((((dir) & QAT_COMPRESSION_DIR_MASK) << \\\n\tQAT_COMPRESSION_DIR_BITPOS) | \\\n\t(((delayed) & QAT_COMPRESSION_DELAYED_MATCH_MASK) << \\\n\tQAT_COMPRESSION_DELAYED_MATCH_BITPOS) | \\\n\t(((algo) & QAT_COMPRESSION_ALGO_MASK) << \\\n\tQAT_COMPRESSION_ALGO_BITPOS) | \\\n\t(((depth) & QAT_COMPRESSION_DEPTH_MASK) << \\\n\tQAT_COMPRESSION_DEPTH_BITPOS) | \\\n\t(((filetype) & QAT_COMPRESSION_FILE_TYPE_MASK) << \\\n\tQAT_COMPRESSION_FILE_TYPE_BITPOS))\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}