/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [3:0] _05_;
  wire [2:0] _06_;
  wire [6:0] _07_;
  wire [10:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [19:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [7:0] celloutsig_0_54z;
  wire [7:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [6:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [1:0] _09_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 2'h0;
    else _09_ <= { celloutsig_0_16z[2], celloutsig_0_8z };
  assign { _05_[1], _03_ } = _09_;
  reg [3:0] _10_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 4'h0;
    else _10_ <= { celloutsig_0_16z[2:0], celloutsig_0_14z };
  assign { _07_[3:2], _01_, _07_[0] } = _10_;
  assign celloutsig_0_34z = celloutsig_0_4z[2] ? celloutsig_0_8z : _00_;
  assign celloutsig_0_6z = celloutsig_0_1z[4] ? celloutsig_0_2z[0] : in_data[4];
  assign celloutsig_0_10z = celloutsig_0_8z ? celloutsig_0_1z[3] : in_data[70];
  assign celloutsig_0_42z = !(celloutsig_0_24z[0] ? _00_ : celloutsig_0_36z[4]);
  assign celloutsig_0_57z = !(celloutsig_0_0z ? celloutsig_0_24z[0] : celloutsig_0_23z);
  assign celloutsig_1_0z = !(in_data[178] ? in_data[127] : in_data[103]);
  assign celloutsig_0_9z = ~celloutsig_0_2z[2];
  assign celloutsig_1_3z = ~((1'h1 | in_data[156]) & celloutsig_1_0z);
  assign celloutsig_0_46z = celloutsig_0_38z | ~(celloutsig_0_42z);
  assign celloutsig_0_52z = celloutsig_0_27z[0] | ~(celloutsig_0_18z);
  assign celloutsig_0_53z = celloutsig_0_38z | ~(_02_);
  assign celloutsig_0_71z = celloutsig_0_47z | ~(celloutsig_0_46z);
  assign celloutsig_0_17z = celloutsig_0_0z | ~(celloutsig_0_6z);
  assign celloutsig_0_33z = celloutsig_0_13z | celloutsig_0_8z;
  assign celloutsig_0_47z = celloutsig_0_7z | celloutsig_0_40z;
  assign celloutsig_1_19z = in_data[160] | celloutsig_1_5z[3];
  assign celloutsig_0_31z = celloutsig_0_18z | celloutsig_0_4z[3];
  assign celloutsig_0_58z = ~(celloutsig_0_24z[1] ^ _03_);
  assign celloutsig_0_7z = ~(_00_ ^ _04_);
  reg [10:0] _30_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _30_ <= 11'h000;
    else _30_ <= { celloutsig_0_4z[4:1], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_10z };
  assign { _08_[10:1], _02_ } = _30_;
  reg [2:0] _31_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _31_ <= 3'h0;
    else _31_ <= { celloutsig_0_2z[2:1], celloutsig_0_0z };
  assign { _04_, _06_[1], _00_ } = _31_;
  assign celloutsig_0_36z = { in_data[57:41], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z } / { 1'h1, _08_[7:3], 1'h0, celloutsig_0_0z, celloutsig_0_21z, 1'h0, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_33z, celloutsig_0_15z };
  assign celloutsig_0_83z = { celloutsig_0_1z[2:0], celloutsig_0_13z, celloutsig_0_26z } == _08_[9:1];
  assign celloutsig_0_12z = celloutsig_0_2z == { _04_, _06_[1], _00_ };
  assign celloutsig_0_13z = in_data[32:28] >= { celloutsig_0_1z[3:0], celloutsig_0_8z };
  assign celloutsig_0_15z = { in_data[73:68], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z } >= { celloutsig_0_12z, _04_, _06_[1], _00_, celloutsig_0_5z };
  assign celloutsig_1_18z = in_data[133:122] < in_data[126:115];
  assign celloutsig_0_21z = { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_6z } < { in_data[54:53], celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_5z[6:2], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_12z } < { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[35:32], celloutsig_0_0z } * in_data[95:91];
  assign celloutsig_0_54z = { celloutsig_0_5z, celloutsig_0_52z } * { celloutsig_0_5z[5:0], celloutsig_0_19z, celloutsig_0_40z };
  assign celloutsig_0_5z = { celloutsig_0_2z[2:1], celloutsig_0_4z } * { celloutsig_0_1z[4:1], _04_, _06_[1], _00_ };
  assign celloutsig_1_4z = { in_data[185:177], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } * in_data[182:167];
  assign celloutsig_0_26z = { celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_11z } * { celloutsig_0_10z, celloutsig_0_23z, _04_, _06_[1], _00_ };
  assign celloutsig_0_63z = - { celloutsig_0_55z[5:3], celloutsig_0_54z, celloutsig_0_53z };
  assign celloutsig_1_5z = - { celloutsig_1_4z[15], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_27z = - { celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_26z };
  assign celloutsig_0_19z = { _04_, _06_[1], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z } !== { celloutsig_0_1z[0], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_8z = & { celloutsig_0_2z[1], celloutsig_0_1z };
  assign celloutsig_0_11z = & in_data[46:43];
  assign celloutsig_0_38z = | { celloutsig_0_27z[3:1], celloutsig_0_6z };
  assign celloutsig_0_64z = | { celloutsig_0_4z[1:0], celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_58z, celloutsig_0_22z };
  assign celloutsig_0_14z = celloutsig_0_4z[2] & _00_;
  assign celloutsig_0_18z = celloutsig_0_15z & celloutsig_0_6z;
  assign celloutsig_0_0z = ~^ in_data[44:41];
  assign celloutsig_0_40z = ~^ { in_data[28:20], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_34z };
  assign celloutsig_0_41z = ~^ { 3'h0, _07_[3:2], _01_, _07_[0], celloutsig_0_40z };
  assign celloutsig_0_73z = ~^ { celloutsig_0_52z, celloutsig_0_57z, celloutsig_0_71z };
  assign celloutsig_0_84z = ~^ { celloutsig_0_63z[7], celloutsig_0_73z, celloutsig_0_64z };
  assign celloutsig_0_23z = ^ { in_data[73], celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_55z = { _01_, _07_[0], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_42z, celloutsig_0_53z, celloutsig_0_41z } - { celloutsig_0_23z, celloutsig_0_1z, 1'h0, celloutsig_0_46z };
  assign celloutsig_0_2z = in_data[45:43] - celloutsig_0_1z[3:1];
  assign celloutsig_0_1z = in_data[16:12] ^ in_data[12:8];
  assign celloutsig_0_24z = { celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_15z } ^ { celloutsig_0_1z[2:1], celloutsig_0_23z };
  assign { celloutsig_0_16z[0], celloutsig_0_16z[2:1] } = { celloutsig_0_10z, celloutsig_0_5z[2:1] } ^ { celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_0z };
  assign { _05_[3:2], _05_[0] } = { 2'h0, _03_ };
  assign { _06_[2], _06_[0] } = { _04_, _00_ };
  assign { _07_[6:4], _07_[1] } = { 3'h0, _01_ };
  assign _08_[0] = _02_;
  assign celloutsig_0_16z[6:3] = 4'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
