name: dma_reg
description: Generated by bouffalo-data-parser from Bouffalo source code
size_bytes: 0x814
registers:
  - name: DMA_IntStatus
    description: Interrupt status
    offset_bytes: 0x0
    size_bytes: 0x4
    fieldset: DMA_IntStatus
  - name: DMA_IntTCStatus
    description: Interrupt terminal count request status
    offset_bytes: 0x4
    size_bytes: 0x4
    fieldset: DMA_IntTCStatus
  - name: DMA_IntTCClear
    description: Terminal count request clear
    offset_bytes: 0x8
    size_bytes: 0x4
    fieldset: DMA_IntTCClear
  - name: DMA_IntErrorStatus
    description: Interrupt error status
    offset_bytes: 0xc
    size_bytes: 0x4
    fieldset: DMA_IntErrorStatus
  - name: DMA_IntErrClr
    description: Interrupt error clear
    offset_bytes: 0x10
    size_bytes: 0x4
    fieldset: DMA_IntErrClr
  - name: DMA_RawIntTCStatus
    description: Status of the terminal count interrupt prior to masking
    offset_bytes: 0x14
    size_bytes: 0x4
    fieldset: DMA_RawIntTCStatus
  - name: DMA_RawIntErrorStatus
    description: Status of the error interrupt prior to masking
    offset_bytes: 0x18
    size_bytes: 0x4
    fieldset: DMA_RawIntErrorStatus
  - name: DMA_EnbldChns
    description: Channel enable status
    offset_bytes: 0x1c
    size_bytes: 0x4
    fieldset: DMA_EnbldChns
  - name: DMA_SoftBReq
    description: Software burst request
    offset_bytes: 0x20
    size_bytes: 0x4
    fieldset: DMA_SoftBReq
  - name: DMA_SoftSReq
    description: Software single request
    offset_bytes: 0x24
    size_bytes: 0x4
    fieldset: DMA_SoftSReq
  - name: DMA_SoftLBReq
    description: Software last burst request
    offset_bytes: 0x28
    size_bytes: 0x4
    fieldset: DMA_SoftLBReq
  - name: DMA_SoftLSReq
    description: Software last single request
    offset_bytes: 0x2c
    size_bytes: 0x4
    fieldset: DMA_SoftLSReq
  - name: DMA_Top_Config
    description: DMA general configuration
    offset_bytes: 0x30
    size_bytes: 0x4
    fieldset: DMA_Top_Config
  - name: DMA_Sync
    description: DMA request asynchronous setting
    offset_bytes: 0x34
    size_bytes: 0x4
    fieldset: DMA_Sync
  - name: DMA_C0SrcAddr
    description: Channel DMA source address
    offset_bytes: 0x100
    size_bytes: 0x4
    fieldset: DMA_C0SrcAddr
  - name: DMA_C0DstAddr
    description: Channel DMA Destination address
    offset_bytes: 0x104
    size_bytes: 0x4
    fieldset: DMA_C0DstAddr
  - name: DMA_C0LLI
    description: Channel DMA link list
    offset_bytes: 0x108
    size_bytes: 0x4
    fieldset: DMA_C0LLI
  - name: DMA_C0Control
    description: Channel DMA bus control
    offset_bytes: 0x10c
    size_bytes: 0x4
    fieldset: DMA_C0Control
  - name: DMA_C0Config
    description: Channel DMA configuration
    offset_bytes: 0x110
    size_bytes: 0x4
    fieldset: DMA_C0Config
  - name: DMA_C1SrcAddr
    description: Channel DMA source address
    offset_bytes: 0x200
    size_bytes: 0x4
    fieldset: DMA_C1SrcAddr
  - name: DMA_C1DstAddr
    description: Channel DMA Destination address
    offset_bytes: 0x204
    size_bytes: 0x4
    fieldset: DMA_C1DstAddr
  - name: DMA_C1LLI
    description: Channel DMA link list
    offset_bytes: 0x208
    size_bytes: 0x4
    fieldset: DMA_C1LLI
  - name: DMA_C1Control
    description: Channel DMA bus control
    offset_bytes: 0x20c
    size_bytes: 0x4
    fieldset: DMA_C1Control
  - name: DMA_C1Config
    description: Channel DMA configuration
    offset_bytes: 0x210
    size_bytes: 0x4
    fieldset: DMA_C1Config
  - name: DMA_C2SrcAddr
    description: Channel DMA source address
    offset_bytes: 0x300
    size_bytes: 0x4
    fieldset: DMA_C2SrcAddr
  - name: DMA_C2DstAddr
    description: Channel DMA Destination address
    offset_bytes: 0x304
    size_bytes: 0x4
    fieldset: DMA_C2DstAddr
  - name: DMA_C2LLI
    description: Channel DMA link list
    offset_bytes: 0x308
    size_bytes: 0x4
    fieldset: DMA_C2LLI
  - name: DMA_C2Control
    description: Channel DMA bus contro
    offset_bytes: 0x30c
    size_bytes: 0x4
    fieldset: DMA_C2Control
  - name: DMA_C2Config
    description: Channel DMA configuration
    offset_bytes: 0x310
    size_bytes: 0x4
    fieldset: DMA_C2Config
  - name: DMA_C3SrcAddr
    description: Channel DMA source address
    offset_bytes: 0x400
    size_bytes: 0x4
    fieldset: DMA_C3SrcAddr
  - name: DMA_C3DstAddr
    description: Channel DMA Destination address
    offset_bytes: 0x404
    size_bytes: 0x4
    fieldset: DMA_C3DstAddr
  - name: DMA_C3LLI
    description: Channel DMA link list
    offset_bytes: 0x408
    size_bytes: 0x4
    fieldset: DMA_C3LLI
  - name: DMA_C3Control
    description: Channel DMA bus control
    offset_bytes: 0x40c
    size_bytes: 0x4
    fieldset: DMA_C3Control
  - name: DMA_C3Config
    description: Channel DMA configuration
    offset_bytes: 0x410
    size_bytes: 0x4
    fieldset: DMA_C3Config
  - name: DMA_C4SrcAddr
    description: Channel DMA source address
    offset_bytes: 0x500
    size_bytes: 0x4
    fieldset: DMA_C4SrcAddr
  - name: DMA_C4DstAddr
    description: Channel DMA Destination address
    offset_bytes: 0x504
    size_bytes: 0x4
    fieldset: DMA_C4DstAddr
  - name: DMA_C4LLI
    description: Channel DMA link list
    offset_bytes: 0x508
    size_bytes: 0x4
    fieldset: DMA_C4LLI
  - name: DMA_C4Control
    description: Channel DMA bus control
    offset_bytes: 0x50c
    size_bytes: 0x4
    fieldset: DMA_C4Control
  - name: DMA_C4Config
    description: Channel DMA configuration
    offset_bytes: 0x510
    size_bytes: 0x4
    fieldset: DMA_C4Config
  - name: DMA_C5SrcAddr
    description: Channel DMA source address
    offset_bytes: 0x600
    size_bytes: 0x4
    fieldset: DMA_C5SrcAddr
  - name: DMA_C5DstAddr
    description: Channel DMA Destination address
    offset_bytes: 0x604
    size_bytes: 0x4
    fieldset: DMA_C5DstAddr
  - name: DMA_C5LLI
    description: Channel DMA link list
    offset_bytes: 0x608
    size_bytes: 0x4
    fieldset: DMA_C5LLI
  - name: DMA_C5Control
    description: Channel DMA bus control
    offset_bytes: 0x60c
    size_bytes: 0x4
    fieldset: DMA_C5Control
  - name: DMA_C5Config
    description: Channel DMA configuration
    offset_bytes: 0x610
    size_bytes: 0x4
    fieldset: DMA_C5Config
  - name: DMA_C6SrcAddr
    description: Channel DMA source address
    offset_bytes: 0x700
    size_bytes: 0x4
    fieldset: DMA_C6SrcAddr
  - name: DMA_C6DstAddr
    description: Channel DMA Destination address
    offset_bytes: 0x704
    size_bytes: 0x4
    fieldset: DMA_C6DstAddr
  - name: DMA_C6LLI
    description: Channel DMA link list
    offset_bytes: 0x708
    size_bytes: 0x4
    fieldset: DMA_C6LLI
  - name: DMA_C6Control
    description: Channel DMA bus control
    offset_bytes: 0x70c
    size_bytes: 0x4
    fieldset: DMA_C6Control
  - name: DMA_C6Config
    description: Channel DMA configuration
    offset_bytes: 0x710
    size_bytes: 0x4
    fieldset: DMA_C6Config
  - name: DMA_C7SrcAddr
    description: Channel DMA source address
    offset_bytes: 0x800
    size_bytes: 0x4
    fieldset: DMA_C7SrcAddr
  - name: DMA_C7DstAddr
    description: Channel DMA Destination address
    offset_bytes: 0x804
    size_bytes: 0x4
    fieldset: DMA_C7DstAddr
  - name: DMA_C7LLI
    description: Channel DMA link list
    offset_bytes: 0x808
    size_bytes: 0x4
    fieldset: DMA_C7LLI
  - name: DMA_C7Control
    description: Channel DMA bus control
    offset_bytes: 0x80c
    size_bytes: 0x4
    fieldset: DMA_C7Control
  - name: DMA_C7Config
    description: Channel DMA configuration
    offset_bytes: 0x810
    size_bytes: 0x4
    fieldset: DMA_C7Config
fieldsets:
  - name: DMA_IntStatus
    description: ""
    fields:
      - name: IntStatus
        description: Status of the DMA interrupts after masking
        size_bits: 8
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: DMA_IntTCStatus
    description: ""
    fields:
      - name: IntTCStatus
        description: Interrupt terminal count request status
        size_bits: 8
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: DMA_IntTCClear
    description: ""
    fields:
      - name: IntTCClear
        description: Terminal count request clear
        size_bits: 8
        offset_bits: 0
        reset_value: 0x0
        access: w
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: DMA_IntErrorStatus
    description: ""
    fields:
      - name: IntErrorStatus
        description: Interrupt error status
        size_bits: 8
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: DMA_IntErrClr
    description: ""
    fields:
      - name: IntErrClr
        description: Interrupt error clear
        size_bits: 8
        offset_bits: 0
        reset_value: 0x0
        access: w
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: DMA_RawIntTCStatus
    description: ""
    fields:
      - name: RawIntTCStatus
        description: Status of the terminal count interrupt prior to masking
        size_bits: 8
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: DMA_RawIntErrorStatus
    description: ""
    fields:
      - name: RawIntErrorStatus
        description: Status of the error interrupt prior to masking
        size_bits: 8
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: DMA_EnbldChns
    description: ""
    fields:
      - name: EnabledChannels
        description: Channel enable status
        size_bits: 8
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: DMA_SoftBReq
    description: ""
    fields:
      - name: SoftBReq
        description: Software burst request
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_SoftSReq
    description: ""
    fields:
      - name: SoftSReq
        description: Software single request
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_SoftLBReq
    description: ""
    fields:
      - name: SoftLBReq
        description: Software last burst request
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_SoftLSReq
    description: ""
    fields:
      - name: SoftLSReq
        description: Software last single request
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_Top_Config
    description: ""
    fields:
      - name: E
        description: SMDMA Enable.
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: M
        description: "AHB Master endianness configuration: 0 = little-endian, 1 =
          big-endian"
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: reserved_2_31
        description: ""
        size_bits: 30
        offset_bits: 2
        reset_value: 0x0
        access: rsvd
  - name: DMA_Sync
    description: ""
    fields:
      - name: DMA_Sync
        description: "DMA synchronization logic for DMA request signals: 0 = enable, 1 =
          disable"
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C0SrcAddr
    description: ""
    fields:
      - name: SrcAddr
        description: DMA source address
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C0DstAddr
    description: ""
    fields:
      - name: DstAddr
        description: DMA Destination address
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C0LLI
    description: ""
    fields:
      - name: LLI
        description: First linked list item. Bits [1:0] must be 0.
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C0Control
    description: ""
    fields:
      - name: TransferSize
        description: "Transfer size: 0~4095. Number of data transfers left to complete
          when the SMDMA is the flow controller."
        size_bits: 12
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SBSize
        description: "Source burst size: 1/4/8/16. Note CH FIFO Size is 16Bytes and
          SBSize*Swidth should <= 16B"
        size_bits: 2
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: dst_min_mode
        description: "Minus mode : Not issue all destination traffic"
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: DBSize
        description: "Destination burst size: 1/4/8/16"
        size_bits: 2
        offset_bits: 15
        reset_value: 0x1
        access: r/w
      - name: dst_add_mode
        description: "Add mode : issue remain destination traffic"
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: SWidth
        description: "Source transfer width: 8/16/32"
        size_bits: 2
        offset_bits: 18
        reset_value: 0x2
        access: r/w
      - name: reserved_20
        description: ""
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: DWidth
        description: "Destination transfer width: 8/16/32"
        size_bits: 2
        offset_bits: 21
        reset_value: 0x2
        access: r/w
      - name: fix_cnt
        description: >-
          Only effect when dst_min_mode = 1

          Destination transfer cnt = (total src byte cnt -
          (fix_cnt<<DWidth))<<DWidth
        size_bits: 2
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: SLargerD
        description: In Memory-to-memory mode, Set this bit high when Src data size is
          larger than Dst.
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: SI
        description: Source increment. When set, the source address is incremented after
          each transfer.
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: DI
        description: Destination increment. When set, the Destination address is
          incremented after each transfer.
        size_bits: 1
        offset_bits: 27
        reset_value: 0x1
        access: r/w
      - name: Prot
        description: Protection.
        size_bits: 3
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: I
        description: Terminal count interrupt enable bit. It controls whether the
          current LLI is expected to trigger the terminal count interrupt.
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: DMA_C0Config
    description: ""
    fields:
      - name: E
        description: Channel enable.
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SrcPeripheral
        description: Source peripheral.
        size_bits: 5
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: DstPeripheral
        description: |-
          Destination peripheral.
          [23:22] GPADC
          [21:18] I2S
          [17:14] PDM
          [13:10] SSP
          [ 9: 6] I2C
          [ 5: 0] UART
        size_bits: 5
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: FlowCntrl
        description: >-
          000: Memory-to-memory (DMA)

          001: Memory-to-peripheral (DMA)

          010: Peripheral-to-memory (DMA)

          011: Source peripheral-to-Destination peripheral (DMA)

          100: Source peripheral-to-Destination peripheral (Destination
          peripheral)

          101: Memory-to-peripheral (peripheral)

          110: Peripheral-to-memory (peripheral)

          111: Source peripheral-to-Destination peripheral (Source peripheral)
        size_bits: 3
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: IE
        description: Interrupt error mask.
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: ITC
        description: Terminal count interrupt mask.
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: L
        description: Lock.
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: A
        description: "Active: 0 = no data in FIFO of the channel, 1 = FIFO of the
          channel has data."
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: H
        description: "Halt: 0 = enable DMA requests, 1 = ignore subsequent source DMA
          requests."
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reserved_19
        description: ""
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: rsvd
      - name: LLICounter
        description: LLI counter. Increased 1 each LLI run. Cleared 0 when config Control.
        size_bits: 10
        offset_bits: 20
        reset_value: 0x0
        access: r
      - name: reserved_30_31
        description: ""
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: DMA_C1SrcAddr
    description: ""
    fields:
      - name: SrcAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C1DstAddr
    description: ""
    fields:
      - name: DstAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C1LLI
    description: ""
    fields:
      - name: reserved_0_1
        description: ""
        size_bits: 2
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
      - name: LLI
        description: ""
        size_bits: 30
        offset_bits: 2
        reset_value: 0x0
        access: r/w
  - name: DMA_C1Control
    description: ""
    fields:
      - name: TransferSize
        description: ""
        size_bits: 12
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SBSize
        description: ""
        size_bits: 2
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: dst_min_mode
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: DBSize
        description: ""
        size_bits: 2
        offset_bits: 15
        reset_value: 0x1
        access: r/w
      - name: dst_add_mode
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: SWidth
        description: ""
        size_bits: 2
        offset_bits: 18
        reset_value: 0x2
        access: r/w
      - name: reserved_20
        description: ""
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: DWidth
        description: ""
        size_bits: 2
        offset_bits: 21
        reset_value: 0x2
        access: r/w
      - name: fix_cnt
        description: ""
        size_bits: 2
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: SLargerD
        description: ""
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: SI
        description: ""
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: DI
        description: ""
        size_bits: 1
        offset_bits: 27
        reset_value: 0x1
        access: r/w
      - name: Prot
        description: ""
        size_bits: 3
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: I
        description: ""
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: DMA_C1Config
    description: ""
    fields:
      - name: E
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SrcPeripheral
        description: ""
        size_bits: 5
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: DstPeripheral
        description: ""
        size_bits: 5
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: FlowCntrl
        description: ""
        size_bits: 3
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: IE
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: ITC
        description: ""
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: L
        description: ""
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: A
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: H
        description: ""
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reserved_19_31
        description: ""
        size_bits: 13
        offset_bits: 19
        reset_value: 0x0
        access: rsvd
  - name: DMA_C2SrcAddr
    description: ""
    fields:
      - name: SrcAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C2DstAddr
    description: ""
    fields:
      - name: DstAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C2LLI
    description: ""
    fields:
      - name: reserved_0_1
        description: ""
        size_bits: 2
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
      - name: LLI
        description: ""
        size_bits: 30
        offset_bits: 2
        reset_value: 0x0
        access: r/w
  - name: DMA_C2Control
    description: ""
    fields:
      - name: TransferSize
        description: ""
        size_bits: 12
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SBSize
        description: ""
        size_bits: 2
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: dst_min_mode
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: DBSize
        description: ""
        size_bits: 2
        offset_bits: 15
        reset_value: 0x1
        access: r/w
      - name: dst_add_mode
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: SWidth
        description: ""
        size_bits: 2
        offset_bits: 18
        reset_value: 0x2
        access: r/w
      - name: reserved_20
        description: ""
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: DWidth
        description: ""
        size_bits: 2
        offset_bits: 21
        reset_value: 0x2
        access: r/w
      - name: fix_cnt
        description: ""
        size_bits: 2
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: SLargerD
        description: ""
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: SI
        description: ""
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: DI
        description: ""
        size_bits: 1
        offset_bits: 27
        reset_value: 0x1
        access: r/w
      - name: Prot
        description: ""
        size_bits: 3
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: I
        description: ""
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: DMA_C2Config
    description: ""
    fields:
      - name: E
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SrcPeripheral
        description: ""
        size_bits: 5
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: DstPeripheral
        description: ""
        size_bits: 5
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: FlowCntrl
        description: ""
        size_bits: 3
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: IE
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: ITC
        description: ""
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: L
        description: ""
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: A
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: H
        description: ""
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reserved_19_31
        description: ""
        size_bits: 13
        offset_bits: 19
        reset_value: 0x0
        access: rsvd
  - name: DMA_C3SrcAddr
    description: ""
    fields:
      - name: SrcAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C3DstAddr
    description: ""
    fields:
      - name: DstAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C3LLI
    description: ""
    fields:
      - name: reserved_0_1
        description: ""
        size_bits: 2
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
      - name: LLI
        description: ""
        size_bits: 30
        offset_bits: 2
        reset_value: 0x0
        access: r/w
  - name: DMA_C3Control
    description: ""
    fields:
      - name: TransferSize
        description: ""
        size_bits: 12
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SBSize
        description: ""
        size_bits: 2
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: dst_min_mode
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: DBSize
        description: ""
        size_bits: 2
        offset_bits: 15
        reset_value: 0x1
        access: r/w
      - name: dst_add_mode
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: SWidth
        description: ""
        size_bits: 2
        offset_bits: 18
        reset_value: 0x2
        access: r/w
      - name: reserved_20
        description: ""
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: DWidth
        description: ""
        size_bits: 2
        offset_bits: 21
        reset_value: 0x2
        access: r/w
      - name: fix_cnt
        description: ""
        size_bits: 2
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: SLargerD
        description: ""
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: SI
        description: ""
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: DI
        description: ""
        size_bits: 1
        offset_bits: 27
        reset_value: 0x1
        access: r/w
      - name: Prot
        description: ""
        size_bits: 3
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: I
        description: ""
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: DMA_C3Config
    description: ""
    fields:
      - name: E
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SrcPeripheral
        description: ""
        size_bits: 5
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: DstPeripheral
        description: ""
        size_bits: 5
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: FlowCntrl
        description: ""
        size_bits: 3
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: IE
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: ITC
        description: ""
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: L
        description: ""
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: A
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: H
        description: ""
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reserved_19_31
        description: ""
        size_bits: 13
        offset_bits: 19
        reset_value: 0x0
        access: rsvd
  - name: DMA_C4SrcAddr
    description: ""
    fields:
      - name: SrcAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C4DstAddr
    description: ""
    fields:
      - name: DstAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C4LLI
    description: ""
    fields:
      - name: reserved_0_1
        description: ""
        size_bits: 2
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
      - name: LLI
        description: ""
        size_bits: 30
        offset_bits: 2
        reset_value: 0x0
        access: r/w
  - name: DMA_C4Control
    description: ""
    fields:
      - name: TransferSize
        description: ""
        size_bits: 12
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SBSize
        description: ""
        size_bits: 2
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: dst_min_mode
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: DBSize
        description: ""
        size_bits: 2
        offset_bits: 15
        reset_value: 0x1
        access: r/w
      - name: dst_add_mode
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: SWidth
        description: ""
        size_bits: 2
        offset_bits: 18
        reset_value: 0x2
        access: r/w
      - name: reserved_20
        description: ""
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: DWidth
        description: ""
        size_bits: 2
        offset_bits: 21
        reset_value: 0x2
        access: r/w
      - name: fix_cnt
        description: ""
        size_bits: 2
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: SLargerD
        description: ""
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: SI
        description: ""
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: DI
        description: ""
        size_bits: 1
        offset_bits: 27
        reset_value: 0x1
        access: r/w
      - name: Prot
        description: ""
        size_bits: 3
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: I
        description: ""
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: DMA_C4Config
    description: ""
    fields:
      - name: E
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SrcPeripheral
        description: ""
        size_bits: 5
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: DstPeripheral
        description: ""
        size_bits: 5
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: FlowCntrl
        description: ""
        size_bits: 3
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: IE
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: ITC
        description: ""
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: L
        description: ""
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: A
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: H
        description: ""
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reserved_19_31
        description: ""
        size_bits: 13
        offset_bits: 19
        reset_value: 0x0
        access: rsvd
  - name: DMA_C5SrcAddr
    description: ""
    fields:
      - name: SrcAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C5DstAddr
    description: ""
    fields:
      - name: DstAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C5LLI
    description: ""
    fields:
      - name: reserved_0_1
        description: ""
        size_bits: 2
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
      - name: LLI
        description: ""
        size_bits: 30
        offset_bits: 2
        reset_value: 0x0
        access: r/w
  - name: DMA_C5Control
    description: ""
    fields:
      - name: TransferSize
        description: ""
        size_bits: 12
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SBSize
        description: ""
        size_bits: 2
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: dst_min_mode
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: DBSize
        description: ""
        size_bits: 2
        offset_bits: 15
        reset_value: 0x1
        access: r/w
      - name: dst_add_mode
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: SWidth
        description: ""
        size_bits: 2
        offset_bits: 18
        reset_value: 0x2
        access: r/w
      - name: reserved_20
        description: ""
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: DWidth
        description: ""
        size_bits: 2
        offset_bits: 21
        reset_value: 0x2
        access: r/w
      - name: fix_cnt
        description: ""
        size_bits: 2
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: SLargerD
        description: ""
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: SI
        description: ""
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: DI
        description: ""
        size_bits: 1
        offset_bits: 27
        reset_value: 0x1
        access: r/w
      - name: Prot
        description: ""
        size_bits: 3
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: I
        description: ""
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: DMA_C5Config
    description: ""
    fields:
      - name: E
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SrcPeripheral
        description: ""
        size_bits: 5
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: DstPeripheral
        description: ""
        size_bits: 5
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: FlowCntrl
        description: ""
        size_bits: 3
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: IE
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: ITC
        description: ""
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: L
        description: ""
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: A
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: H
        description: ""
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reserved_19_31
        description: ""
        size_bits: 13
        offset_bits: 19
        reset_value: 0x0
        access: rsvd
  - name: DMA_C6SrcAddr
    description: ""
    fields:
      - name: SrcAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C6DstAddr
    description: ""
    fields:
      - name: DstAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C6LLI
    description: ""
    fields:
      - name: reserved_0_1
        description: ""
        size_bits: 2
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
      - name: LLI
        description: ""
        size_bits: 30
        offset_bits: 2
        reset_value: 0x0
        access: r/w
  - name: DMA_C6Control
    description: ""
    fields:
      - name: TransferSize
        description: ""
        size_bits: 12
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SBSize
        description: ""
        size_bits: 2
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: dst_min_mode
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: DBSize
        description: ""
        size_bits: 2
        offset_bits: 15
        reset_value: 0x1
        access: r/w
      - name: dst_add_mode
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: SWidth
        description: ""
        size_bits: 2
        offset_bits: 18
        reset_value: 0x2
        access: r/w
      - name: reserved_20
        description: ""
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: DWidth
        description: ""
        size_bits: 2
        offset_bits: 21
        reset_value: 0x2
        access: r/w
      - name: fix_cnt
        description: ""
        size_bits: 2
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: SLargerD
        description: ""
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: SI
        description: ""
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: DI
        description: ""
        size_bits: 1
        offset_bits: 27
        reset_value: 0x1
        access: r/w
      - name: Prot
        description: ""
        size_bits: 3
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: I
        description: ""
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: DMA_C6Config
    description: ""
    fields:
      - name: E
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SrcPeripheral
        description: ""
        size_bits: 5
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: DstPeripheral
        description: ""
        size_bits: 5
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: FlowCntrl
        description: ""
        size_bits: 3
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: IE
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: ITC
        description: ""
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: L
        description: ""
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: A
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: H
        description: ""
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reserved_19_31
        description: ""
        size_bits: 13
        offset_bits: 19
        reset_value: 0x0
        access: rsvd
  - name: DMA_C7SrcAddr
    description: ""
    fields:
      - name: SrcAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C7DstAddr
    description: ""
    fields:
      - name: DstAddr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: DMA_C7LLI
    description: ""
    fields:
      - name: reserved_0_1
        description: ""
        size_bits: 2
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
      - name: LLI
        description: ""
        size_bits: 30
        offset_bits: 2
        reset_value: 0x0
        access: r/w
  - name: DMA_C7Control
    description: ""
    fields:
      - name: TransferSize
        description: ""
        size_bits: 12
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SBSize
        description: ""
        size_bits: 2
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: dst_min_mode
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: DBSize
        description: ""
        size_bits: 2
        offset_bits: 15
        reset_value: 0x1
        access: r/w
      - name: dst_add_mode
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: SWidth
        description: ""
        size_bits: 2
        offset_bits: 18
        reset_value: 0x2
        access: r/w
      - name: reserved_20
        description: ""
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
      - name: DWidth
        description: ""
        size_bits: 2
        offset_bits: 21
        reset_value: 0x2
        access: r/w
      - name: fix_cnt
        description: ""
        size_bits: 2
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: SLargerD
        description: ""
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: SI
        description: ""
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: DI
        description: ""
        size_bits: 1
        offset_bits: 27
        reset_value: 0x1
        access: r/w
      - name: Prot
        description: ""
        size_bits: 3
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: I
        description: ""
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: DMA_C7Config
    description: ""
    fields:
      - name: E
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: SrcPeripheral
        description: ""
        size_bits: 5
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: DstPeripheral
        description: ""
        size_bits: 5
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: FlowCntrl
        description: ""
        size_bits: 3
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: IE
        description: ""
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: ITC
        description: ""
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: L
        description: ""
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: A
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: H
        description: ""
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reserved_19_31
        description: ""
        size_bits: 13
        offset_bits: 19
        reset_value: 0x0
        access: rsvd
