$comment
	File created using the following command:
		vcd file GUTIERREZ_JETER_LAB6_MEMORY_LAB.msim.vcd -direction
$end
$date
	Fri Nov 10 16:58:59 2017
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module RAMPORT1_vlg_vec_tst $end
$var reg 4 ! address [3:0] $end
$var reg 1 " clock $end
$var reg 4 # data [3:0] $end
$var reg 1 $ wren $end
$var wire 1 % q [3] $end
$var wire 1 & q [2] $end
$var wire 1 ' q [1] $end
$var wire 1 ( q [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / q[0]~output_o $end
$var wire 1 0 q[1]~output_o $end
$var wire 1 1 q[2]~output_o $end
$var wire 1 2 q[3]~output_o $end
$var wire 1 3 wren~input_o $end
$var wire 1 4 clock~input_o $end
$var wire 1 5 clock~inputclkctrl_outclk $end
$var wire 1 6 data[0]~input_o $end
$var wire 1 7 address[0]~input_o $end
$var wire 1 8 address[1]~input_o $end
$var wire 1 9 address[2]~input_o $end
$var wire 1 : address[3]~input_o $end
$var wire 1 ; data[1]~input_o $end
$var wire 1 < data[2]~input_o $end
$var wire 1 = data[3]~input_o $end
$var wire 1 > altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 ? altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 @ altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 A altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 B altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 C altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 D altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 E altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 F altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 G altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 H altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 I altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 J altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 K altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 L altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 M altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 N altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 O altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 P altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 Q altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 R altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 S altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 !
0"
b1101 #
1$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
0/
00
01
02
13
04
05
16
07
18
19
0:
0;
1<
1=
0A
0@
0?
0>
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
$end
#40000
1"
14
15
#80000
b100 !
b101 #
b1 #
0"
0<
0=
08
04
05
#120000
1"
14
15
1S
1Q
1P
1A
1?
1>
12
11
1/
1(
1&
1%
#160000
b1100 !
b1000 !
b1001 !
b1001 #
0"
1=
17
09
1:
04
05
#200000
1"
14
15
0Q
0P
0?
0>
02
01
0&
0%
#240000
b1011 #
b1010 #
b1110 #
b1000 !
0"
07
06
1;
1<
04
05
#280000
1"
14
15
1P
1>
12
1%
#320000
b1010 !
b1100 #
b1101 #
b1001 #
0"
16
0;
0<
18
04
05
#360000
1"
14
15
0S
1R
1Q
0A
1@
1?
11
10
0/
0(
1'
1&
#400000
b1000 #
b1100 #
0"
06
1<
04
05
#440000
1"
14
15
1S
0R
0Q
1A
0@
0?
01
00
1/
1(
0'
0&
#480000
b1110 !
b1100 !
b1110 #
b1010 #
0"
1;
0<
08
19
04
05
#520000
1"
14
15
0S
1Q
0A
1?
11
0/
0(
1&
#560000
b1011 #
b1110 !
b1001 #
0"
18
16
0;
04
05
#600000
1"
14
15
1R
0Q
1@
0?
01
10
1'
0&
#640000
b110 !
b1 #
b111 !
b101 #
b101 !
0"
1<
0=
17
08
0:
04
05
#680000
1"
14
15
1S
0R
1A
0@
00
1/
1(
0'
#720000
b1 !
b100 #
b1001 !
b1100 #
b1000 !
0"
06
1=
07
09
1:
04
05
#760000
1"
14
15
1Q
0P
1?
0>
02
11
1&
0%
#800000
b1110 #
b1111 #
b0 !
b111 #
0"
0:
16
1;
0=
04
05
#840000
1"
14
15
0S
1P
0A
1>
12
0/
0(
1%
#880000
b1111 #
0"
1=
04
05
#920000
1"
14
15
1S
1R
0P
1A
1@
0>
02
10
1/
1(
1'
0%
#960000
b10 !
b11 !
b1110 #
b1011 !
b110 #
0"
06
0=
17
18
1:
04
05
#1000000
