library IEEE;
use ieee.std_logic_1164.all;

entity debounce is
	port(
	clk, d : in std_logic;
	q : out std_logic);
end entity debounce;		

architecture behavioral of debounce is	

component pll IS
	PORT
	(
		inclk0		: IN STD_LOGIC  := '0';
		c0		: OUT STD_LOGIC 
	);
END component pll;

signal pll_out : std_logic;
signal q1 : std_logic := '1';

begin
	
call_pll : pll port map (clk, pll_out);
	process(pll_out)
	begin 
		if rising_edge(pll_out) then
			q1 <= d;
			q <= q1;
		end if;
		
	end process;
end architecture;