# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
la
# ambiguous command name "la": label labelframe langOf lappend lassign lattice_edition layout
ls
# mux2type_4_1.v  run.do  transcript      
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:58:43 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# ** Error: (vlog-13069) mux2type_4_1.v(3): near "(": syntax error, unexpected '('.
# ** Error (suppressible): mux2type_4_1.v(7): (vlog-13299) Undefined variable: 's'.
# ** Error (suppressible): mux2type_4_1.v(7): (vlog-13299) Undefined variable: 'i'.
# ** Error: mux2type_4_1.v(1): (vlog-2730) Undefined variable: 'i'.
# ** Error: mux2type_4_1.v(1): (vlog-13294) Identifier must be declared with a port mode: i.
# ** Error: mux2type_4_1.v(1): (vlog-2730) Undefined variable: 's'.
# ** Error: mux2type_4_1.v(1): (vlog-13294) Identifier must be declared with a port mode: s.
# -- Compiling module mux_tb
# ** Error: (vlog-13069) mux2type_4_1.v(18): near "(": syntax error, unexpected '(', expecting IDENTIFIER.
# ** Error: (vlog-13069) mux2type_4_1.v(19): near "(": syntax error, unexpected '(', expecting IDENTIFIER.
# ** Error: mux2type_4_1.v(23): (vlog-2730) Undefined variable: 'tb_i'.
# ** Error: mux2type_4_1.v(24): (vlog-2730) Undefined variable: 'x'.
# -- Compiling module top
# ** Error: (vlog-13069) mux2type_4_1.v(39): near "WIDTH": syntax error, unexpected IDENTIFIER.
# ** Error: (vlog-13069) mux2type_4_1.v(40): near "$clog2": syntax error, unexpected SYSTEM_IDENTIFIER.
# End time: 12:58:44 on Sep 01,2025, Elapsed time: 0:00:01
# Errors: 13, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:01:11 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# ** Error (suppressible): mux2type_4_1.v(7): (vlog-13299) Undefined variable: 's'.
# ** Error: mux2type_4_1.v(1): (vlog-2730) Undefined variable: 's'.
# ** Error: mux2type_4_1.v(1): (vlog-13294) Identifier must be declared with a port mode: s.
# -- Compiling module mux_tb
# ** Error: mux2type_4_1.v(24): (vlog-2730) Undefined variable: 'x'.
# -- Compiling module top
# End time: 13:01:11 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:02:03 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# ** Error: mux2type_4_1.v(4): Range must be bounded by constant expressions.
# -- Compiling module mux_tb
# ** Error: mux2type_4_1.v(24): (vlog-2730) Undefined variable: 'x'.
# -- Compiling module top
# End time: 13:02:03 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:03:24 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# ** Error: mux2type_4_1.v(4): Range must be bounded by constant expressions.
# -- Compiling module mux_tb
# ** Error: mux2type_4_1.v(18): In, out, or inout does not appear in port list: tb_i.
# ** Error: mux2type_4_1.v(19): In, out, or inout does not appear in port list: tb_s.
# ** Error: mux2type_4_1.v(15): In, out, or inout does not appear in port list: tb_y.
# -- Compiling module top
# End time: 13:03:24 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:05:20 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# ** Error: mux2type_4_1.v(4): Range must be bounded by constant expressions.
# -- Compiling module mux_tb
# ** Error: (vlog-13036) mux2type_4_1.v(24): near "+=": Operator only allowed in SystemVerilog.
# -- Compiling module top
# End time: 13:05:20 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:05:51 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# ** Error: mux2type_4_1.v(4): Range must be bounded by constant expressions.
# -- Compiling module mux_tb
# ** Error: mux2type_4_1.v(18): In, out, or inout does not appear in port list: tb_i.
# ** Error: mux2type_4_1.v(19): In, out, or inout does not appear in port list: tb_s.
# ** Error: mux2type_4_1.v(15): In, out, or inout does not appear in port list: tb_y.
# -- Compiling module top
# End time: 13:05:51 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:06:57 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# ** Error: mux2type_4_1.v(4): Range must be bounded by constant expressions.
# -- Compiling module mux_tb
# ** Error: mux2type_4_1.v(16): In, out, or inout does not appear in port list: tb_i.
# ** Error: mux2type_4_1.v(17): In, out, or inout does not appear in port list: tb_s.
# ** Error: mux2type_4_1.v(15): In, out, or inout does not appear in port list: tb_y.
# -- Compiling module top
# End time: 13:06:57 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:08:06 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# ** Error: mux2type_4_1.v(4): Range must be bounded by constant expressions.
# -- Compiling module mux_tb
# ** Error: mux2type_4_1.v(16): In, out, or inout does not appear in port list: tb_i.
# ** Error: mux2type_4_1.v(17): In, out, or inout does not appear in port list: tb_s.
# ** Error: mux2type_4_1.v(15): In, out, or inout does not appear in port list: tb_y.
# -- Compiling module top
# End time: 13:08:06 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:08:46 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# ** Error: mux2type_4_1.v(4): Range must be bounded by constant expressions.
# -- Compiling module mux_tb
# ** Error: mux2type_4_1.v(16): In, out, or inout does not appear in port list: tb_i.
# ** Error: mux2type_4_1.v(17): In, out, or inout does not appear in port list: tb_s.
# ** Error: mux2type_4_1.v(15): In, out, or inout does not appear in port list: tb_y.
# -- Compiling module top
# End time: 13:08:46 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:10:10 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# ** Error: mux2type_4_1.v(4): Range must be bounded by constant expressions.
# -- Compiling module mux_tb
# ** Error: mux2type_4_1.v(16): In, out, or inout does not appear in port list: tb_i.
# ** Error: mux2type_4_1.v(17): In, out, or inout does not appear in port list: tb_s.
# ** Error: mux2type_4_1.v(15): In, out, or inout does not appear in port list: tb_y.
# -- Compiling module top
# End time: 13:10:10 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:10:25 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# -- Compiling module mux_tb
# ** Error: mux2type_4_1.v(16): In, out, or inout does not appear in port list: tb_i.
# ** Error: mux2type_4_1.v(17): In, out, or inout does not appear in port list: tb_s.
# ** Error: mux2type_4_1.v(15): In, out, or inout does not appear in port list: tb_y.
# -- Compiling module top
# End time: 13:10:25 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:11:56 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# -- Compiling module mux_tb
# ** Error: mux2type_4_1.v(16): In, out, or inout does not appear in port list: tb_i.
# ** Error: mux2type_4_1.v(17): In, out, or inout does not appear in port list: tb_s.
# ** Error: mux2type_4_1.v(15): In, out, or inout does not appear in port list: tb_y.
# -- Compiling module top
# End time: 13:11:56 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:13:35 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# -- Compiling module mux_tb
# ** Error: mux2type_4_1.v(16): In, out, or inout does not appear in port list: tb_i.
# ** Error: mux2type_4_1.v(17): In, out, or inout does not appear in port list: tb_s.
# ** Error: mux2type_4_1.v(15): In, out, or inout does not appear in port list: tb_y.
# -- Compiling module top
# End time: 13:13:35 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog mux2type_4_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:15:00 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# -- Compiling module mux_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:15:01 on Sep 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 13:15:01 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.top(fast)
# Loading work.mux(fast)
# Loading work.mux_tb(fast)
# i=0000 s=xx y=x
# i=0001 s=xx y=x
# i=0010 s=xx y=x
# i=0011 s=xx y=x
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:16:19 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# -- Compiling module mux_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:16:19 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:16:20 on Sep 01,2025, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 13:16:20 on Sep 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top(fast)
# Loading work.mux(fast)
# Loading work.mux_tb(fast)
# i=0100 s=00 y=0
# i=0100 s=01 y=0
# i=0100 s=10 y=1
# i=0100 s=11 y=0
vsim -debugdb top
# End time: 13:19:00 on Sep 01,2025, Elapsed time: 0:02:40
# Errors: 0, Warnings: 0
# vsim -debugdb top 
# Start time: 13:19:00 on Sep 01,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.top(fast)
# Loading work.mux(fast)
# Loading work.mux_tb(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:29:17 on Sep 01,2025
# vlog -reportprogress 300 mux2type_4_1.v "+acc" 
# -- Compiling module mux
# -- Compiling module mux_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:29:17 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:29:19 on Sep 01,2025, Elapsed time: 0:10:19
# Errors: 0, Warnings: 2
# vsim top 
# Start time: 13:29:19 on Sep 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top(fast)
# Loading work.mux(fast)
# Loading work.mux_tb(fast)
# i=00100100 s=000 y=0
# i=00100100 s=001 y=0
# i=00100100 s=010 y=1
# i=00100100 s=011 y=0
# i=00100100 s=100 y=0
# i=00100100 s=101 y=1
# i=00100100 s=110 y=0
# i=00100100 s=111 y=0
# End time: 13:31:44 on Sep 01,2025, Elapsed time: 0:02:25
# Errors: 0, Warnings: 0
