Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: S-2021.06-SP3
Date   : Sun Nov 20 19:33:44 2022
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: row_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: row_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row_reg[4]/CK (DFF_X1)                 0.0000     0.0000 r
  row_reg[4]/Q (DFF_X1)                  0.0612     0.0612 r
  U5702/ZN (AOI22_X1)                    0.0195     0.0808 f
  row_reg[4]/D (DFF_X1)                  0.0000     0.0808 f
  data arrival time                                 0.0808

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  row_reg[4]/CK (DFF_X1)                 0.0000     0.0500 r
  library hold time                      0.0004     0.0504
  data required time                                0.0504
  -----------------------------------------------------------
  data required time                                0.0504
  data arrival time                                -0.0808
  -----------------------------------------------------------
  slack (MET)                                       0.0304


1
