<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_avalon_onchip_memory2_191/sim/top_onchip_memory2_0_onchip_memory2_0.hex"
   type="HEX"
   library="altera_avalon_onchip_memory2_191" />
 <file
   path="altera_avalon_onchip_memory2_191/sim/top_onchip_memory2_0_altera_avalon_onchip_memory2_191_sdbcysa.v"
   type="VERILOG"
   library="altera_avalon_onchip_memory2_191" />
 <file
   path="sim/top_onchip_memory2_0.v"
   type="VERILOG"
   library="top_onchip_memory2_0"
   hasInlineConfiguration="true" />
 <topLevel name="top_onchip_memory2_0.top_onchip_memory2_0" />
 <deviceFamily name="arria10" />
 <modelMap
   controllerPath="top_onchip_memory2_0.onchip_memory2_0"
   modelPath="top_onchip_memory2_0.onchip_memory2_0" />
</simPackage>
