# Processor_Design_Shashankkadam
Three and Four stage pipelined implementation R \&amp; I Type 32 Bit CPU using Verilog
