// Seed: 425283237
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wand id_7,
    output supply0 id_8
    , id_16,
    output wire id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wor id_12,
    output tri id_13,
    input uwire id_14
);
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output wand id_2,
    output tri0 id_3
);
  tri1 id_5;
  module_0(
      id_3, id_5, id_5, id_5, id_5, id_3, id_0, id_5, id_3, id_5, id_5, id_1, id_5, id_0, id_1
  ); specify
    (id_6 => id_7) = 0;
    (id_8 => id_9) = (1 >= 1, id_1  : id_8 & id_6  : 1'd0);
    (id_10 => id_11) = 1;
    (id_12 => id_13) = (id_1  : 1  : id_13, id_5  : id_1  : id_5);
    (id_14 => id_15) = (1  : 1  : id_15, id_5  : 1  : 1);
    (id_16 => id_17) = 1;
  endspecify
  assign id_8  = id_6;
  assign id_15 = id_9;
endmodule
