/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(1'h1 | celloutsig_1_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z | celloutsig_1_6z[1]);
  assign celloutsig_1_10z = ~celloutsig_1_4z;
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_2z);
  assign celloutsig_1_12z = ~((celloutsig_1_3z[2] | celloutsig_1_3z[0]) & celloutsig_1_11z);
  assign celloutsig_0_14z = ~((celloutsig_0_9z[13] | celloutsig_0_0z) & celloutsig_0_10z);
  assign celloutsig_0_18z = ~((celloutsig_0_0z | in_data[0]) & celloutsig_0_17z[1]);
  assign celloutsig_0_7z = celloutsig_0_0z | ~(celloutsig_0_5z[5]);
  assign celloutsig_1_5z = ~(in_data[101] ^ in_data[164]);
  assign celloutsig_0_10z = ~(celloutsig_0_6z[1] ^ celloutsig_0_7z);
  assign celloutsig_0_11z = ~(celloutsig_0_10z ^ celloutsig_0_7z);
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_12z, 1'h1 } == { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_33z = celloutsig_0_3z[3:1] === celloutsig_0_6z[2:0];
  assign celloutsig_1_4z = celloutsig_1_3z[2:0] === { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[174:159] === { in_data[169:158], 1'h1, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_11z = in_data[107:105] === celloutsig_1_6z[3:1];
  assign celloutsig_1_14z = { celloutsig_1_6z[3:1], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z } === { celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_34z = { celloutsig_0_27z[9:2], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_31z } > { celloutsig_0_23z[7:4], celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[171:164] > in_data[183:176];
  assign celloutsig_0_15z = { celloutsig_0_3z[4:1], celloutsig_0_0z } > { celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_9z[12:2], celloutsig_0_13z } > { celloutsig_0_13z[0], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[47:46], celloutsig_0_1z } > { in_data[30:22], celloutsig_0_0z };
  assign celloutsig_0_26z = { in_data[19:16], celloutsig_0_14z } > { celloutsig_0_8z[3:0], celloutsig_0_10z };
  assign celloutsig_1_19z = { celloutsig_1_6z[2:1], celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_10z } <= { celloutsig_1_6z[2:0], celloutsig_1_6z, celloutsig_1_12z, 1'h1 };
  assign celloutsig_0_20z = { celloutsig_0_12z[7:5], celloutsig_0_6z } <= { celloutsig_0_3z[8:3], celloutsig_0_15z };
  assign celloutsig_1_15z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[31] & in_data[17];
  assign celloutsig_0_21z = celloutsig_0_17z[2] & celloutsig_0_6z[0];
  assign celloutsig_0_28z = celloutsig_0_7z & celloutsig_0_3z[2];
  assign celloutsig_1_6z = { in_data[120], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } >> { 1'h1, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_3z[0], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_10z } >> { celloutsig_1_3z[1], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_7z, 1'h1 };
  assign celloutsig_0_1z = in_data[48:41] >> in_data[44:37];
  assign celloutsig_0_27z = { celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_21z } >> { celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_31z = { celloutsig_0_27z[8:6], celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_28z } >> celloutsig_0_1z[6:1];
  assign celloutsig_0_8z = { celloutsig_0_6z[2:0], celloutsig_0_7z, celloutsig_0_2z } << { in_data[38:36], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_3z = in_data[105:101] <<< { in_data[109:107], 1'h1, celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[72:68], celloutsig_0_4z, celloutsig_0_2z } <<< { celloutsig_0_3z[6:3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z } <<< { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_9z[7:0] <<< celloutsig_0_3z[7:0];
  assign celloutsig_0_22z = { in_data[59], celloutsig_0_19z, celloutsig_0_14z } <<< { celloutsig_0_17z[3:2], celloutsig_0_18z };
  assign celloutsig_0_23z = { celloutsig_0_3z[8:1], celloutsig_0_14z } <<< { celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_0_3z = { in_data[15:8], celloutsig_0_0z } ~^ { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_9z[6:4] ~^ celloutsig_0_1z[4:2];
  assign celloutsig_0_17z = celloutsig_0_12z[4:0] ~^ { celloutsig_0_11z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_6z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_6z = celloutsig_0_5z[5:2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
