// Seed: 1324752926
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  logic [1  !=?  1 : -1  ==  -1] id_6, id_7, id_8, id_9, id_10;
  wire id_11;
endmodule
module module_1 ();
  logic id_1 = 1'h0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd10,
    parameter id_7 = 32'd99
) (
    input  uwire id_0,
    output wand  id_1,
    input  wor   id_2,
    input  wire  id_3
    , id_14, id_15,
    input  uwire _id_4,
    input  wire  id_5,
    output tri0  id_6,
    input  wire  _id_7,
    output wor   id_8,
    input  uwire id_9,
    input  tri   id_10,
    input  wire  id_11,
    output wor   id_12
);
  logic [-1 : id_4  !==  1] id_16;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_14,
      id_16,
      id_14
  );
  wire [~  (  -1  )  <  -1 : id_7] id_17;
endmodule
