-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GenerateProof_encrypt is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_r : IN STD_LOGIC_VECTOR (127 downto 0);
    key : IN STD_LOGIC_VECTOR (127 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (127 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of GenerateProof_encrypt is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal in_read_reg_120 : STD_LOGIC_VECTOR (127 downto 0);
    signal in_read_reg_120_pp0_iter1_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal in_read_reg_120_pp0_iter2_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal in_read_reg_120_pp0_iter3_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal in_read_reg_120_pp0_iter4_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal in_read_reg_120_pp0_iter5_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal in_read_reg_120_pp0_iter6_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal in_read_reg_120_pp0_iter7_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal in_read_reg_120_pp0_iter8_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal in_read_reg_120_pp0_iter9_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal in_read_reg_120_pp0_iter10_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_return_0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_return_1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_return_2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_return_3 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_return_4 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_return_5 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_return_6 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_return_7 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_return_8 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_return_9 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_return_10 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_updateKey_fu_34_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_ignoreCallOp26 : BOOLEAN;
    signal grp_process_r_fu_42_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_process_r_fu_42_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_ignoreCallOp49 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp26 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp49 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal in_r_int_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal key_int_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component GenerateProof_updateKey IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        cipherkey : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component GenerateProof_process_r IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        this_1_0_val : IN STD_LOGIC_VECTOR (127 downto 0);
        this_1_1_val : IN STD_LOGIC_VECTOR (127 downto 0);
        this_1_2_val : IN STD_LOGIC_VECTOR (127 downto 0);
        this_1_3_val : IN STD_LOGIC_VECTOR (127 downto 0);
        this_1_4_val : IN STD_LOGIC_VECTOR (127 downto 0);
        this_1_5_val : IN STD_LOGIC_VECTOR (127 downto 0);
        this_1_6_val : IN STD_LOGIC_VECTOR (127 downto 0);
        this_1_7_val : IN STD_LOGIC_VECTOR (127 downto 0);
        this_1_8_val : IN STD_LOGIC_VECTOR (127 downto 0);
        this_1_9_val : IN STD_LOGIC_VECTOR (127 downto 0);
        this_1_10_val : IN STD_LOGIC_VECTOR (127 downto 0);
        plaintext : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_updateKey_fu_34 : component GenerateProof_updateKey
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        cipherkey => key_int_reg,
        ap_return_0 => grp_updateKey_fu_34_ap_return_0,
        ap_return_1 => grp_updateKey_fu_34_ap_return_1,
        ap_return_2 => grp_updateKey_fu_34_ap_return_2,
        ap_return_3 => grp_updateKey_fu_34_ap_return_3,
        ap_return_4 => grp_updateKey_fu_34_ap_return_4,
        ap_return_5 => grp_updateKey_fu_34_ap_return_5,
        ap_return_6 => grp_updateKey_fu_34_ap_return_6,
        ap_return_7 => grp_updateKey_fu_34_ap_return_7,
        ap_return_8 => grp_updateKey_fu_34_ap_return_8,
        ap_return_9 => grp_updateKey_fu_34_ap_return_9,
        ap_return_10 => grp_updateKey_fu_34_ap_return_10,
        ap_ce => grp_updateKey_fu_34_ap_ce);

    grp_process_r_fu_42 : component GenerateProof_process_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        this_1_0_val => grp_updateKey_fu_34_ap_return_0,
        this_1_1_val => grp_updateKey_fu_34_ap_return_1,
        this_1_2_val => grp_updateKey_fu_34_ap_return_2,
        this_1_3_val => grp_updateKey_fu_34_ap_return_3,
        this_1_4_val => grp_updateKey_fu_34_ap_return_4,
        this_1_5_val => grp_updateKey_fu_34_ap_return_5,
        this_1_6_val => grp_updateKey_fu_34_ap_return_6,
        this_1_7_val => grp_updateKey_fu_34_ap_return_7,
        this_1_8_val => grp_updateKey_fu_34_ap_return_8,
        this_1_9_val => grp_updateKey_fu_34_ap_return_9,
        this_1_10_val => grp_updateKey_fu_34_ap_return_10,
        plaintext => in_read_reg_120_pp0_iter10_reg,
        ap_return => grp_process_r_fu_42_ap_return,
        ap_ce => grp_process_r_fu_42_ap_ce);




    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                in_r_int_reg <= in_r;
                key_int_reg <= key;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                in_read_reg_120 <= in_r_int_reg;
                in_read_reg_120_pp0_iter10_reg <= in_read_reg_120_pp0_iter9_reg;
                in_read_reg_120_pp0_iter1_reg <= in_read_reg_120;
                in_read_reg_120_pp0_iter2_reg <= in_read_reg_120_pp0_iter1_reg;
                in_read_reg_120_pp0_iter3_reg <= in_read_reg_120_pp0_iter2_reg;
                in_read_reg_120_pp0_iter4_reg <= in_read_reg_120_pp0_iter3_reg;
                in_read_reg_120_pp0_iter5_reg <= in_read_reg_120_pp0_iter4_reg;
                in_read_reg_120_pp0_iter6_reg <= in_read_reg_120_pp0_iter5_reg;
                in_read_reg_120_pp0_iter7_reg <= in_read_reg_120_pp0_iter6_reg;
                in_read_reg_120_pp0_iter8_reg <= in_read_reg_120_pp0_iter7_reg;
                in_read_reg_120_pp0_iter9_reg <= in_read_reg_120_pp0_iter8_reg;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= grp_process_r_fu_42_ap_return;

    grp_process_r_fu_42_ap_ce_assign_proc : process(ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp49)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp49))) then 
            grp_process_r_fu_42_ap_ce <= ap_const_logic_1;
        else 
            grp_process_r_fu_42_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_updateKey_fu_34_ap_ce_assign_proc : process(ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp26)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp26))) then 
            grp_updateKey_fu_34_ap_ce <= ap_const_logic_1;
        else 
            grp_updateKey_fu_34_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

end behav;
