<profile>

<section name = "Vivado HLS Report for 'conv_layer'" level="0">
<item name = "Date">Sun Jun  6 19:27:11 2021
</item>
<item name = "Version">2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)</item>
<item name = "Project">resnet50_0</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvc1760-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">12814, 937202, 12814, 937202, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dataflow_parent_loop_1_fu_108">dataflow_parent_loop_1, 6470, 911946, 6470, 911946, none</column>
<column name="grp_store_output_1_fu_125">store_output_1, 6287, 25103, 6287, 25103, none</column>
<column name="grp_load_bias_scale_fu_140">load_bias_scale, 52, 148, 52, 148, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 0, 0, 103, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 1189, 109881, 167627, -</column>
<column name="Memory">1126, -, 3072, 0, 29</column>
<column name="Multiplexer">-, -, -, 401, -</column>
<column name="Register">-, -, 71, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">57, 60, 10, 32, 22</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dataflow_parent_loop_1_fu_108">dataflow_parent_loop_1, 0, 1026, 63392, 107716, 0</column>
<column name="grp_load_bias_scale_fu_140">load_bias_scale, 0, 0, 4205, 389, 0</column>
<column name="grp_store_output_1_fu_125">store_output_1, 0, 163, 42284, 59522, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bias_U">conv_layer_bias, 0, 0, 0, 29, 4, 2048, 1, 8192</column>
<column name="outbuf_V_U">conv_layer_outbuf_V, 1069, 3072, 0, 0, 12544, 1536, 1, 19267584</column>
<column name="scale_U">conv_layer_scale, 57, 0, 0, 0, 4, 2048, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln189_1_fu_178_p2">*, 0, 0, 50, 4, 9</column>
<column name="mul_ln189_2_fu_192_p2">*, 0, 0, 5, 4, 13</column>
<column name="mul_ln189_fu_164_p2">*, 0, 0, 17, 4, 5</column>
<column name="add_ln189_fu_210_p2">+, 0, 0, 27, 20, 20</column>
<column name="ap_sync_grp_dataflow_parent_loop_1_fu_108_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_dataflow_parent_loop_1_fu_108_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="bias_address0">15, 3, 2, 6</column>
<column name="bias_ce0">15, 3, 1, 3</column>
<column name="bias_we0">9, 2, 1, 2</column>
<column name="m_axi_ddr_V_ARADDR">15, 3, 32, 96</column>
<column name="m_axi_ddr_V_ARBURST">15, 3, 2, 6</column>
<column name="m_axi_ddr_V_ARCACHE">15, 3, 4, 12</column>
<column name="m_axi_ddr_V_ARID">15, 3, 1, 3</column>
<column name="m_axi_ddr_V_ARLEN">15, 3, 32, 96</column>
<column name="m_axi_ddr_V_ARLOCK">15, 3, 2, 6</column>
<column name="m_axi_ddr_V_ARPROT">15, 3, 3, 9</column>
<column name="m_axi_ddr_V_ARQOS">15, 3, 4, 12</column>
<column name="m_axi_ddr_V_ARREGION">15, 3, 4, 12</column>
<column name="m_axi_ddr_V_ARSIZE">15, 3, 3, 9</column>
<column name="m_axi_ddr_V_ARUSER">15, 3, 1, 3</column>
<column name="m_axi_ddr_V_ARVALID">15, 3, 1, 3</column>
<column name="m_axi_ddr_V_RREADY">15, 3, 1, 3</column>
<column name="outbuf_V_address0">15, 3, 14, 42</column>
<column name="outbuf_V_address1">15, 3, 14, 42</column>
<column name="outbuf_V_ce0">15, 3, 1, 3</column>
<column name="outbuf_V_ce1">15, 3, 1, 3</column>
<column name="outbuf_V_d1">15, 3, 1536, 4608</column>
<column name="outbuf_V_we1">15, 3, 1, 3</column>
<column name="scale_address0">15, 3, 2, 6</column>
<column name="scale_ce0">15, 3, 1, 3</column>
<column name="scale_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_sync_reg_grp_dataflow_parent_loop_1_fu_108_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dataflow_parent_loop_1_fu_108_ap_ready">1, 0, 1, 0</column>
<column name="empty_76_reg_261">18, 0, 18, 0</column>
<column name="empty_77_reg_266">4, 0, 4, 0</column>
<column name="empty_78_reg_271">2, 0, 2, 0</column>
<column name="empty_reg_254">3, 0, 3, 0</column>
<column name="grp_dataflow_parent_loop_1_fu_108_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_bias_scale_fu_140_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_store_output_1_fu_125_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln_reg_249">16, 0, 16, 0</column>
<column name="mul_ln189_2_reg_244">17, 0, 17, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_layer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_layer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_layer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_layer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_layer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_layer, return value</column>
<column name="input_V_address0">out, 15, ap_memory, input_V, array</column>
<column name="input_V_ce0">out, 1, ap_memory, input_V, array</column>
<column name="input_V_q0">in, 288, ap_memory, input_V, array</column>
<column name="output_V_address1">out, 15, ap_memory, output_V, array</column>
<column name="output_V_ce1">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we1">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d1">out, 288, ap_memory, output_V, array</column>
<column name="m_axi_ddr_V_AWVALID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWREADY">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWADDR">out, 32, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWLEN">out, 32, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWSIZE">out, 3, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWBURST">out, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWLOCK">out, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWCACHE">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWPROT">out, 3, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWQOS">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWREGION">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWUSER">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WVALID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WREADY">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WDATA">out, 128, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WSTRB">out, 16, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WLAST">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WUSER">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARVALID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARREADY">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARADDR">out, 32, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARLEN">out, 32, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARSIZE">out, 3, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARBURST">out, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARLOCK">out, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARCACHE">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARPROT">out, 3, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARQOS">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARREGION">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARUSER">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RVALID">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RREADY">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RDATA">in, 128, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RLAST">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RID">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RUSER">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RRESP">in, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_BVALID">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_BREADY">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_BRESP">in, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_BID">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_BUSER">in, 1, m_axi, ddr_V, pointer</column>
<column name="TO_r">in, 4, ap_none, TO_r, scalar</column>
<column name="TI">in, 5, ap_none, TI, scalar</column>
<column name="K">in, 4, ap_none, K, scalar</column>
<column name="P">in, 1, ap_none, P, scalar</column>
<column name="OFFSET">in, 19, ap_none, OFFSET, scalar</column>
</table>
</item>
</section>
</profile>
