
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 9.56

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vsstatus[0]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.20    4.20 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.21    0.00    4.20 v _04_/I (gf180mcu_fd_sc_mcu9t5v0__inv_16)
    37    0.58    0.28    0.23    4.43 ^ _04_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_16)
                                         _00_ (net)
                  0.28    0.00    4.43 ^ vsstatus[0]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ vsstatus[0]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)


Startpoint: vtype[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vtype[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ vtype[2]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.06    0.35    0.35 v vtype[2]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         vtype[2] (net)
                  0.06    0.00    0.35 v _34_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.01    0.08    0.21    0.57 v _34_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net79 (net)
                  0.08    0.00    0.57 v vtype[2]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.57   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ vtype[2]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    0.03   library hold time
                                  0.03   data required time
-----------------------------------------------------------------------------
                                  0.03   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[4]$_DFF_PP1_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.20    4.20 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.21    0.00    4.20 v _04_/I (gf180mcu_fd_sc_mcu9t5v0__inv_16)
    37    0.58    0.28    0.23    4.43 ^ _04_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_16)
                                         _00_ (net)
                  0.28    0.00    4.43 ^ vl[4]$_DFF_PP1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  4.43   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ vl[4]$_DFF_PP1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.06   19.94   library recovery time
                                 19.94   data required time
-----------------------------------------------------------------------------
                                 19.94   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                 15.51   slack (MET)


Startpoint: vxrm_wr_en (input port clocked by clk)
Endpoint: vxrm_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v vxrm_wr_en (in)
                                         vxrm_wr_en (net)
                  0.00    0.00    4.00 v input42/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.25    0.77    4.77 v input42/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net42 (net)
                  0.25    0.00    4.77 v _41_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.01    0.09    0.24    5.01 v _41_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net46 (net)
                  0.09    0.00    5.01 v _53_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.16    0.71    5.71 v _53_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net86 (net)
                  0.16    0.00    5.71 v output86/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.73    6.44 v output86/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         vxrm_data_out[0] (net)
                  0.15    0.00    6.44 v vxrm_data_out[0] (out)
                                  6.44   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -6.44   data arrival time
-----------------------------------------------------------------------------
                                  9.56   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[4]$_DFF_PP1_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.20    4.20 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.21    0.00    4.20 v _04_/I (gf180mcu_fd_sc_mcu9t5v0__inv_16)
    37    0.58    0.28    0.23    4.43 ^ _04_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_16)
                                         _00_ (net)
                  0.28    0.00    4.43 ^ vl[4]$_DFF_PP1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  4.43   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ vl[4]$_DFF_PP1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.06   19.94   library recovery time
                                 19.94   data required time
-----------------------------------------------------------------------------
                                 19.94   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                 15.51   slack (MET)


Startpoint: vxrm_wr_en (input port clocked by clk)
Endpoint: vxrm_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v vxrm_wr_en (in)
                                         vxrm_wr_en (net)
                  0.00    0.00    4.00 v input42/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.25    0.77    4.77 v input42/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net42 (net)
                  0.25    0.00    4.77 v _41_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.01    0.09    0.24    5.01 v _41_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net46 (net)
                  0.09    0.00    5.01 v _53_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.16    0.71    5.71 v _53_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net86 (net)
                  0.16    0.00    5.71 v output86/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.73    6.44 v output86/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         vxrm_data_out[0] (net)
                  0.15    0.00    6.44 v vxrm_data_out[0] (out)
                                  6.44   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -6.44   data arrival time
-----------------------------------------------------------------------------
                                  9.56   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.4265811443328857

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8666

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.718132734298706

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.7520999908447266

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9548

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: vsstatus[2]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: vsstatus[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ vsstatus[2]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.36    0.36 v vsstatus[2]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.45    0.80 v _16_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.00    0.80 v vsstatus[2]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.80   data arrival time

  20.00   20.00   clock clk (rise edge)
   0.00   20.00   clock network delay (ideal)
   0.00   20.00   clock reconvergence pessimism
          20.00 ^ vsstatus[2]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.19   19.81   library setup time
          19.81   data required time
---------------------------------------------------------
          19.81   data required time
          -0.80   data arrival time
---------------------------------------------------------
          19.01   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: vtype[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vtype[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ vtype[2]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.35    0.35 v vtype[2]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    0.57 v _34_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.57 v vtype[2]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.57   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ vtype[2]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.03    0.03   library hold time
           0.03   data required time
---------------------------------------------------------
           0.03   data required time
          -0.57   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
6.4428

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
9.5572

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
148.339231

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.29e-03   4.63e-05   2.24e-08   2.34e-03  61.8%
Combinational          1.14e-03   3.05e-04   3.22e-08   1.45e-03  38.2%
Clock                  0.00e+00   0.00e+00   1.33e-07   1.33e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.44e-03   3.52e-04   1.87e-07   3.79e-03 100.0%
                          90.7%       9.3%       0.0%
