// Seed: 3452213126
module module_0 (
    output wor id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    input uwire id_4,
    output tri1 id_5
    , id_26,
    input tri0 id_6,
    input wor id_7,
    input wire id_8,
    input uwire id_9,
    output tri0 id_10,
    input tri1 id_11,
    output tri0 id_12,
    output uwire id_13,
    input wire id_14,
    input tri0 id_15,
    input uwire id_16,
    output tri0 id_17,
    input supply0 id_18,
    input wand id_19,
    output tri0 id_20,
    input wor id_21,
    input tri0 id_22,
    output uwire id_23,
    output tri id_24
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wire  id_3,
    output wire  id_4,
    output uwire id_5,
    input  wor   id_6,
    input  tri0  id_7,
    input  tri0  id_8,
    output wire  id_9,
    input  tri0  id_10
);
  assign id_3 = id_7;
  logic id_12;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_9,
      id_5,
      id_6,
      id_5,
      id_8,
      id_7,
      id_1,
      id_0,
      id_9,
      id_1,
      id_5,
      id_3,
      id_10,
      id_0,
      id_6,
      id_5,
      id_8,
      id_10,
      id_9,
      id_0,
      id_2,
      id_9,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
