# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile ./simpleAdder_tb.v
vsim work.simpleAdder_tb
# vsim work.simpleAdder_tb 
# Start time: 14:01:34 on Oct 30,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): simpleAdder_tb.v(55): (vopt-7063) Failed to find 'underflow' in hierarchical name 'underflow'.
#         Region: simpleAdder_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 14:01:34 on Oct 30,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.simpleAdder_tb
# vsim work.simpleAdder_tb 
# Start time: 14:02:07 on Oct 30,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.simpleAdder_tb(fast)
run
# TestCase# 0 : success
# ** Note: $finish    : simpleAdder_tb.v(57)
#    Time: 10 ns  Iteration: 0  Instance: /simpleAdder_tb
# 1
# Break at simpleAdder_tb.v line 57
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.simpleAdder_tb(fast)
run
# Time                   10: TestCase# 0 : failed with input 0000007f and 0000007f and Output 000000fe and overflow status 0
# ** Note: $finish    : simpleAdder_tb.v(57)
#    Time: 10 ns  Iteration: 0  Instance: /simpleAdder_tb
# 1
# Break at simpleAdder_tb.v line 57
vsim work.simpleAdder_tb
# End time: 14:04:24 on Oct 30,2022, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
# vsim work.simpleAdder_tb 
# Start time: 14:04:24 on Oct 30,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.simpleAdder_tb(fast)
vsim work.simpleAdder_tb -voptargs=+acc
# End time: 14:04:43 on Oct 30,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim work.simpleAdder_tb -voptargs="+acc" 
# Start time: 14:04:43 on Oct 30,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.simpleAdder_tb(fast)
# Loading work.simpleAdder(fast)
add wave -position insertpoint  \
sim:/simpleAdder_tb/a \
sim:/simpleAdder_tb/b \
sim:/simpleAdder_tb/carry \
sim:/simpleAdder_tb/FailureCounter \
sim:/simpleAdder_tb/N \
sim:/simpleAdder_tb/overflow \
sim:/simpleAdder_tb/S \
sim:/simpleAdder_tb/SuccessCounter \
sim:/simpleAdder_tb/T \
sim:/simpleAdder_tb/TestsCounter
run
# Time                   10: TestCase# 0 : failed with input 0000007f and 0000007f and Output 000000fe and overflow status 0
# ** Note: $finish    : simpleAdder_tb.v(57)
#    Time: 10 ns  Iteration: 0  Instance: /simpleAdder_tb
# 1
# Break in Module simpleAdder_tb at simpleAdder_tb.v line 57
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.simpleAdder_tb(fast)
# Loading work.simpleAdder(fast)
run
# Time                   10: TestCase# 0 : failed with input afffffff and afffffff and Output 5ffffffe and overflow status 1
# ** Note: $finish    : simpleAdder_tb.v(57)
#    Time: 10 ns  Iteration: 0  Instance: /simpleAdder_tb
# 1
# Break in Module simpleAdder_tb at simpleAdder_tb.v line 57
# End time: 14:07:05 on Oct 30,2022, Elapsed time: 0:02:22
# Errors: 0, Warnings: 0
