
test_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b454  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000510  0800b5f8  0800b5f8  0000c5f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb08  0800bb08  0000d1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb08  0800bb08  0000cb08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb10  0800bb10  0000d1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb10  0800bb10  0000cb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bb14  0800bb14  0000cb14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800bb18  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042d8  200001d8  0800bcf0  0000d1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200044b0  0800bcf0  0000d4b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000178d1  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003498  00000000  00000000  00024ad9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b8  00000000  00000000  00027f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001030  00000000  00000000  00029430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019a36  00000000  00000000  0002a460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b79  00000000  00000000  00043e96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b3bf  00000000  00000000  0005da0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8dce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cc8  00000000  00000000  000f8e14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000ffadc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b5dc 	.word	0x0800b5dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800b5dc 	.word	0x0800b5dc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <as5600_read>:

#define AS5600_REG_ANGLE_H   0x0E
#define AS5600_REG_ANGLE_L   0x0F

static bool as5600_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6039      	str	r1, [r7, #0]
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	80bb      	strh	r3, [r7, #4]
    if (HAL_I2C_Master_Transmit(&hi2c3, (AS5600_I2C_ADDR << 1), &reg, 1, 5) != HAL_OK)
 8001004:	1dfa      	adds	r2, r7, #7
 8001006:	2305      	movs	r3, #5
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	2301      	movs	r3, #1
 800100c:	216c      	movs	r1, #108	@ 0x6c
 800100e:	480d      	ldr	r0, [pc, #52]	@ (8001044 <as5600_read+0x50>)
 8001010:	f001 fbda 	bl	80027c8 <HAL_I2C_Master_Transmit>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <as5600_read+0x2a>
        return false;
 800101a:	2300      	movs	r3, #0
 800101c:	e00d      	b.n	800103a <as5600_read+0x46>

    if (HAL_I2C_Master_Receive(&hi2c3, (AS5600_I2C_ADDR << 1), buf, len, 5) != HAL_OK)
 800101e:	88bb      	ldrh	r3, [r7, #4]
 8001020:	2205      	movs	r2, #5
 8001022:	9200      	str	r2, [sp, #0]
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	216c      	movs	r1, #108	@ 0x6c
 8001028:	4806      	ldr	r0, [pc, #24]	@ (8001044 <as5600_read+0x50>)
 800102a:	f001 fccb 	bl	80029c4 <HAL_I2C_Master_Receive>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <as5600_read+0x44>
        return false;
 8001034:	2300      	movs	r3, #0
 8001036:	e000      	b.n	800103a <as5600_read+0x46>

    return true;
 8001038:	2301      	movs	r3, #1
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000494 	.word	0x20000494

08001048 <AS5600_ReadRaw12>:

bool AS5600_ReadRaw12(uint16_t *raw12)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
    uint8_t data[2];
    if (!as5600_read(AS5600_REG_ANGLE_H, data, 2))
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	2202      	movs	r2, #2
 8001056:	4619      	mov	r1, r3
 8001058:	200e      	movs	r0, #14
 800105a:	f7ff ffcb 	bl	8000ff4 <as5600_read>
 800105e:	4603      	mov	r3, r0
 8001060:	f083 0301 	eor.w	r3, r3, #1
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <AS5600_ReadRaw12+0x26>
        return false;
 800106a:	2300      	movs	r3, #0
 800106c:	e00d      	b.n	800108a <AS5600_ReadRaw12+0x42>

    *raw12 = ((uint16_t)data[0] << 8 | data[1]) & 0x0FFF;
 800106e:	7b3b      	ldrb	r3, [r7, #12]
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	b21a      	sxth	r2, r3
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	b21b      	sxth	r3, r3
 8001078:	4313      	orrs	r3, r2
 800107a:	b21b      	sxth	r3, r3
 800107c:	b29b      	uxth	r3, r3
 800107e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001082:	b29a      	uxth	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	801a      	strh	r2, [r3, #0]
    return true;
 8001088:	2301      	movs	r3, #1
}
 800108a:	4618      	mov	r0, r3
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
	...

08001094 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4a07      	ldr	r2, [pc, #28]	@ (80010c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80010a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	4a06      	ldr	r2, [pc, #24]	@ (80010c4 <vApplicationGetIdleTaskMemory+0x30>)
 80010aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2280      	movs	r2, #128	@ 0x80
 80010b0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80010b2:	bf00      	nop
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	200001f4 	.word	0x200001f4
 80010c4:	20000294 	.word	0x20000294

080010c8 <_write>:
osThreadId ENCODER_taskHandle;
/* USER CODE BEGIN PV */
uint16_t raw;
float angle;
int _write(int file, char *ptr, int len)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
 80010dc:	68b9      	ldr	r1, [r7, #8]
 80010de:	4804      	ldr	r0, [pc, #16]	@ (80010f0 <_write+0x28>)
 80010e0:	f004 f806 	bl	80050f0 <HAL_UART_Transmit>
    return len;
 80010e4:	687b      	ldr	r3, [r7, #4]
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000530 	.word	0x20000530

080010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f4:	b5b0      	push	{r4, r5, r7, lr}
 80010f6:	b09c      	sub	sp, #112	@ 0x70
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fa:	f000 ff5f 	bl	8001fbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010fe:	f000 f86b 	bl	80011d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001102:	f000 f9cd 	bl	80014a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001106:	f000 f9a1 	bl	800144c <MX_USART2_UART_Init>
  MX_I2C3_Init();
 800110a:	f000 f8cf 	bl	80012ac <MX_I2C3_Init>
  MX_TIM1_Init();
 800110e:	f000 f8fb 	bl	8001308 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  printf("\rSTART\n\r");
 8001112:	4828      	ldr	r0, [pc, #160]	@ (80011b4 <main+0xc0>)
 8001114:	f006 fd62 	bl	8007bdc <iprintf>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001118:	4b27      	ldr	r3, [pc, #156]	@ (80011b8 <main+0xc4>)
 800111a:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800111e:	461d      	mov	r5, r3
 8001120:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001122:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001124:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001128:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800112c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001130:	2100      	movs	r1, #0
 8001132:	4618      	mov	r0, r3
 8001134:	f004 fbb7 	bl	80058a6 <osThreadCreate>
 8001138:	4603      	mov	r3, r0
 800113a:	4a20      	ldr	r2, [pc, #128]	@ (80011bc <main+0xc8>)
 800113c:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART_task */
  osThreadDef(UART_task, Start_UART_task, osPriorityIdle, 0, 128);
 800113e:	4b20      	ldr	r3, [pc, #128]	@ (80011c0 <main+0xcc>)
 8001140:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001144:	461d      	mov	r5, r3
 8001146:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001148:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800114a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800114e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UART_taskHandle = osThreadCreate(osThread(UART_task), NULL);
 8001152:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001156:	2100      	movs	r1, #0
 8001158:	4618      	mov	r0, r3
 800115a:	f004 fba4 	bl	80058a6 <osThreadCreate>
 800115e:	4603      	mov	r3, r0
 8001160:	4a18      	ldr	r2, [pc, #96]	@ (80011c4 <main+0xd0>)
 8001162:	6013      	str	r3, [r2, #0]

  /* definition and creation of STEPPER_task */
  osThreadDef(STEPPER_task, Start_STEPPER_task, osPriorityIdle, 0, 128);
 8001164:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <main+0xd4>)
 8001166:	f107 041c 	add.w	r4, r7, #28
 800116a:	461d      	mov	r5, r3
 800116c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800116e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001170:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001174:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  STEPPER_taskHandle = osThreadCreate(osThread(STEPPER_task), NULL);
 8001178:	f107 031c 	add.w	r3, r7, #28
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f004 fb91 	bl	80058a6 <osThreadCreate>
 8001184:	4603      	mov	r3, r0
 8001186:	4a11      	ldr	r2, [pc, #68]	@ (80011cc <main+0xd8>)
 8001188:	6013      	str	r3, [r2, #0]

  /* definition and creation of ENCODER_task */
  osThreadDef(ENCODER_task, Start_ENCODER_task, osPriorityIdle, 0, 128);
 800118a:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <main+0xdc>)
 800118c:	463c      	mov	r4, r7
 800118e:	461d      	mov	r5, r3
 8001190:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001192:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001194:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001198:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ENCODER_taskHandle = osThreadCreate(osThread(ENCODER_task), NULL);
 800119c:	463b      	mov	r3, r7
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f004 fb80 	bl	80058a6 <osThreadCreate>
 80011a6:	4603      	mov	r3, r0
 80011a8:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <main+0xe0>)
 80011aa:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80011ac:	f004 fb74 	bl	8005898 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <main+0xbc>
 80011b4:	0800b5f8 	.word	0x0800b5f8
 80011b8:	0800b610 	.word	0x0800b610
 80011bc:	20000578 	.word	0x20000578
 80011c0:	0800b638 	.word	0x0800b638
 80011c4:	2000057c 	.word	0x2000057c
 80011c8:	0800b664 	.word	0x0800b664
 80011cc:	20000580 	.word	0x20000580
 80011d0:	0800b690 	.word	0x0800b690
 80011d4:	20000584 	.word	0x20000584

080011d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b094      	sub	sp, #80	@ 0x50
 80011dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011de:	f107 0320 	add.w	r3, r7, #32
 80011e2:	2230      	movs	r2, #48	@ 0x30
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f006 fe60 	bl	8007eac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ec:	f107 030c 	add.w	r3, r7, #12
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fc:	2300      	movs	r3, #0
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	4b28      	ldr	r3, [pc, #160]	@ (80012a4 <SystemClock_Config+0xcc>)
 8001202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001204:	4a27      	ldr	r2, [pc, #156]	@ (80012a4 <SystemClock_Config+0xcc>)
 8001206:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800120a:	6413      	str	r3, [r2, #64]	@ 0x40
 800120c:	4b25      	ldr	r3, [pc, #148]	@ (80012a4 <SystemClock_Config+0xcc>)
 800120e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001218:	2300      	movs	r3, #0
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	4b22      	ldr	r3, [pc, #136]	@ (80012a8 <SystemClock_Config+0xd0>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001224:	4a20      	ldr	r2, [pc, #128]	@ (80012a8 <SystemClock_Config+0xd0>)
 8001226:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	4b1e      	ldr	r3, [pc, #120]	@ (80012a8 <SystemClock_Config+0xd0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001238:	2302      	movs	r3, #2
 800123a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800123c:	2301      	movs	r3, #1
 800123e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001240:	2310      	movs	r3, #16
 8001242:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001244:	2302      	movs	r3, #2
 8001246:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001248:	2300      	movs	r3, #0
 800124a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800124c:	2308      	movs	r3, #8
 800124e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001250:	2354      	movs	r3, #84	@ 0x54
 8001252:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001254:	2302      	movs	r3, #2
 8001256:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001258:	2304      	movs	r3, #4
 800125a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800125c:	f107 0320 	add.w	r3, r7, #32
 8001260:	4618      	mov	r0, r3
 8001262:	f002 f967 	bl	8003534 <HAL_RCC_OscConfig>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800126c:	f000 fa18 	bl	80016a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001270:	230f      	movs	r3, #15
 8001272:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001274:	2302      	movs	r3, #2
 8001276:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001278:	2300      	movs	r3, #0
 800127a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800127c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001280:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001282:	2300      	movs	r3, #0
 8001284:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001286:	f107 030c 	add.w	r3, r7, #12
 800128a:	2102      	movs	r1, #2
 800128c:	4618      	mov	r0, r3
 800128e:	f002 fbc9 	bl	8003a24 <HAL_RCC_ClockConfig>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001298:	f000 fa02 	bl	80016a0 <Error_Handler>
  }
}
 800129c:	bf00      	nop
 800129e:	3750      	adds	r7, #80	@ 0x50
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40007000 	.word	0x40007000

080012ac <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80012b0:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012b2:	4a13      	ldr	r2, [pc, #76]	@ (8001300 <MX_I2C3_Init+0x54>)
 80012b4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80012b6:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012b8:	4a12      	ldr	r2, [pc, #72]	@ (8001304 <MX_I2C3_Init+0x58>)
 80012ba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012bc:	4b0f      	ldr	r3, [pc, #60]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012be:	2200      	movs	r2, #0
 80012c0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80012c2:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012c8:	4b0c      	ldr	r3, [pc, #48]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012ce:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012d0:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012d8:	2200      	movs	r2, #0
 80012da:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012dc:	4b07      	ldr	r3, [pc, #28]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012de:	2200      	movs	r2, #0
 80012e0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012e2:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80012e8:	4804      	ldr	r0, [pc, #16]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012ea:	f001 f929 	bl	8002540 <HAL_I2C_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80012f4:	f000 f9d4 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000494 	.word	0x20000494
 8001300:	40005c00 	.word	0x40005c00
 8001304:	000186a0 	.word	0x000186a0

08001308 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b096      	sub	sp, #88	@ 0x58
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800130e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800131c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001326:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
 8001334:	611a      	str	r2, [r3, #16]
 8001336:	615a      	str	r2, [r3, #20]
 8001338:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800133a:	1d3b      	adds	r3, r7, #4
 800133c:	2220      	movs	r2, #32
 800133e:	2100      	movs	r1, #0
 8001340:	4618      	mov	r0, r3
 8001342:	f006 fdb3 	bl	8007eac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001346:	4b3f      	ldr	r3, [pc, #252]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001348:	4a3f      	ldr	r2, [pc, #252]	@ (8001448 <MX_TIM1_Init+0x140>)
 800134a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84;
 800134c:	4b3d      	ldr	r3, [pc, #244]	@ (8001444 <MX_TIM1_Init+0x13c>)
 800134e:	2254      	movs	r2, #84	@ 0x54
 8001350:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001352:	4b3c      	ldr	r3, [pc, #240]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001358:	4b3a      	ldr	r3, [pc, #232]	@ (8001444 <MX_TIM1_Init+0x13c>)
 800135a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800135e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001360:	4b38      	ldr	r3, [pc, #224]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001362:	2200      	movs	r2, #0
 8001364:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001366:	4b37      	ldr	r3, [pc, #220]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001368:	2200      	movs	r2, #0
 800136a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800136c:	4b35      	ldr	r3, [pc, #212]	@ (8001444 <MX_TIM1_Init+0x13c>)
 800136e:	2280      	movs	r2, #128	@ 0x80
 8001370:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001372:	4834      	ldr	r0, [pc, #208]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001374:	f002 fd68 	bl	8003e48 <HAL_TIM_Base_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800137e:	f000 f98f 	bl	80016a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001382:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001386:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001388:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800138c:	4619      	mov	r1, r3
 800138e:	482d      	ldr	r0, [pc, #180]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001390:	f003 f9c8 	bl	8004724 <HAL_TIM_ConfigClockSource>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800139a:	f000 f981 	bl	80016a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800139e:	4829      	ldr	r0, [pc, #164]	@ (8001444 <MX_TIM1_Init+0x13c>)
 80013a0:	f002 fe04 	bl	8003fac <HAL_TIM_PWM_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80013aa:	f000 f979 	bl	80016a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ae:	2300      	movs	r3, #0
 80013b0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b2:	2300      	movs	r3, #0
 80013b4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013b6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013ba:	4619      	mov	r1, r3
 80013bc:	4821      	ldr	r0, [pc, #132]	@ (8001444 <MX_TIM1_Init+0x13c>)
 80013be:	f003 fd73 	bl	8004ea8 <HAL_TIMEx_MasterConfigSynchronization>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80013c8:	f000 f96a 	bl	80016a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013cc:	2360      	movs	r3, #96	@ 0x60
 80013ce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 32767;
 80013d0:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80013d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013d6:	2300      	movs	r3, #0
 80013d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013da:	2300      	movs	r3, #0
 80013dc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80013de:	2304      	movs	r3, #4
 80013e0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013e2:	2300      	movs	r3, #0
 80013e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013e6:	2300      	movs	r3, #0
 80013e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ee:	2208      	movs	r2, #8
 80013f0:	4619      	mov	r1, r3
 80013f2:	4814      	ldr	r0, [pc, #80]	@ (8001444 <MX_TIM1_Init+0x13c>)
 80013f4:	f003 f8d4 	bl	80045a0 <HAL_TIM_PWM_ConfigChannel>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80013fe:	f000 f94f 	bl	80016a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001402:	2300      	movs	r3, #0
 8001404:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001416:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800141a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800141c:	2300      	movs	r3, #0
 800141e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001420:	1d3b      	adds	r3, r7, #4
 8001422:	4619      	mov	r1, r3
 8001424:	4807      	ldr	r0, [pc, #28]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001426:	f003 fdad 	bl	8004f84 <HAL_TIMEx_ConfigBreakDeadTime>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001430:	f000 f936 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001434:	4803      	ldr	r0, [pc, #12]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001436:	f000 fbbd 	bl	8001bb4 <HAL_TIM_MspPostInit>

}
 800143a:	bf00      	nop
 800143c:	3758      	adds	r7, #88	@ 0x58
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200004e8 	.word	0x200004e8
 8001448:	40010000 	.word	0x40010000

0800144c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001450:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001452:	4a12      	ldr	r2, [pc, #72]	@ (800149c <MX_USART2_UART_Init+0x50>)
 8001454:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001456:	4b10      	ldr	r3, [pc, #64]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001458:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800145c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001464:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800146a:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 800146c:	2200      	movs	r2, #0
 800146e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001470:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001472:	220c      	movs	r2, #12
 8001474:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001476:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 800147e:	2200      	movs	r2, #0
 8001480:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001482:	4805      	ldr	r0, [pc, #20]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001484:	f003 fde4 	bl	8005050 <HAL_UART_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800148e:	f000 f907 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000530 	.word	0x20000530
 800149c:	40004400 	.word	0x40004400

080014a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a29      	ldr	r2, [pc, #164]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b27      	ldr	r3, [pc, #156]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	4b23      	ldr	r3, [pc, #140]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	4a22      	ldr	r2, [pc, #136]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014dc:	f043 0304 	orr.w	r3, r3, #4
 80014e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e2:	4b20      	ldr	r3, [pc, #128]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	f003 0304 	and.w	r3, r3, #4
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	603b      	str	r3, [r7, #0]
 80014f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	4a1b      	ldr	r2, [pc, #108]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fe:	4b19      	ldr	r3, [pc, #100]	@ (8001564 <MX_GPIO_Init+0xc4>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	603b      	str	r3, [r7, #0]
 8001508:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|EN_X_Pin, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8001510:	4815      	ldr	r0, [pc, #84]	@ (8001568 <MX_GPIO_Init+0xc8>)
 8001512:	f000 fffb 	bl	800250c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_X_GPIO_Port, DIR_X_Pin, GPIO_PIN_RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	2110      	movs	r1, #16
 800151a:	4814      	ldr	r0, [pc, #80]	@ (800156c <MX_GPIO_Init+0xcc>)
 800151c:	f000 fff6 	bl	800250c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin EN_X_Pin */
  GPIO_InitStruct.Pin = LED_Pin|EN_X_Pin;
 8001520:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8001524:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001526:	2301      	movs	r3, #1
 8001528:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2300      	movs	r3, #0
 8001530:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001532:	f107 030c 	add.w	r3, r7, #12
 8001536:	4619      	mov	r1, r3
 8001538:	480b      	ldr	r0, [pc, #44]	@ (8001568 <MX_GPIO_Init+0xc8>)
 800153a:	f000 fe63 	bl	8002204 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_X_Pin */
  GPIO_InitStruct.Pin = DIR_X_Pin;
 800153e:	2310      	movs	r3, #16
 8001540:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001542:	2301      	movs	r3, #1
 8001544:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIR_X_GPIO_Port, &GPIO_InitStruct);
 800154e:	f107 030c 	add.w	r3, r7, #12
 8001552:	4619      	mov	r1, r3
 8001554:	4805      	ldr	r0, [pc, #20]	@ (800156c <MX_GPIO_Init+0xcc>)
 8001556:	f000 fe55 	bl	8002204 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800155a:	bf00      	nop
 800155c:	3720      	adds	r7, #32
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40023800 	.word	0x40023800
 8001568:	40020000 	.word	0x40020000
 800156c:	40020400 	.word	0x40020400

08001570 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001578:	2001      	movs	r0, #1
 800157a:	f004 f9e0 	bl	800593e <osDelay>
 800157e:	e7fb      	b.n	8001578 <StartDefaultTask+0x8>

08001580 <Start_UART_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_UART_task */
void Start_UART_task(void const * argument)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_UART_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 8001588:	f242 7010 	movw	r0, #10000	@ 0x2710
 800158c:	f004 f9d7 	bl	800593e <osDelay>
 8001590:	e7fa      	b.n	8001588 <Start_UART_task+0x8>
	...

08001594 <Start_STEPPER_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_STEPPER_task */
void Start_STEPPER_task(void const * argument)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_STEPPER_task */
  /* Infinite loop */
	motor.DIR_Port  = GPIOB;
 800159c:	4b1d      	ldr	r3, [pc, #116]	@ (8001614 <Start_STEPPER_task+0x80>)
 800159e:	4a1e      	ldr	r2, [pc, #120]	@ (8001618 <Start_STEPPER_task+0x84>)
 80015a0:	601a      	str	r2, [r3, #0]
	motor.DIR_Pin  = GPIO_PIN_4;
 80015a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001614 <Start_STEPPER_task+0x80>)
 80015a4:	2210      	movs	r2, #16
 80015a6:	809a      	strh	r2, [r3, #4]
	motor.EN_Port   = GPIOA;
 80015a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001614 <Start_STEPPER_task+0x80>)
 80015aa:	4a1c      	ldr	r2, [pc, #112]	@ (800161c <Start_STEPPER_task+0x88>)
 80015ac:	609a      	str	r2, [r3, #8]
	motor.EN_Pin   = GPIO_PIN_9;
 80015ae:	4b19      	ldr	r3, [pc, #100]	@ (8001614 <Start_STEPPER_task+0x80>)
 80015b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015b4:	819a      	strh	r2, [r3, #12]
	motor.htim      = &htim1;
 80015b6:	4b17      	ldr	r3, [pc, #92]	@ (8001614 <Start_STEPPER_task+0x80>)
 80015b8:	4a19      	ldr	r2, [pc, #100]	@ (8001620 <Start_STEPPER_task+0x8c>)
 80015ba:	611a      	str	r2, [r3, #16]
	motor.tim_channel = TIM_CHANNEL_3;
 80015bc:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <Start_STEPPER_task+0x80>)
 80015be:	2208      	movs	r2, #8
 80015c0:	615a      	str	r2, [r3, #20]

	// INIT MOTOR
	Stepper_Init(&motor);
 80015c2:	4814      	ldr	r0, [pc, #80]	@ (8001614 <Start_STEPPER_task+0x80>)
 80015c4:	f000 f8aa 	bl	800171c <Stepper_Init>
	Stepper_Enable(&motor);
 80015c8:	4812      	ldr	r0, [pc, #72]	@ (8001614 <Start_STEPPER_task+0x80>)
 80015ca:	f000 f8bf 	bl	800174c <Stepper_Enable>
	Stepper_SetAcceleration(&motor, 300.0f, 300.0f);
 80015ce:	eddf 0a15 	vldr	s1, [pc, #84]	@ 8001624 <Start_STEPPER_task+0x90>
 80015d2:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8001624 <Start_STEPPER_task+0x90>
 80015d6:	480f      	ldr	r0, [pc, #60]	@ (8001614 <Start_STEPPER_task+0x80>)
 80015d8:	f000 f8d7 	bl	800178a <Stepper_SetAcceleration>
	Stepper_SetSpeed(&motor, 5000.0f);
 80015dc:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 8001628 <Start_STEPPER_task+0x94>
 80015e0:	480c      	ldr	r0, [pc, #48]	@ (8001614 <Start_STEPPER_task+0x80>)
 80015e2:	f000 f8c3 	bl	800176c <Stepper_SetSpeed>

	// MOTOR TIMER
	HAL_TIM_Base_Start_IT(&htim1);
 80015e6:	480e      	ldr	r0, [pc, #56]	@ (8001620 <Start_STEPPER_task+0x8c>)
 80015e8:	f002 fc7e 	bl	8003ee8 <HAL_TIM_Base_Start_IT>
  for(;;)
  {
	  Stepper_MoveTo(&motor, 1200);
 80015ec:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 80015f0:	4808      	ldr	r0, [pc, #32]	@ (8001614 <Start_STEPPER_task+0x80>)
 80015f2:	f000 f8de 	bl	80017b2 <Stepper_MoveTo>
	  osDelay(5000);
 80015f6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80015fa:	f004 f9a0 	bl	800593e <osDelay>
	  Stepper_MoveTo(&motor, 0000);
 80015fe:	2100      	movs	r1, #0
 8001600:	4804      	ldr	r0, [pc, #16]	@ (8001614 <Start_STEPPER_task+0x80>)
 8001602:	f000 f8d6 	bl	80017b2 <Stepper_MoveTo>
	  osDelay(5000);
 8001606:	f241 3088 	movw	r0, #5000	@ 0x1388
 800160a:	f004 f998 	bl	800593e <osDelay>
	  Stepper_MoveTo(&motor, 1200);
 800160e:	bf00      	nop
 8001610:	e7ec      	b.n	80015ec <Start_STEPPER_task+0x58>
 8001612:	bf00      	nop
 8001614:	2000058c 	.word	0x2000058c
 8001618:	40020400 	.word	0x40020400
 800161c:	40020000 	.word	0x40020000
 8001620:	200004e8 	.word	0x200004e8
 8001624:	43960000 	.word	0x43960000
 8001628:	459c4000 	.word	0x459c4000

0800162c <Start_ENCODER_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_ENCODER_task */
void Start_ENCODER_task(void const * argument)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_ENCODER_task */
  /* Infinite loop */
  for(;;)
  {
	  if (AS5600_ReadRaw12(&raw))
 8001634:	4809      	ldr	r0, [pc, #36]	@ (800165c <Start_ENCODER_task+0x30>)
 8001636:	f7ff fd07 	bl	8001048 <AS5600_ReadRaw12>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d006      	beq.n	800164e <Start_ENCODER_task+0x22>
	  {
		  printf("%u\r\n", raw);  // wypisz sam warto surow
 8001640:	4b06      	ldr	r3, [pc, #24]	@ (800165c <Start_ENCODER_task+0x30>)
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	4619      	mov	r1, r3
 8001646:	4806      	ldr	r0, [pc, #24]	@ (8001660 <Start_ENCODER_task+0x34>)
 8001648:	f006 fac8 	bl	8007bdc <iprintf>
 800164c:	e002      	b.n	8001654 <Start_ENCODER_task+0x28>
//		  printf("%f\r\n", raw2angle(raw));
	  }
	  else
	  {
		  printf("error\r\n");
 800164e:	4805      	ldr	r0, [pc, #20]	@ (8001664 <Start_ENCODER_task+0x38>)
 8001650:	f006 fb2c 	bl	8007cac <puts>
	  }
	  osDelay(200);
 8001654:	20c8      	movs	r0, #200	@ 0xc8
 8001656:	f004 f972 	bl	800593e <osDelay>
	  if (AS5600_ReadRaw12(&raw))
 800165a:	e7eb      	b.n	8001634 <Start_ENCODER_task+0x8>
 800165c:	20000588 	.word	0x20000588
 8001660:	0800b6ac 	.word	0x0800b6ac
 8001664:	0800b6b4 	.word	0x0800b6b4

08001668 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a08      	ldr	r2, [pc, #32]	@ (8001698 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d101      	bne.n	800167e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800167a:	f000 fcc1 	bl	8002000 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim == motor.htim) {
 800167e:	4b07      	ldr	r3, [pc, #28]	@ (800169c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001680:	691b      	ldr	r3, [r3, #16]
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	429a      	cmp	r2, r3
 8001686:	d102      	bne.n	800168e <HAL_TIM_PeriodElapsedCallback+0x26>
	  Stepper_Tick(&motor);
 8001688:	4804      	ldr	r0, [pc, #16]	@ (800169c <HAL_TIM_PeriodElapsedCallback+0x34>)
 800168a:	f000 f904 	bl	8001896 <Stepper_Tick>
  }
  /* USER CODE END Callback 1 */
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40014800 	.word	0x40014800
 800169c:	2000058c 	.word	0x2000058c

080016a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016a4:	b672      	cpsid	i
}
 80016a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <Error_Handler+0x8>

080016ac <calcARR>:
#include "stepper.h"
#include <math.h>

static uint32_t calcARR(Stepper_t* m, float speed)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	ed87 0a00 	vstr	s0, [r7]
    if (speed < 1.0f) speed = 1.0f;
 80016b8:	edd7 7a00 	vldr	s15, [r7]
 80016bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80016c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c8:	d502      	bpl.n	80016d0 <calcARR+0x24>
 80016ca:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80016ce:	603b      	str	r3, [r7, #0]
    uint32_t arr = (uint32_t)((SystemCoreClock / ((m->htim->Init.Prescaler + 1) * speed)) - 1);
 80016d0:	4b11      	ldr	r3, [pc, #68]	@ (8001718 <calcARR+0x6c>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	ee07 3a90 	vmov	s15, r3
 80016d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	691b      	ldr	r3, [r3, #16]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	3301      	adds	r3, #1
 80016e4:	ee07 3a90 	vmov	s15, r3
 80016e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016ec:	edd7 7a00 	vldr	s15, [r7]
 80016f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80016fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001700:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001704:	ee17 3a90 	vmov	r3, s15
 8001708:	60fb      	str	r3, [r7, #12]
    return arr;
 800170a:	68fb      	ldr	r3, [r7, #12]
}
 800170c:	4618      	mov	r0, r3
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	20000000 	.word	0x20000000

0800171c <Stepper_Init>:

void Stepper_Init(Stepper_t* m)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
    m->currSpeed = 0;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	625a      	str	r2, [r3, #36]	@ 0x24
    m->currPos = 0;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2200      	movs	r2, #0
 8001730:	62da      	str	r2, [r3, #44]	@ 0x2c
    m->targetPos = 0;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	629a      	str	r2, [r3, #40]	@ 0x28
    m->moving = 0;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2200      	movs	r2, #0
 800173c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <Stepper_Enable>:

void Stepper_Enable(Stepper_t* m)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(m->EN_Port, m->EN_Pin, GPIO_PIN_RESET);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6898      	ldr	r0, [r3, #8]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	899b      	ldrh	r3, [r3, #12]
 800175c:	2200      	movs	r2, #0
 800175e:	4619      	mov	r1, r3
 8001760:	f000 fed4 	bl	800250c <HAL_GPIO_WritePin>
}
 8001764:	bf00      	nop
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <Stepper_SetSpeed>:
    HAL_GPIO_WritePin(m->EN_Port, m->EN_Pin, GPIO_PIN_SET);
    HAL_TIM_PWM_Stop_IT(m->htim, m->tim_channel);
}

// ustawienie aktualnej predkosci
void Stepper_SetSpeed(Stepper_t* m, float speed) { m->maxSpeed = speed; }
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	ed87 0a00 	vstr	s0, [r7]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	621a      	str	r2, [r3, #32]
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <Stepper_SetAcceleration>:

// ustawienie przyspieszenia
void Stepper_SetAcceleration(Stepper_t* m, float accel, float decel) {
 800178a:	b480      	push	{r7}
 800178c:	b085      	sub	sp, #20
 800178e:	af00      	add	r7, sp, #0
 8001790:	60f8      	str	r0, [r7, #12]
 8001792:	ed87 0a02 	vstr	s0, [r7, #8]
 8001796:	edc7 0a01 	vstr	s1, [r7, #4]
    m->accel = accel;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	68ba      	ldr	r2, [r7, #8]
 800179e:	619a      	str	r2, [r3, #24]
    m->decel = decel;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	61da      	str	r2, [r3, #28]
}
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <Stepper_MoveTo>:

// zadanie pozycji
void Stepper_MoveTo(Stepper_t* m, int32_t position)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b084      	sub	sp, #16
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
 80017ba:	6039      	str	r1, [r7, #0]
    if (position == m->currPos) return;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d063      	beq.n	800188e <Stepper_MoveTo+0xdc>

    m->targetPos = position;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	629a      	str	r2, [r3, #40]	@ 0x28
    m->moving = 1;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2201      	movs	r2, #1
 80017d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    m->dir = (position > m->currPos) ? 1 : -1;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017d8:	683a      	ldr	r2, [r7, #0]
 80017da:	429a      	cmp	r2, r3
 80017dc:	dd01      	ble.n	80017e2 <Stepper_MoveTo+0x30>
 80017de:	2201      	movs	r2, #1
 80017e0:	e001      	b.n	80017e6 <Stepper_MoveTo+0x34>
 80017e2:	f04f 32ff 	mov.w	r2, #4294967295
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    HAL_GPIO_WritePin(
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6818      	ldr	r0, [r3, #0]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	8899      	ldrh	r1, [r3, #4]
        m->DIR_Port,
        m->DIR_Pin,
        (m->dir > 0) ? GPIO_PIN_SET : GPIO_PIN_RESET
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
    HAL_GPIO_WritePin(
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	bfcc      	ite	gt
 80017fe:	2301      	movgt	r3, #1
 8001800:	2300      	movle	r3, #0
 8001802:	b2db      	uxtb	r3, r3
 8001804:	461a      	mov	r2, r3
 8001806:	f000 fe81 	bl	800250c <HAL_GPIO_WritePin>
    );

    uint32_t arr = calcARR(m, m->currSpeed);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001810:	eeb0 0a67 	vmov.f32	s0, s15
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff ff49 	bl	80016ac <calcARR>
 800181a:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(m->htim, arr);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	691b      	ldr	r3, [r3, #16]
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(m->htim, m->tim_channel, arr / 2);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	695b      	ldr	r3, [r3, #20]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d106      	bne.n	8001844 <Stepper_MoveTo+0x92>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	691b      	ldr	r3, [r3, #16]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	68fa      	ldr	r2, [r7, #12]
 800183e:	0852      	lsrs	r2, r2, #1
 8001840:	635a      	str	r2, [r3, #52]	@ 0x34
 8001842:	e01b      	b.n	800187c <Stepper_MoveTo+0xca>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	695b      	ldr	r3, [r3, #20]
 8001848:	2b04      	cmp	r3, #4
 800184a:	d106      	bne.n	800185a <Stepper_MoveTo+0xa8>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	085b      	lsrs	r3, r3, #1
 8001856:	6393      	str	r3, [r2, #56]	@ 0x38
 8001858:	e010      	b.n	800187c <Stepper_MoveTo+0xca>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	2b08      	cmp	r3, #8
 8001860:	d106      	bne.n	8001870 <Stepper_MoveTo+0xbe>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	085b      	lsrs	r3, r3, #1
 800186c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800186e:	e005      	b.n	800187c <Stepper_MoveTo+0xca>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	085b      	lsrs	r3, r3, #1
 800187a:	6413      	str	r3, [r2, #64]	@ 0x40

    HAL_TIM_PWM_Start_IT(m->htim, m->tim_channel);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	691a      	ldr	r2, [r3, #16]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	4619      	mov	r1, r3
 8001886:	4610      	mov	r0, r2
 8001888:	f002 fbea 	bl	8004060 <HAL_TIM_PWM_Start_IT>
 800188c:	e000      	b.n	8001890 <Stepper_MoveTo+0xde>
    if (position == m->currPos) return;
 800188e:	bf00      	nop
}
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <Stepper_Tick>:
    Stepper_MoveTo(m, m->currPos + steps);
}

// gwna logika sterowania, wywoywana w przerwaniu timera
void Stepper_Tick(Stepper_t* m)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b086      	sub	sp, #24
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
    if (!m->moving) return;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f000 80c3 	beq.w	8001a30 <Stepper_Tick+0x19a>

    m->currPos += m->dir;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	f992 2031 	ldrsb.w	r2, [r2, #49]	@ 0x31
 80018b4:	441a      	add	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    int32_t diff = m->targetPos - m->currPos;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	617b      	str	r3, [r7, #20]
    int32_t stepsRemaining = (diff >= 0) ? diff : -diff;
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	bfb8      	it	lt
 80018cc:	425b      	neglt	r3, r3
 80018ce:	613b      	str	r3, [r7, #16]

    if (stepsRemaining == 0) {
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d10c      	bne.n	80018f0 <Stepper_Tick+0x5a>
        m->moving = 0;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_TIM_PWM_Stop_IT(m->htim, m->tim_channel);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	691a      	ldr	r2, [r3, #16]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	4619      	mov	r1, r3
 80018e8:	4610      	mov	r0, r2
 80018ea:	f002 fcb7 	bl	800425c <HAL_TIM_PWM_Stop_IT>
        return;
 80018ee:	e0a0      	b.n	8001a32 <Stepper_Tick+0x19c>
    }

    float Sbrake = (m->currSpeed * m->currSpeed) / (2.0f * m->decel);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80018fc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	edd3 7a07 	vldr	s15, [r3, #28]
 8001906:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800190a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800190e:	edc7 7a03 	vstr	s15, [r7, #12]

    if (Sbrake >= stepsRemaining) {
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	ee07 3a90 	vmov	s15, r3
 8001918:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800191c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001920:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001928:	db1e      	blt.n	8001968 <Stepper_Tick+0xd2>
        // decelerate
        m->currSpeed -= (m->decel / m->currSpeed);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	ed93 6a07 	vldr	s12, [r3, #28]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800193c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001940:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        if (m->currSpeed < 1.0f)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001950:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001954:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195c:	d52e      	bpl.n	80019bc <Stepper_Tick+0x126>
            m->currSpeed = 1.0f;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001964:	625a      	str	r2, [r3, #36]	@ 0x24
 8001966:	e029      	b.n	80019bc <Stepper_Tick+0x126>
    } else if (m->currSpeed < m->maxSpeed) {
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	edd3 7a08 	vldr	s15, [r3, #32]
 8001974:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800197c:	d51e      	bpl.n	80019bc <Stepper_Tick+0x126>
        // accelerate
        m->currSpeed += (m->accel / m->currSpeed);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	ed93 6a06 	vldr	s12, [r3, #24]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8001990:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001994:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        if (m->currSpeed > m->maxSpeed)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	edd3 7a08 	vldr	s15, [r3, #32]
 80019aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b2:	dd03      	ble.n	80019bc <Stepper_Tick+0x126>
            m->currSpeed = m->maxSpeed;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a1a      	ldr	r2, [r3, #32]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    uint32_t arr = calcARR(m, m->currSpeed);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80019c2:	eeb0 0a67 	vmov.f32	s0, s15
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff fe70 	bl	80016ac <calcARR>
 80019cc:	60b8      	str	r0, [r7, #8]
    __HAL_TIM_SET_AUTORELOAD(m->htim, arr);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	68ba      	ldr	r2, [r7, #8]
 80019d6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	691b      	ldr	r3, [r3, #16]
 80019dc:	68ba      	ldr	r2, [r7, #8]
 80019de:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(m->htim, m->tim_channel, arr / 2);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	695b      	ldr	r3, [r3, #20]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d106      	bne.n	80019f6 <Stepper_Tick+0x160>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	691b      	ldr	r3, [r3, #16]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	68ba      	ldr	r2, [r7, #8]
 80019f0:	0852      	lsrs	r2, r2, #1
 80019f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80019f4:	e01d      	b.n	8001a32 <Stepper_Tick+0x19c>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	2b04      	cmp	r3, #4
 80019fc:	d106      	bne.n	8001a0c <Stepper_Tick+0x176>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	085b      	lsrs	r3, r3, #1
 8001a08:	6393      	str	r3, [r2, #56]	@ 0x38
 8001a0a:	e012      	b.n	8001a32 <Stepper_Tick+0x19c>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	2b08      	cmp	r3, #8
 8001a12:	d106      	bne.n	8001a22 <Stepper_Tick+0x18c>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	691b      	ldr	r3, [r3, #16]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	085b      	lsrs	r3, r3, #1
 8001a1e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001a20:	e007      	b.n	8001a32 <Stepper_Tick+0x19c>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	085b      	lsrs	r3, r3, #1
 8001a2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a2e:	e000      	b.n	8001a32 <Stepper_Tick+0x19c>
    if (!m->moving) return;
 8001a30:	bf00      	nop
}
 8001a32:	3718      	adds	r7, #24
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	607b      	str	r3, [r7, #4]
 8001a42:	4b12      	ldr	r3, [pc, #72]	@ (8001a8c <HAL_MspInit+0x54>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a46:	4a11      	ldr	r2, [pc, #68]	@ (8001a8c <HAL_MspInit+0x54>)
 8001a48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a8c <HAL_MspInit+0x54>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	603b      	str	r3, [r7, #0]
 8001a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a8c <HAL_MspInit+0x54>)
 8001a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a62:	4a0a      	ldr	r2, [pc, #40]	@ (8001a8c <HAL_MspInit+0x54>)
 8001a64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a6a:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <HAL_MspInit+0x54>)
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a72:	603b      	str	r3, [r7, #0]
 8001a74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a76:	2200      	movs	r2, #0
 8001a78:	210f      	movs	r1, #15
 8001a7a:	f06f 0001 	mvn.w	r0, #1
 8001a7e:	f000 fb97 	bl	80021b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40023800 	.word	0x40023800

08001a90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	@ 0x28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a29      	ldr	r2, [pc, #164]	@ (8001b54 <HAL_I2C_MspInit+0xc4>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d14b      	bne.n	8001b4a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	4b28      	ldr	r3, [pc, #160]	@ (8001b58 <HAL_I2C_MspInit+0xc8>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	4a27      	ldr	r2, [pc, #156]	@ (8001b58 <HAL_I2C_MspInit+0xc8>)
 8001abc:	f043 0304 	orr.w	r3, r3, #4
 8001ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac2:	4b25      	ldr	r3, [pc, #148]	@ (8001b58 <HAL_I2C_MspInit+0xc8>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac6:	f003 0304 	and.w	r3, r3, #4
 8001aca:	613b      	str	r3, [r7, #16]
 8001acc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	4b21      	ldr	r3, [pc, #132]	@ (8001b58 <HAL_I2C_MspInit+0xc8>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	4a20      	ldr	r2, [pc, #128]	@ (8001b58 <HAL_I2C_MspInit+0xc8>)
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ade:	4b1e      	ldr	r3, [pc, #120]	@ (8001b58 <HAL_I2C_MspInit+0xc8>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001aea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001aee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001af0:	2312      	movs	r3, #18
 8001af2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001af4:	2301      	movs	r3, #1
 8001af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af8:	2303      	movs	r3, #3
 8001afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001afc:	2304      	movs	r3, #4
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	4619      	mov	r1, r3
 8001b06:	4815      	ldr	r0, [pc, #84]	@ (8001b5c <HAL_I2C_MspInit+0xcc>)
 8001b08:	f000 fb7c 	bl	8002204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001b0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b12:	2312      	movs	r3, #18
 8001b14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b16:	2301      	movs	r3, #1
 8001b18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001b1e:	2304      	movs	r3, #4
 8001b20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b22:	f107 0314 	add.w	r3, r7, #20
 8001b26:	4619      	mov	r1, r3
 8001b28:	480d      	ldr	r0, [pc, #52]	@ (8001b60 <HAL_I2C_MspInit+0xd0>)
 8001b2a:	f000 fb6b 	bl	8002204 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60bb      	str	r3, [r7, #8]
 8001b32:	4b09      	ldr	r3, [pc, #36]	@ (8001b58 <HAL_I2C_MspInit+0xc8>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b36:	4a08      	ldr	r2, [pc, #32]	@ (8001b58 <HAL_I2C_MspInit+0xc8>)
 8001b38:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001b3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b3e:	4b06      	ldr	r3, [pc, #24]	@ (8001b58 <HAL_I2C_MspInit+0xc8>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001b4a:	bf00      	nop
 8001b4c:	3728      	adds	r7, #40	@ 0x28
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40005c00 	.word	0x40005c00
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40020800 	.word	0x40020800
 8001b60:	40020000 	.word	0x40020000

08001b64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a0e      	ldr	r2, [pc, #56]	@ (8001bac <HAL_TIM_Base_MspInit+0x48>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d115      	bne.n	8001ba2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x4c>)
 8001b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7e:	4a0c      	ldr	r2, [pc, #48]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x4c>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b86:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x4c>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2105      	movs	r1, #5
 8001b96:	201a      	movs	r0, #26
 8001b98:	f000 fb0a 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001b9c:	201a      	movs	r0, #26
 8001b9e:	f000 fb23 	bl	80021e8 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001ba2:	bf00      	nop
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40010000 	.word	0x40010000
 8001bb0:	40023800 	.word	0x40023800

08001bb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b088      	sub	sp, #32
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bbc:	f107 030c 	add.w	r3, r7, #12
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
 8001bca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a12      	ldr	r2, [pc, #72]	@ (8001c1c <HAL_TIM_MspPostInit+0x68>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d11e      	bne.n	8001c14 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60bb      	str	r3, [r7, #8]
 8001bda:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <HAL_TIM_MspPostInit+0x6c>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	4a10      	ldr	r2, [pc, #64]	@ (8001c20 <HAL_TIM_MspPostInit+0x6c>)
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001be6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c20 <HAL_TIM_MspPostInit+0x6c>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	60bb      	str	r3, [r7, #8]
 8001bf0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bf2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bf6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c00:	2302      	movs	r3, #2
 8001c02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c04:	2301      	movs	r3, #1
 8001c06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c08:	f107 030c 	add.w	r3, r7, #12
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4805      	ldr	r0, [pc, #20]	@ (8001c24 <HAL_TIM_MspPostInit+0x70>)
 8001c10:	f000 faf8 	bl	8002204 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c14:	bf00      	nop
 8001c16:	3720      	adds	r7, #32
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40010000 	.word	0x40010000
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40020000 	.word	0x40020000

08001c28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08a      	sub	sp, #40	@ 0x28
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 0314 	add.w	r3, r7, #20
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a19      	ldr	r2, [pc, #100]	@ (8001cac <HAL_UART_MspInit+0x84>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d12b      	bne.n	8001ca2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]
 8001c4e:	4b18      	ldr	r3, [pc, #96]	@ (8001cb0 <HAL_UART_MspInit+0x88>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c52:	4a17      	ldr	r2, [pc, #92]	@ (8001cb0 <HAL_UART_MspInit+0x88>)
 8001c54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c5a:	4b15      	ldr	r3, [pc, #84]	@ (8001cb0 <HAL_UART_MspInit+0x88>)
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <HAL_UART_MspInit+0x88>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	4a10      	ldr	r2, [pc, #64]	@ (8001cb0 <HAL_UART_MspInit+0x88>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c76:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb0 <HAL_UART_MspInit+0x88>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c82:	230c      	movs	r3, #12
 8001c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c86:	2302      	movs	r3, #2
 8001c88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c92:	2307      	movs	r3, #7
 8001c94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c96:	f107 0314 	add.w	r3, r7, #20
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4805      	ldr	r0, [pc, #20]	@ (8001cb4 <HAL_UART_MspInit+0x8c>)
 8001c9e:	f000 fab1 	bl	8002204 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001ca2:	bf00      	nop
 8001ca4:	3728      	adds	r7, #40	@ 0x28
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40004400 	.word	0x40004400
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40020000 	.word	0x40020000

08001cb8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08c      	sub	sp, #48	@ 0x30
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60bb      	str	r3, [r7, #8]
 8001ccc:	4b2e      	ldr	r3, [pc, #184]	@ (8001d88 <HAL_InitTick+0xd0>)
 8001cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd0:	4a2d      	ldr	r2, [pc, #180]	@ (8001d88 <HAL_InitTick+0xd0>)
 8001cd2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cd6:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d88 <HAL_InitTick+0xd0>)
 8001cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cdc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ce0:	60bb      	str	r3, [r7, #8]
 8001ce2:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ce4:	f107 020c 	add.w	r2, r7, #12
 8001ce8:	f107 0310 	add.w	r3, r7, #16
 8001cec:	4611      	mov	r1, r2
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f002 f878 	bl	8003de4 <HAL_RCC_GetClockConfig>
  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001cf4:	f002 f862 	bl	8003dbc <HAL_RCC_GetPCLK2Freq>
 8001cf8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cfc:	4a23      	ldr	r2, [pc, #140]	@ (8001d8c <HAL_InitTick+0xd4>)
 8001cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8001d02:	0c9b      	lsrs	r3, r3, #18
 8001d04:	3b01      	subs	r3, #1
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8001d08:	4b21      	ldr	r3, [pc, #132]	@ (8001d90 <HAL_InitTick+0xd8>)
 8001d0a:	4a22      	ldr	r2, [pc, #136]	@ (8001d94 <HAL_InitTick+0xdc>)
 8001d0c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8001d0e:	4b20      	ldr	r3, [pc, #128]	@ (8001d90 <HAL_InitTick+0xd8>)
 8001d10:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d14:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8001d16:	4a1e      	ldr	r2, [pc, #120]	@ (8001d90 <HAL_InitTick+0xd8>)
 8001d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1a:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8001d1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001d90 <HAL_InitTick+0xd8>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d22:	4b1b      	ldr	r3, [pc, #108]	@ (8001d90 <HAL_InitTick+0xd8>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d28:	4b19      	ldr	r3, [pc, #100]	@ (8001d90 <HAL_InitTick+0xd8>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8001d2e:	4818      	ldr	r0, [pc, #96]	@ (8001d90 <HAL_InitTick+0xd8>)
 8001d30:	f002 f88a 	bl	8003e48 <HAL_TIM_Base_Init>
 8001d34:	4603      	mov	r3, r0
 8001d36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001d3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d11b      	bne.n	8001d7a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8001d42:	4813      	ldr	r0, [pc, #76]	@ (8001d90 <HAL_InitTick+0xd8>)
 8001d44:	f002 f8d0 	bl	8003ee8 <HAL_TIM_Base_Start_IT>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001d4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d111      	bne.n	8001d7a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001d56:	201a      	movs	r0, #26
 8001d58:	f000 fa46 	bl	80021e8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2b0f      	cmp	r3, #15
 8001d60:	d808      	bhi.n	8001d74 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8001d62:	2200      	movs	r2, #0
 8001d64:	6879      	ldr	r1, [r7, #4]
 8001d66:	201a      	movs	r0, #26
 8001d68:	f000 fa22 	bl	80021b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d98 <HAL_InitTick+0xe0>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6013      	str	r3, [r2, #0]
 8001d72:	e002      	b.n	8001d7a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001d7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3730      	adds	r7, #48	@ 0x30
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	431bde83 	.word	0x431bde83
 8001d90:	200005c0 	.word	0x200005c0
 8001d94:	40014800 	.word	0x40014800
 8001d98:	20000004 	.word	0x20000004

08001d9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001da0:	bf00      	nop
 8001da2:	e7fd      	b.n	8001da0 <NMI_Handler+0x4>

08001da4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001da8:	bf00      	nop
 8001daa:	e7fd      	b.n	8001da8 <HardFault_Handler+0x4>

08001dac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <MemManage_Handler+0x4>

08001db4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001db8:	bf00      	nop
 8001dba:	e7fd      	b.n	8001db8 <BusFault_Handler+0x4>

08001dbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dc0:	bf00      	nop
 8001dc2:	e7fd      	b.n	8001dc0 <UsageFault_Handler+0x4>

08001dc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
	...

08001dd4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001dd8:	4803      	ldr	r0, [pc, #12]	@ (8001de8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8001dda:	f002 faf1 	bl	80043c0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8001dde:	4803      	ldr	r0, [pc, #12]	@ (8001dec <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8001de0:	f002 faee 	bl	80043c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001de4:	bf00      	nop
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	200004e8 	.word	0x200004e8
 8001dec:	200005c0 	.word	0x200005c0

08001df0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return 1;
 8001df4:	2301      	movs	r3, #1
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <_kill>:

int _kill(int pid, int sig)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e0a:	f006 f8f7 	bl	8007ffc <__errno>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2216      	movs	r2, #22
 8001e12:	601a      	str	r2, [r3, #0]
  return -1;
 8001e14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <_exit>:

void _exit (int status)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e28:	f04f 31ff 	mov.w	r1, #4294967295
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f7ff ffe7 	bl	8001e00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e32:	bf00      	nop
 8001e34:	e7fd      	b.n	8001e32 <_exit+0x12>

08001e36 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b086      	sub	sp, #24
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	60f8      	str	r0, [r7, #12]
 8001e3e:	60b9      	str	r1, [r7, #8]
 8001e40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e42:	2300      	movs	r3, #0
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	e00a      	b.n	8001e5e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e48:	f3af 8000 	nop.w
 8001e4c:	4601      	mov	r1, r0
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	1c5a      	adds	r2, r3, #1
 8001e52:	60ba      	str	r2, [r7, #8]
 8001e54:	b2ca      	uxtb	r2, r1
 8001e56:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	dbf0      	blt.n	8001e48 <_read+0x12>
  }

  return len;
 8001e66:	687b      	ldr	r3, [r7, #4]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3718      	adds	r7, #24
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e98:	605a      	str	r2, [r3, #4]
  return 0;
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <_isatty>:

int _isatty(int file)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001eb0:	2301      	movs	r3, #1
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b085      	sub	sp, #20
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	60f8      	str	r0, [r7, #12]
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ee0:	4a14      	ldr	r2, [pc, #80]	@ (8001f34 <_sbrk+0x5c>)
 8001ee2:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <_sbrk+0x60>)
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001eec:	4b13      	ldr	r3, [pc, #76]	@ (8001f3c <_sbrk+0x64>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d102      	bne.n	8001efa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ef4:	4b11      	ldr	r3, [pc, #68]	@ (8001f3c <_sbrk+0x64>)
 8001ef6:	4a12      	ldr	r2, [pc, #72]	@ (8001f40 <_sbrk+0x68>)
 8001ef8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001efa:	4b10      	ldr	r3, [pc, #64]	@ (8001f3c <_sbrk+0x64>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4413      	add	r3, r2
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d207      	bcs.n	8001f18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f08:	f006 f878 	bl	8007ffc <__errno>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	220c      	movs	r2, #12
 8001f10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f12:	f04f 33ff 	mov.w	r3, #4294967295
 8001f16:	e009      	b.n	8001f2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f18:	4b08      	ldr	r3, [pc, #32]	@ (8001f3c <_sbrk+0x64>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f1e:	4b07      	ldr	r3, [pc, #28]	@ (8001f3c <_sbrk+0x64>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4413      	add	r3, r2
 8001f26:	4a05      	ldr	r2, [pc, #20]	@ (8001f3c <_sbrk+0x64>)
 8001f28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	20018000 	.word	0x20018000
 8001f38:	00000400 	.word	0x00000400
 8001f3c:	20000608 	.word	0x20000608
 8001f40:	200044b0 	.word	0x200044b0

08001f44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f48:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <SystemInit+0x20>)
 8001f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f4e:	4a05      	ldr	r2, [pc, #20]	@ (8001f64 <SystemInit+0x20>)
 8001f50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fa0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f6c:	f7ff ffea 	bl	8001f44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f70:	480c      	ldr	r0, [pc, #48]	@ (8001fa4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f72:	490d      	ldr	r1, [pc, #52]	@ (8001fa8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f74:	4a0d      	ldr	r2, [pc, #52]	@ (8001fac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f78:	e002      	b.n	8001f80 <LoopCopyDataInit>

08001f7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7e:	3304      	adds	r3, #4

08001f80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f84:	d3f9      	bcc.n	8001f7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f86:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f88:	4c0a      	ldr	r4, [pc, #40]	@ (8001fb4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f8c:	e001      	b.n	8001f92 <LoopFillZerobss>

08001f8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f90:	3204      	adds	r2, #4

08001f92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f94:	d3fb      	bcc.n	8001f8e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001f96:	f006 f837 	bl	8008008 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f9a:	f7ff f8ab 	bl	80010f4 <main>
  bx  lr    
 8001f9e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fa0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001fa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001fac:	0800bb18 	.word	0x0800bb18
  ldr r2, =_sbss
 8001fb0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001fb4:	200044b0 	.word	0x200044b0

08001fb8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fb8:	e7fe      	b.n	8001fb8 <ADC_IRQHandler>
	...

08001fbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001ffc <HAL_Init+0x40>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ffc <HAL_Init+0x40>)
 8001fc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8001ffc <HAL_Init+0x40>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ffc <HAL_Init+0x40>)
 8001fd2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd8:	4b08      	ldr	r3, [pc, #32]	@ (8001ffc <HAL_Init+0x40>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a07      	ldr	r2, [pc, #28]	@ (8001ffc <HAL_Init+0x40>)
 8001fde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fe2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe4:	2003      	movs	r0, #3
 8001fe6:	f000 f8d8 	bl	800219a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fea:	2005      	movs	r0, #5
 8001fec:	f7ff fe64 	bl	8001cb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ff0:	f7ff fd22 	bl	8001a38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40023c00 	.word	0x40023c00

08002000 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002004:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <HAL_IncTick+0x20>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	461a      	mov	r2, r3
 800200a:	4b06      	ldr	r3, [pc, #24]	@ (8002024 <HAL_IncTick+0x24>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4413      	add	r3, r2
 8002010:	4a04      	ldr	r2, [pc, #16]	@ (8002024 <HAL_IncTick+0x24>)
 8002012:	6013      	str	r3, [r2, #0]
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	20000008 	.word	0x20000008
 8002024:	2000060c 	.word	0x2000060c

08002028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  return uwTick;
 800202c:	4b03      	ldr	r3, [pc, #12]	@ (800203c <HAL_GetTick+0x14>)
 800202e:	681b      	ldr	r3, [r3, #0]
}
 8002030:	4618      	mov	r0, r3
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	2000060c 	.word	0x2000060c

08002040 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002050:	4b0c      	ldr	r3, [pc, #48]	@ (8002084 <__NVIC_SetPriorityGrouping+0x44>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800205c:	4013      	ands	r3, r2
 800205e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002068:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800206c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002070:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002072:	4a04      	ldr	r2, [pc, #16]	@ (8002084 <__NVIC_SetPriorityGrouping+0x44>)
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	60d3      	str	r3, [r2, #12]
}
 8002078:	bf00      	nop
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr
 8002084:	e000ed00 	.word	0xe000ed00

08002088 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800208c:	4b04      	ldr	r3, [pc, #16]	@ (80020a0 <__NVIC_GetPriorityGrouping+0x18>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	0a1b      	lsrs	r3, r3, #8
 8002092:	f003 0307 	and.w	r3, r3, #7
}
 8002096:	4618      	mov	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	e000ed00 	.word	0xe000ed00

080020a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	db0b      	blt.n	80020ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	f003 021f 	and.w	r2, r3, #31
 80020bc:	4907      	ldr	r1, [pc, #28]	@ (80020dc <__NVIC_EnableIRQ+0x38>)
 80020be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c2:	095b      	lsrs	r3, r3, #5
 80020c4:	2001      	movs	r0, #1
 80020c6:	fa00 f202 	lsl.w	r2, r0, r2
 80020ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	e000e100 	.word	0xe000e100

080020e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	6039      	str	r1, [r7, #0]
 80020ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	db0a      	blt.n	800210a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	b2da      	uxtb	r2, r3
 80020f8:	490c      	ldr	r1, [pc, #48]	@ (800212c <__NVIC_SetPriority+0x4c>)
 80020fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fe:	0112      	lsls	r2, r2, #4
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	440b      	add	r3, r1
 8002104:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002108:	e00a      	b.n	8002120 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4908      	ldr	r1, [pc, #32]	@ (8002130 <__NVIC_SetPriority+0x50>)
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	3b04      	subs	r3, #4
 8002118:	0112      	lsls	r2, r2, #4
 800211a:	b2d2      	uxtb	r2, r2
 800211c:	440b      	add	r3, r1
 800211e:	761a      	strb	r2, [r3, #24]
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	e000e100 	.word	0xe000e100
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002134:	b480      	push	{r7}
 8002136:	b089      	sub	sp, #36	@ 0x24
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f1c3 0307 	rsb	r3, r3, #7
 800214e:	2b04      	cmp	r3, #4
 8002150:	bf28      	it	cs
 8002152:	2304      	movcs	r3, #4
 8002154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	3304      	adds	r3, #4
 800215a:	2b06      	cmp	r3, #6
 800215c:	d902      	bls.n	8002164 <NVIC_EncodePriority+0x30>
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	3b03      	subs	r3, #3
 8002162:	e000      	b.n	8002166 <NVIC_EncodePriority+0x32>
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002168:	f04f 32ff 	mov.w	r2, #4294967295
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43da      	mvns	r2, r3
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	401a      	ands	r2, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800217c:	f04f 31ff 	mov.w	r1, #4294967295
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	fa01 f303 	lsl.w	r3, r1, r3
 8002186:	43d9      	mvns	r1, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800218c:	4313      	orrs	r3, r2
         );
}
 800218e:	4618      	mov	r0, r3
 8002190:	3724      	adds	r7, #36	@ 0x24
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b082      	sub	sp, #8
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f7ff ff4c 	bl	8002040 <__NVIC_SetPriorityGrouping>
}
 80021a8:	bf00      	nop
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
 80021bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021be:	2300      	movs	r3, #0
 80021c0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021c2:	f7ff ff61 	bl	8002088 <__NVIC_GetPriorityGrouping>
 80021c6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	68b9      	ldr	r1, [r7, #8]
 80021cc:	6978      	ldr	r0, [r7, #20]
 80021ce:	f7ff ffb1 	bl	8002134 <NVIC_EncodePriority>
 80021d2:	4602      	mov	r2, r0
 80021d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021d8:	4611      	mov	r1, r2
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff ff80 	bl	80020e0 <__NVIC_SetPriority>
}
 80021e0:	bf00      	nop
 80021e2:	3718      	adds	r7, #24
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7ff ff54 	bl	80020a4 <__NVIC_EnableIRQ>
}
 80021fc:	bf00      	nop
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002204:	b480      	push	{r7}
 8002206:	b089      	sub	sp, #36	@ 0x24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800220e:	2300      	movs	r3, #0
 8002210:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002216:	2300      	movs	r3, #0
 8002218:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800221a:	2300      	movs	r3, #0
 800221c:	61fb      	str	r3, [r7, #28]
 800221e:	e159      	b.n	80024d4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002220:	2201      	movs	r2, #1
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	4013      	ands	r3, r2
 8002232:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	429a      	cmp	r2, r3
 800223a:	f040 8148 	bne.w	80024ce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f003 0303 	and.w	r3, r3, #3
 8002246:	2b01      	cmp	r3, #1
 8002248:	d005      	beq.n	8002256 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002252:	2b02      	cmp	r3, #2
 8002254:	d130      	bne.n	80022b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	2203      	movs	r2, #3
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	43db      	mvns	r3, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4013      	ands	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	68da      	ldr	r2, [r3, #12]
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	fa02 f303 	lsl.w	r3, r2, r3
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4313      	orrs	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800228c:	2201      	movs	r2, #1
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	43db      	mvns	r3, r3
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4013      	ands	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	091b      	lsrs	r3, r3, #4
 80022a2:	f003 0201 	and.w	r2, r3, #1
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 0303 	and.w	r3, r3, #3
 80022c0:	2b03      	cmp	r3, #3
 80022c2:	d017      	beq.n	80022f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	2203      	movs	r2, #3
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	43db      	mvns	r3, r3
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4013      	ands	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	69ba      	ldr	r2, [r7, #24]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f003 0303 	and.w	r3, r3, #3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d123      	bne.n	8002348 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	08da      	lsrs	r2, r3, #3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	3208      	adds	r2, #8
 8002308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800230c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	f003 0307 	and.w	r3, r3, #7
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	220f      	movs	r2, #15
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	43db      	mvns	r3, r3
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4013      	ands	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	691a      	ldr	r2, [r3, #16]
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	f003 0307 	and.w	r3, r3, #7
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4313      	orrs	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	08da      	lsrs	r2, r3, #3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	3208      	adds	r2, #8
 8002342:	69b9      	ldr	r1, [r7, #24]
 8002344:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	2203      	movs	r2, #3
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	43db      	mvns	r3, r3
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	4013      	ands	r3, r2
 800235e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f003 0203 	and.w	r2, r3, #3
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	fa02 f303 	lsl.w	r3, r2, r3
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	4313      	orrs	r3, r2
 8002374:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	69ba      	ldr	r2, [r7, #24]
 800237a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002384:	2b00      	cmp	r3, #0
 8002386:	f000 80a2 	beq.w	80024ce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	60fb      	str	r3, [r7, #12]
 800238e:	4b57      	ldr	r3, [pc, #348]	@ (80024ec <HAL_GPIO_Init+0x2e8>)
 8002390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002392:	4a56      	ldr	r2, [pc, #344]	@ (80024ec <HAL_GPIO_Init+0x2e8>)
 8002394:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002398:	6453      	str	r3, [r2, #68]	@ 0x44
 800239a:	4b54      	ldr	r3, [pc, #336]	@ (80024ec <HAL_GPIO_Init+0x2e8>)
 800239c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800239e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023a6:	4a52      	ldr	r2, [pc, #328]	@ (80024f0 <HAL_GPIO_Init+0x2ec>)
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	089b      	lsrs	r3, r3, #2
 80023ac:	3302      	adds	r3, #2
 80023ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	220f      	movs	r2, #15
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	43db      	mvns	r3, r3
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	4013      	ands	r3, r2
 80023c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a49      	ldr	r2, [pc, #292]	@ (80024f4 <HAL_GPIO_Init+0x2f0>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d019      	beq.n	8002406 <HAL_GPIO_Init+0x202>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a48      	ldr	r2, [pc, #288]	@ (80024f8 <HAL_GPIO_Init+0x2f4>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d013      	beq.n	8002402 <HAL_GPIO_Init+0x1fe>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a47      	ldr	r2, [pc, #284]	@ (80024fc <HAL_GPIO_Init+0x2f8>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d00d      	beq.n	80023fe <HAL_GPIO_Init+0x1fa>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a46      	ldr	r2, [pc, #280]	@ (8002500 <HAL_GPIO_Init+0x2fc>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d007      	beq.n	80023fa <HAL_GPIO_Init+0x1f6>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a45      	ldr	r2, [pc, #276]	@ (8002504 <HAL_GPIO_Init+0x300>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d101      	bne.n	80023f6 <HAL_GPIO_Init+0x1f2>
 80023f2:	2304      	movs	r3, #4
 80023f4:	e008      	b.n	8002408 <HAL_GPIO_Init+0x204>
 80023f6:	2307      	movs	r3, #7
 80023f8:	e006      	b.n	8002408 <HAL_GPIO_Init+0x204>
 80023fa:	2303      	movs	r3, #3
 80023fc:	e004      	b.n	8002408 <HAL_GPIO_Init+0x204>
 80023fe:	2302      	movs	r3, #2
 8002400:	e002      	b.n	8002408 <HAL_GPIO_Init+0x204>
 8002402:	2301      	movs	r3, #1
 8002404:	e000      	b.n	8002408 <HAL_GPIO_Init+0x204>
 8002406:	2300      	movs	r3, #0
 8002408:	69fa      	ldr	r2, [r7, #28]
 800240a:	f002 0203 	and.w	r2, r2, #3
 800240e:	0092      	lsls	r2, r2, #2
 8002410:	4093      	lsls	r3, r2
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4313      	orrs	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002418:	4935      	ldr	r1, [pc, #212]	@ (80024f0 <HAL_GPIO_Init+0x2ec>)
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	089b      	lsrs	r3, r3, #2
 800241e:	3302      	adds	r3, #2
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002426:	4b38      	ldr	r3, [pc, #224]	@ (8002508 <HAL_GPIO_Init+0x304>)
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	43db      	mvns	r3, r3
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	4013      	ands	r3, r2
 8002434:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	4313      	orrs	r3, r2
 8002448:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800244a:	4a2f      	ldr	r2, [pc, #188]	@ (8002508 <HAL_GPIO_Init+0x304>)
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002450:	4b2d      	ldr	r3, [pc, #180]	@ (8002508 <HAL_GPIO_Init+0x304>)
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	43db      	mvns	r3, r3
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	4013      	ands	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002474:	4a24      	ldr	r2, [pc, #144]	@ (8002508 <HAL_GPIO_Init+0x304>)
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800247a:	4b23      	ldr	r3, [pc, #140]	@ (8002508 <HAL_GPIO_Init+0x304>)
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	43db      	mvns	r3, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4013      	ands	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	4313      	orrs	r3, r2
 800249c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800249e:	4a1a      	ldr	r2, [pc, #104]	@ (8002508 <HAL_GPIO_Init+0x304>)
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024a4:	4b18      	ldr	r3, [pc, #96]	@ (8002508 <HAL_GPIO_Init+0x304>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	43db      	mvns	r3, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4013      	ands	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d003      	beq.n	80024c8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024c8:	4a0f      	ldr	r2, [pc, #60]	@ (8002508 <HAL_GPIO_Init+0x304>)
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	3301      	adds	r3, #1
 80024d2:	61fb      	str	r3, [r7, #28]
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	2b0f      	cmp	r3, #15
 80024d8:	f67f aea2 	bls.w	8002220 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024dc:	bf00      	nop
 80024de:	bf00      	nop
 80024e0:	3724      	adds	r7, #36	@ 0x24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	40023800 	.word	0x40023800
 80024f0:	40013800 	.word	0x40013800
 80024f4:	40020000 	.word	0x40020000
 80024f8:	40020400 	.word	0x40020400
 80024fc:	40020800 	.word	0x40020800
 8002500:	40020c00 	.word	0x40020c00
 8002504:	40021000 	.word	0x40021000
 8002508:	40013c00 	.word	0x40013c00

0800250c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	460b      	mov	r3, r1
 8002516:	807b      	strh	r3, [r7, #2]
 8002518:	4613      	mov	r3, r2
 800251a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800251c:	787b      	ldrb	r3, [r7, #1]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d003      	beq.n	800252a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002522:	887a      	ldrh	r2, [r7, #2]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002528:	e003      	b.n	8002532 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800252a:	887b      	ldrh	r3, [r7, #2]
 800252c:	041a      	lsls	r2, r3, #16
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	619a      	str	r2, [r3, #24]
}
 8002532:	bf00      	nop
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
	...

08002540 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e12b      	b.n	80027aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002558:	b2db      	uxtb	r3, r3
 800255a:	2b00      	cmp	r3, #0
 800255c:	d106      	bne.n	800256c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7ff fa92 	bl	8001a90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2224      	movs	r2, #36	@ 0x24
 8002570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 0201 	bic.w	r2, r2, #1
 8002582:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002592:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025a4:	f001 fbf6 	bl	8003d94 <HAL_RCC_GetPCLK1Freq>
 80025a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	4a81      	ldr	r2, [pc, #516]	@ (80027b4 <HAL_I2C_Init+0x274>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d807      	bhi.n	80025c4 <HAL_I2C_Init+0x84>
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4a80      	ldr	r2, [pc, #512]	@ (80027b8 <HAL_I2C_Init+0x278>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	bf94      	ite	ls
 80025bc:	2301      	movls	r3, #1
 80025be:	2300      	movhi	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	e006      	b.n	80025d2 <HAL_I2C_Init+0x92>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	4a7d      	ldr	r2, [pc, #500]	@ (80027bc <HAL_I2C_Init+0x27c>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	bf94      	ite	ls
 80025cc:	2301      	movls	r3, #1
 80025ce:	2300      	movhi	r3, #0
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e0e7      	b.n	80027aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	4a78      	ldr	r2, [pc, #480]	@ (80027c0 <HAL_I2C_Init+0x280>)
 80025de:	fba2 2303 	umull	r2, r3, r2, r3
 80025e2:	0c9b      	lsrs	r3, r3, #18
 80025e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68ba      	ldr	r2, [r7, #8]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	6a1b      	ldr	r3, [r3, #32]
 8002600:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	4a6a      	ldr	r2, [pc, #424]	@ (80027b4 <HAL_I2C_Init+0x274>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d802      	bhi.n	8002614 <HAL_I2C_Init+0xd4>
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	3301      	adds	r3, #1
 8002612:	e009      	b.n	8002628 <HAL_I2C_Init+0xe8>
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800261a:	fb02 f303 	mul.w	r3, r2, r3
 800261e:	4a69      	ldr	r2, [pc, #420]	@ (80027c4 <HAL_I2C_Init+0x284>)
 8002620:	fba2 2303 	umull	r2, r3, r2, r3
 8002624:	099b      	lsrs	r3, r3, #6
 8002626:	3301      	adds	r3, #1
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	430b      	orrs	r3, r1
 800262e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800263a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	495c      	ldr	r1, [pc, #368]	@ (80027b4 <HAL_I2C_Init+0x274>)
 8002644:	428b      	cmp	r3, r1
 8002646:	d819      	bhi.n	800267c <HAL_I2C_Init+0x13c>
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	1e59      	subs	r1, r3, #1
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	fbb1 f3f3 	udiv	r3, r1, r3
 8002656:	1c59      	adds	r1, r3, #1
 8002658:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800265c:	400b      	ands	r3, r1
 800265e:	2b00      	cmp	r3, #0
 8002660:	d00a      	beq.n	8002678 <HAL_I2C_Init+0x138>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	1e59      	subs	r1, r3, #1
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002670:	3301      	adds	r3, #1
 8002672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002676:	e051      	b.n	800271c <HAL_I2C_Init+0x1dc>
 8002678:	2304      	movs	r3, #4
 800267a:	e04f      	b.n	800271c <HAL_I2C_Init+0x1dc>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d111      	bne.n	80026a8 <HAL_I2C_Init+0x168>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	1e58      	subs	r0, r3, #1
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6859      	ldr	r1, [r3, #4]
 800268c:	460b      	mov	r3, r1
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	440b      	add	r3, r1
 8002692:	fbb0 f3f3 	udiv	r3, r0, r3
 8002696:	3301      	adds	r3, #1
 8002698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800269c:	2b00      	cmp	r3, #0
 800269e:	bf0c      	ite	eq
 80026a0:	2301      	moveq	r3, #1
 80026a2:	2300      	movne	r3, #0
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	e012      	b.n	80026ce <HAL_I2C_Init+0x18e>
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	1e58      	subs	r0, r3, #1
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6859      	ldr	r1, [r3, #4]
 80026b0:	460b      	mov	r3, r1
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	440b      	add	r3, r1
 80026b6:	0099      	lsls	r1, r3, #2
 80026b8:	440b      	add	r3, r1
 80026ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80026be:	3301      	adds	r3, #1
 80026c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	bf0c      	ite	eq
 80026c8:	2301      	moveq	r3, #1
 80026ca:	2300      	movne	r3, #0
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <HAL_I2C_Init+0x196>
 80026d2:	2301      	movs	r3, #1
 80026d4:	e022      	b.n	800271c <HAL_I2C_Init+0x1dc>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10e      	bne.n	80026fc <HAL_I2C_Init+0x1bc>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	1e58      	subs	r0, r3, #1
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6859      	ldr	r1, [r3, #4]
 80026e6:	460b      	mov	r3, r1
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	440b      	add	r3, r1
 80026ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80026f0:	3301      	adds	r3, #1
 80026f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026fa:	e00f      	b.n	800271c <HAL_I2C_Init+0x1dc>
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	1e58      	subs	r0, r3, #1
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6859      	ldr	r1, [r3, #4]
 8002704:	460b      	mov	r3, r1
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	440b      	add	r3, r1
 800270a:	0099      	lsls	r1, r3, #2
 800270c:	440b      	add	r3, r1
 800270e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002712:	3301      	adds	r3, #1
 8002714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002718:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800271c:	6879      	ldr	r1, [r7, #4]
 800271e:	6809      	ldr	r1, [r1, #0]
 8002720:	4313      	orrs	r3, r2
 8002722:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69da      	ldr	r2, [r3, #28]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	431a      	orrs	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	430a      	orrs	r2, r1
 800273e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800274a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	6911      	ldr	r1, [r2, #16]
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	68d2      	ldr	r2, [r2, #12]
 8002756:	4311      	orrs	r1, r2
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6812      	ldr	r2, [r2, #0]
 800275c:	430b      	orrs	r3, r1
 800275e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	695a      	ldr	r2, [r3, #20]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	431a      	orrs	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	430a      	orrs	r2, r1
 800277a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 0201 	orr.w	r2, r2, #1
 800278a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2220      	movs	r2, #32
 8002796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	000186a0 	.word	0x000186a0
 80027b8:	001e847f 	.word	0x001e847f
 80027bc:	003d08ff 	.word	0x003d08ff
 80027c0:	431bde83 	.word	0x431bde83
 80027c4:	10624dd3 	.word	0x10624dd3

080027c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b088      	sub	sp, #32
 80027cc:	af02      	add	r7, sp, #8
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	607a      	str	r2, [r7, #4]
 80027d2:	461a      	mov	r2, r3
 80027d4:	460b      	mov	r3, r1
 80027d6:	817b      	strh	r3, [r7, #10]
 80027d8:	4613      	mov	r3, r2
 80027da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027dc:	f7ff fc24 	bl	8002028 <HAL_GetTick>
 80027e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b20      	cmp	r3, #32
 80027ec:	f040 80e0 	bne.w	80029b0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	9300      	str	r3, [sp, #0]
 80027f4:	2319      	movs	r3, #25
 80027f6:	2201      	movs	r2, #1
 80027f8:	4970      	ldr	r1, [pc, #448]	@ (80029bc <HAL_I2C_Master_Transmit+0x1f4>)
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 fc64 	bl	80030c8 <I2C_WaitOnFlagUntilTimeout>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002806:	2302      	movs	r3, #2
 8002808:	e0d3      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002810:	2b01      	cmp	r3, #1
 8002812:	d101      	bne.n	8002818 <HAL_I2C_Master_Transmit+0x50>
 8002814:	2302      	movs	r3, #2
 8002816:	e0cc      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b01      	cmp	r3, #1
 800282c:	d007      	beq.n	800283e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f042 0201 	orr.w	r2, r2, #1
 800283c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800284c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2221      	movs	r2, #33	@ 0x21
 8002852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2210      	movs	r2, #16
 800285a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2200      	movs	r2, #0
 8002862:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	893a      	ldrh	r2, [r7, #8]
 800286e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002874:	b29a      	uxth	r2, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	4a50      	ldr	r2, [pc, #320]	@ (80029c0 <HAL_I2C_Master_Transmit+0x1f8>)
 800287e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002880:	8979      	ldrh	r1, [r7, #10]
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	6a3a      	ldr	r2, [r7, #32]
 8002886:	68f8      	ldr	r0, [r7, #12]
 8002888:	f000 face 	bl	8002e28 <I2C_MasterRequestWrite>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e08d      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002896:	2300      	movs	r3, #0
 8002898:	613b      	str	r3, [r7, #16]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	613b      	str	r3, [r7, #16]
 80028aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80028ac:	e066      	b.n	800297c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ae:	697a      	ldr	r2, [r7, #20]
 80028b0:	6a39      	ldr	r1, [r7, #32]
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f000 fd22 	bl	80032fc <I2C_WaitOnTXEFlagUntilTimeout>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00d      	beq.n	80028da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	d107      	bne.n	80028d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e06b      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028de:	781a      	ldrb	r2, [r3, #0]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	1c5a      	adds	r2, r3, #1
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	3b01      	subs	r3, #1
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002902:	3b01      	subs	r3, #1
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b04      	cmp	r3, #4
 8002916:	d11b      	bne.n	8002950 <HAL_I2C_Master_Transmit+0x188>
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800291c:	2b00      	cmp	r3, #0
 800291e:	d017      	beq.n	8002950 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002924:	781a      	ldrb	r2, [r3, #0]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002930:	1c5a      	adds	r2, r3, #1
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293a:	b29b      	uxth	r3, r3
 800293c:	3b01      	subs	r3, #1
 800293e:	b29a      	uxth	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002948:	3b01      	subs	r3, #1
 800294a:	b29a      	uxth	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002950:	697a      	ldr	r2, [r7, #20]
 8002952:	6a39      	ldr	r1, [r7, #32]
 8002954:	68f8      	ldr	r0, [r7, #12]
 8002956:	f000 fd19 	bl	800338c <I2C_WaitOnBTFFlagUntilTimeout>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d00d      	beq.n	800297c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002964:	2b04      	cmp	r3, #4
 8002966:	d107      	bne.n	8002978 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002976:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e01a      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002980:	2b00      	cmp	r3, #0
 8002982:	d194      	bne.n	80028ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002992:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2220      	movs	r2, #32
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029ac:	2300      	movs	r3, #0
 80029ae:	e000      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80029b0:	2302      	movs	r3, #2
  }
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3718      	adds	r7, #24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	00100002 	.word	0x00100002
 80029c0:	ffff0000 	.word	0xffff0000

080029c4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b08c      	sub	sp, #48	@ 0x30
 80029c8:	af02      	add	r7, sp, #8
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	607a      	str	r2, [r7, #4]
 80029ce:	461a      	mov	r2, r3
 80029d0:	460b      	mov	r3, r1
 80029d2:	817b      	strh	r3, [r7, #10]
 80029d4:	4613      	mov	r3, r2
 80029d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029d8:	f7ff fb26 	bl	8002028 <HAL_GetTick>
 80029dc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b20      	cmp	r3, #32
 80029e8:	f040 8217 	bne.w	8002e1a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	2319      	movs	r3, #25
 80029f2:	2201      	movs	r2, #1
 80029f4:	497c      	ldr	r1, [pc, #496]	@ (8002be8 <HAL_I2C_Master_Receive+0x224>)
 80029f6:	68f8      	ldr	r0, [r7, #12]
 80029f8:	f000 fb66 	bl	80030c8 <I2C_WaitOnFlagUntilTimeout>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002a02:	2302      	movs	r3, #2
 8002a04:	e20a      	b.n	8002e1c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d101      	bne.n	8002a14 <HAL_I2C_Master_Receive+0x50>
 8002a10:	2302      	movs	r3, #2
 8002a12:	e203      	b.n	8002e1c <HAL_I2C_Master_Receive+0x458>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d007      	beq.n	8002a3a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f042 0201 	orr.w	r2, r2, #1
 8002a38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a48:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2222      	movs	r2, #34	@ 0x22
 8002a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2210      	movs	r2, #16
 8002a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	893a      	ldrh	r2, [r7, #8]
 8002a6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	4a5c      	ldr	r2, [pc, #368]	@ (8002bec <HAL_I2C_Master_Receive+0x228>)
 8002a7a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a7c:	8979      	ldrh	r1, [r7, #10]
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a82:	68f8      	ldr	r0, [r7, #12]
 8002a84:	f000 fa52 	bl	8002f2c <I2C_MasterRequestRead>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e1c4      	b.n	8002e1c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d113      	bne.n	8002ac2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	623b      	str	r3, [r7, #32]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	695b      	ldr	r3, [r3, #20]
 8002aa4:	623b      	str	r3, [r7, #32]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	623b      	str	r3, [r7, #32]
 8002aae:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	e198      	b.n	8002df4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d11b      	bne.n	8002b02 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ad8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ada:	2300      	movs	r3, #0
 8002adc:	61fb      	str	r3, [r7, #28]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	695b      	ldr	r3, [r3, #20]
 8002ae4:	61fb      	str	r3, [r7, #28]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	61fb      	str	r3, [r7, #28]
 8002aee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	e178      	b.n	8002df4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d11b      	bne.n	8002b42 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b18:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b28:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	61bb      	str	r3, [r7, #24]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	695b      	ldr	r3, [r3, #20]
 8002b34:	61bb      	str	r3, [r7, #24]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	61bb      	str	r3, [r7, #24]
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	e158      	b.n	8002df4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b52:	2300      	movs	r3, #0
 8002b54:	617b      	str	r3, [r7, #20]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	695b      	ldr	r3, [r3, #20]
 8002b5c:	617b      	str	r3, [r7, #20]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002b68:	e144      	b.n	8002df4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b6e:	2b03      	cmp	r3, #3
 8002b70:	f200 80f1 	bhi.w	8002d56 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d123      	bne.n	8002bc4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b7e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b80:	68f8      	ldr	r0, [r7, #12]
 8002b82:	f000 fc4b 	bl	800341c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e145      	b.n	8002e1c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	691a      	ldr	r2, [r3, #16]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9a:	b2d2      	uxtb	r2, r2
 8002b9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba2:	1c5a      	adds	r2, r3, #1
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bac:	3b01      	subs	r3, #1
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	b29a      	uxth	r2, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002bc2:	e117      	b.n	8002df4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d14e      	bne.n	8002c6a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bce:	9300      	str	r3, [sp, #0]
 8002bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	4906      	ldr	r1, [pc, #24]	@ (8002bf0 <HAL_I2C_Master_Receive+0x22c>)
 8002bd6:	68f8      	ldr	r0, [r7, #12]
 8002bd8:	f000 fa76 	bl	80030c8 <I2C_WaitOnFlagUntilTimeout>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d008      	beq.n	8002bf4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e11a      	b.n	8002e1c <HAL_I2C_Master_Receive+0x458>
 8002be6:	bf00      	nop
 8002be8:	00100002 	.word	0x00100002
 8002bec:	ffff0000 	.word	0xffff0000
 8002bf0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	691a      	ldr	r2, [r3, #16]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0e:	b2d2      	uxtb	r2, r2
 8002c10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c16:	1c5a      	adds	r2, r3, #1
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c20:	3b01      	subs	r3, #1
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	691a      	ldr	r2, [r3, #16]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c40:	b2d2      	uxtb	r2, r2
 8002c42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c48:	1c5a      	adds	r2, r3, #1
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c52:	3b01      	subs	r3, #1
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	3b01      	subs	r3, #1
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c68:	e0c4      	b.n	8002df4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6c:	9300      	str	r3, [sp, #0]
 8002c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c70:	2200      	movs	r2, #0
 8002c72:	496c      	ldr	r1, [pc, #432]	@ (8002e24 <HAL_I2C_Master_Receive+0x460>)
 8002c74:	68f8      	ldr	r0, [r7, #12]
 8002c76:	f000 fa27 	bl	80030c8 <I2C_WaitOnFlagUntilTimeout>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e0cb      	b.n	8002e1c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	691a      	ldr	r2, [r3, #16]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9e:	b2d2      	uxtb	r2, r2
 8002ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca6:	1c5a      	adds	r2, r3, #1
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	b29a      	uxth	r2, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ccc:	2200      	movs	r2, #0
 8002cce:	4955      	ldr	r1, [pc, #340]	@ (8002e24 <HAL_I2C_Master_Receive+0x460>)
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	f000 f9f9 	bl	80030c8 <I2C_WaitOnFlagUntilTimeout>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e09d      	b.n	8002e1c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	691a      	ldr	r2, [r3, #16]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfa:	b2d2      	uxtb	r2, r2
 8002cfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d02:	1c5a      	adds	r2, r3, #1
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	691a      	ldr	r2, [r3, #16]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2c:	b2d2      	uxtb	r2, r2
 8002d2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d34:	1c5a      	adds	r2, r3, #1
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d54:	e04e      	b.n	8002df4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d58:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f000 fb5e 	bl	800341c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e058      	b.n	8002e1c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	691a      	ldr	r2, [r3, #16]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d74:	b2d2      	uxtb	r2, r2
 8002d76:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7c:	1c5a      	adds	r2, r3, #1
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	3b01      	subs	r3, #1
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	f003 0304 	and.w	r3, r3, #4
 8002da6:	2b04      	cmp	r3, #4
 8002da8:	d124      	bne.n	8002df4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dae:	2b03      	cmp	r3, #3
 8002db0:	d107      	bne.n	8002dc2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dc0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	691a      	ldr	r2, [r3, #16]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dcc:	b2d2      	uxtb	r2, r2
 8002dce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd4:	1c5a      	adds	r2, r3, #1
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dde:	3b01      	subs	r3, #1
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	3b01      	subs	r3, #1
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f47f aeb6 	bne.w	8002b6a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2220      	movs	r2, #32
 8002e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e16:	2300      	movs	r3, #0
 8002e18:	e000      	b.n	8002e1c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002e1a:	2302      	movs	r3, #2
  }
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3728      	adds	r7, #40	@ 0x28
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	00010004 	.word	0x00010004

08002e28 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b088      	sub	sp, #32
 8002e2c:	af02      	add	r7, sp, #8
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	607a      	str	r2, [r7, #4]
 8002e32:	603b      	str	r3, [r7, #0]
 8002e34:	460b      	mov	r3, r1
 8002e36:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	d006      	beq.n	8002e52 <I2C_MasterRequestWrite+0x2a>
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d003      	beq.n	8002e52 <I2C_MasterRequestWrite+0x2a>
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e50:	d108      	bne.n	8002e64 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	e00b      	b.n	8002e7c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e68:	2b12      	cmp	r3, #18
 8002e6a:	d107      	bne.n	8002e7c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e7a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	9300      	str	r3, [sp, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	f000 f91d 	bl	80030c8 <I2C_WaitOnFlagUntilTimeout>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00d      	beq.n	8002eb0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ea2:	d103      	bne.n	8002eac <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eaa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e035      	b.n	8002f1c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002eb8:	d108      	bne.n	8002ecc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002eba:	897b      	ldrh	r3, [r7, #10]
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ec8:	611a      	str	r2, [r3, #16]
 8002eca:	e01b      	b.n	8002f04 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ecc:	897b      	ldrh	r3, [r7, #10]
 8002ece:	11db      	asrs	r3, r3, #7
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	f003 0306 	and.w	r3, r3, #6
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	f063 030f 	orn	r3, r3, #15
 8002edc:	b2da      	uxtb	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	490e      	ldr	r1, [pc, #56]	@ (8002f24 <I2C_MasterRequestWrite+0xfc>)
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 f966 	bl	80031bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e010      	b.n	8002f1c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002efa:	897b      	ldrh	r3, [r7, #10]
 8002efc:	b2da      	uxtb	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	4907      	ldr	r1, [pc, #28]	@ (8002f28 <I2C_MasterRequestWrite+0x100>)
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 f956 	bl	80031bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e000      	b.n	8002f1c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3718      	adds	r7, #24
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	00010008 	.word	0x00010008
 8002f28:	00010002 	.word	0x00010002

08002f2c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b088      	sub	sp, #32
 8002f30:	af02      	add	r7, sp, #8
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	607a      	str	r2, [r7, #4]
 8002f36:	603b      	str	r3, [r7, #0]
 8002f38:	460b      	mov	r3, r1
 8002f3a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f40:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f50:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	2b08      	cmp	r3, #8
 8002f56:	d006      	beq.n	8002f66 <I2C_MasterRequestRead+0x3a>
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d003      	beq.n	8002f66 <I2C_MasterRequestRead+0x3a>
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f64:	d108      	bne.n	8002f78 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	e00b      	b.n	8002f90 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7c:	2b11      	cmp	r3, #17
 8002f7e:	d107      	bne.n	8002f90 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	9300      	str	r3, [sp, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 f893 	bl	80030c8 <I2C_WaitOnFlagUntilTimeout>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d00d      	beq.n	8002fc4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fb6:	d103      	bne.n	8002fc0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fbe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e079      	b.n	80030b8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fcc:	d108      	bne.n	8002fe0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002fce:	897b      	ldrh	r3, [r7, #10]
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	f043 0301 	orr.w	r3, r3, #1
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	611a      	str	r2, [r3, #16]
 8002fde:	e05f      	b.n	80030a0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002fe0:	897b      	ldrh	r3, [r7, #10]
 8002fe2:	11db      	asrs	r3, r3, #7
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	f003 0306 	and.w	r3, r3, #6
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	f063 030f 	orn	r3, r3, #15
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	4930      	ldr	r1, [pc, #192]	@ (80030c0 <I2C_MasterRequestRead+0x194>)
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f000 f8dc 	bl	80031bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d001      	beq.n	800300e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e054      	b.n	80030b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800300e:	897b      	ldrh	r3, [r7, #10]
 8003010:	b2da      	uxtb	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	4929      	ldr	r1, [pc, #164]	@ (80030c4 <I2C_MasterRequestRead+0x198>)
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f000 f8cc 	bl	80031bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e044      	b.n	80030b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800302e:	2300      	movs	r3, #0
 8003030:	613b      	str	r3, [r7, #16]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	695b      	ldr	r3, [r3, #20]
 8003038:	613b      	str	r3, [r7, #16]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	613b      	str	r3, [r7, #16]
 8003042:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003052:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	9300      	str	r3, [sp, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f000 f831 	bl	80030c8 <I2C_WaitOnFlagUntilTimeout>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d00d      	beq.n	8003088 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003076:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800307a:	d103      	bne.n	8003084 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003082:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e017      	b.n	80030b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003088:	897b      	ldrh	r3, [r7, #10]
 800308a:	11db      	asrs	r3, r3, #7
 800308c:	b2db      	uxtb	r3, r3
 800308e:	f003 0306 	and.w	r3, r3, #6
 8003092:	b2db      	uxtb	r3, r3
 8003094:	f063 030e 	orn	r3, r3, #14
 8003098:	b2da      	uxtb	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	4907      	ldr	r1, [pc, #28]	@ (80030c4 <I2C_MasterRequestRead+0x198>)
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	f000 f888 	bl	80031bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e000      	b.n	80030b8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80030b6:	2300      	movs	r3, #0
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3718      	adds	r7, #24
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	00010008 	.word	0x00010008
 80030c4:	00010002 	.word	0x00010002

080030c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	603b      	str	r3, [r7, #0]
 80030d4:	4613      	mov	r3, r2
 80030d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030d8:	e048      	b.n	800316c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030e0:	d044      	beq.n	800316c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030e2:	f7fe ffa1 	bl	8002028 <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d302      	bcc.n	80030f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d139      	bne.n	800316c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	0c1b      	lsrs	r3, r3, #16
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d10d      	bne.n	800311e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	695b      	ldr	r3, [r3, #20]
 8003108:	43da      	mvns	r2, r3
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	4013      	ands	r3, r2
 800310e:	b29b      	uxth	r3, r3
 8003110:	2b00      	cmp	r3, #0
 8003112:	bf0c      	ite	eq
 8003114:	2301      	moveq	r3, #1
 8003116:	2300      	movne	r3, #0
 8003118:	b2db      	uxtb	r3, r3
 800311a:	461a      	mov	r2, r3
 800311c:	e00c      	b.n	8003138 <I2C_WaitOnFlagUntilTimeout+0x70>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	43da      	mvns	r2, r3
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	4013      	ands	r3, r2
 800312a:	b29b      	uxth	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	bf0c      	ite	eq
 8003130:	2301      	moveq	r3, #1
 8003132:	2300      	movne	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	461a      	mov	r2, r3
 8003138:	79fb      	ldrb	r3, [r7, #7]
 800313a:	429a      	cmp	r2, r3
 800313c:	d116      	bne.n	800316c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2200      	movs	r2, #0
 8003142:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2220      	movs	r2, #32
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003158:	f043 0220 	orr.w	r2, r3, #32
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e023      	b.n	80031b4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	0c1b      	lsrs	r3, r3, #16
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b01      	cmp	r3, #1
 8003174:	d10d      	bne.n	8003192 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	695b      	ldr	r3, [r3, #20]
 800317c:	43da      	mvns	r2, r3
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	4013      	ands	r3, r2
 8003182:	b29b      	uxth	r3, r3
 8003184:	2b00      	cmp	r3, #0
 8003186:	bf0c      	ite	eq
 8003188:	2301      	moveq	r3, #1
 800318a:	2300      	movne	r3, #0
 800318c:	b2db      	uxtb	r3, r3
 800318e:	461a      	mov	r2, r3
 8003190:	e00c      	b.n	80031ac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	43da      	mvns	r2, r3
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	4013      	ands	r3, r2
 800319e:	b29b      	uxth	r3, r3
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	bf0c      	ite	eq
 80031a4:	2301      	moveq	r3, #1
 80031a6:	2300      	movne	r3, #0
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	461a      	mov	r2, r3
 80031ac:	79fb      	ldrb	r3, [r7, #7]
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d093      	beq.n	80030da <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	607a      	str	r2, [r7, #4]
 80031c8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031ca:	e071      	b.n	80032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031da:	d123      	bne.n	8003224 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2200      	movs	r2, #0
 80031fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2220      	movs	r2, #32
 8003200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003210:	f043 0204 	orr.w	r2, r3, #4
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e067      	b.n	80032f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800322a:	d041      	beq.n	80032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800322c:	f7fe fefc 	bl	8002028 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	429a      	cmp	r2, r3
 800323a:	d302      	bcc.n	8003242 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d136      	bne.n	80032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	0c1b      	lsrs	r3, r3, #16
 8003246:	b2db      	uxtb	r3, r3
 8003248:	2b01      	cmp	r3, #1
 800324a:	d10c      	bne.n	8003266 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	43da      	mvns	r2, r3
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	4013      	ands	r3, r2
 8003258:	b29b      	uxth	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	bf14      	ite	ne
 800325e:	2301      	movne	r3, #1
 8003260:	2300      	moveq	r3, #0
 8003262:	b2db      	uxtb	r3, r3
 8003264:	e00b      	b.n	800327e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	43da      	mvns	r2, r3
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	4013      	ands	r3, r2
 8003272:	b29b      	uxth	r3, r3
 8003274:	2b00      	cmp	r3, #0
 8003276:	bf14      	ite	ne
 8003278:	2301      	movne	r3, #1
 800327a:	2300      	moveq	r3, #0
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d016      	beq.n	80032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2220      	movs	r2, #32
 800328c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329c:	f043 0220 	orr.w	r2, r3, #32
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e021      	b.n	80032f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	0c1b      	lsrs	r3, r3, #16
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d10c      	bne.n	80032d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	695b      	ldr	r3, [r3, #20]
 80032c0:	43da      	mvns	r2, r3
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	4013      	ands	r3, r2
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	bf14      	ite	ne
 80032cc:	2301      	movne	r3, #1
 80032ce:	2300      	moveq	r3, #0
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	e00b      	b.n	80032ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	43da      	mvns	r2, r3
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	4013      	ands	r3, r2
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	bf14      	ite	ne
 80032e6:	2301      	movne	r3, #1
 80032e8:	2300      	moveq	r3, #0
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f47f af6d 	bne.w	80031cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003308:	e034      	b.n	8003374 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f000 f8e3 	bl	80034d6 <I2C_IsAcknowledgeFailed>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e034      	b.n	8003384 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003320:	d028      	beq.n	8003374 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003322:	f7fe fe81 	bl	8002028 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	68ba      	ldr	r2, [r7, #8]
 800332e:	429a      	cmp	r2, r3
 8003330:	d302      	bcc.n	8003338 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d11d      	bne.n	8003374 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003342:	2b80      	cmp	r3, #128	@ 0x80
 8003344:	d016      	beq.n	8003374 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2200      	movs	r2, #0
 800334a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2220      	movs	r2, #32
 8003350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2200      	movs	r2, #0
 8003358:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003360:	f043 0220 	orr.w	r2, r3, #32
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e007      	b.n	8003384 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800337e:	2b80      	cmp	r3, #128	@ 0x80
 8003380:	d1c3      	bne.n	800330a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003398:	e034      	b.n	8003404 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800339a:	68f8      	ldr	r0, [r7, #12]
 800339c:	f000 f89b 	bl	80034d6 <I2C_IsAcknowledgeFailed>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e034      	b.n	8003414 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b0:	d028      	beq.n	8003404 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033b2:	f7fe fe39 	bl	8002028 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	68ba      	ldr	r2, [r7, #8]
 80033be:	429a      	cmp	r2, r3
 80033c0:	d302      	bcc.n	80033c8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d11d      	bne.n	8003404 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	f003 0304 	and.w	r3, r3, #4
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d016      	beq.n	8003404 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2220      	movs	r2, #32
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f0:	f043 0220 	orr.w	r2, r3, #32
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e007      	b.n	8003414 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	695b      	ldr	r3, [r3, #20]
 800340a:	f003 0304 	and.w	r3, r3, #4
 800340e:	2b04      	cmp	r3, #4
 8003410:	d1c3      	bne.n	800339a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003428:	e049      	b.n	80034be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	695b      	ldr	r3, [r3, #20]
 8003430:	f003 0310 	and.w	r3, r3, #16
 8003434:	2b10      	cmp	r3, #16
 8003436:	d119      	bne.n	800346c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f06f 0210 	mvn.w	r2, #16
 8003440:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2220      	movs	r2, #32
 800344c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e030      	b.n	80034ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800346c:	f7fe fddc 	bl	8002028 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	68ba      	ldr	r2, [r7, #8]
 8003478:	429a      	cmp	r2, r3
 800347a:	d302      	bcc.n	8003482 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d11d      	bne.n	80034be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800348c:	2b40      	cmp	r3, #64	@ 0x40
 800348e:	d016      	beq.n	80034be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2220      	movs	r2, #32
 800349a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034aa:	f043 0220 	orr.w	r2, r3, #32
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e007      	b.n	80034ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034c8:	2b40      	cmp	r3, #64	@ 0x40
 80034ca:	d1ae      	bne.n	800342a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	695b      	ldr	r3, [r3, #20]
 80034e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ec:	d11b      	bne.n	8003526 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80034f6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2220      	movs	r2, #32
 8003502:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003512:	f043 0204 	orr.w	r2, r3, #4
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d101      	bne.n	8003546 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e267      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d075      	beq.n	800363e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003552:	4b88      	ldr	r3, [pc, #544]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f003 030c 	and.w	r3, r3, #12
 800355a:	2b04      	cmp	r3, #4
 800355c:	d00c      	beq.n	8003578 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800355e:	4b85      	ldr	r3, [pc, #532]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003566:	2b08      	cmp	r3, #8
 8003568:	d112      	bne.n	8003590 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800356a:	4b82      	ldr	r3, [pc, #520]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003572:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003576:	d10b      	bne.n	8003590 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003578:	4b7e      	ldr	r3, [pc, #504]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d05b      	beq.n	800363c <HAL_RCC_OscConfig+0x108>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d157      	bne.n	800363c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e242      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003598:	d106      	bne.n	80035a8 <HAL_RCC_OscConfig+0x74>
 800359a:	4b76      	ldr	r3, [pc, #472]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a75      	ldr	r2, [pc, #468]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80035a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035a4:	6013      	str	r3, [r2, #0]
 80035a6:	e01d      	b.n	80035e4 <HAL_RCC_OscConfig+0xb0>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035b0:	d10c      	bne.n	80035cc <HAL_RCC_OscConfig+0x98>
 80035b2:	4b70      	ldr	r3, [pc, #448]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a6f      	ldr	r2, [pc, #444]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80035b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035bc:	6013      	str	r3, [r2, #0]
 80035be:	4b6d      	ldr	r3, [pc, #436]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a6c      	ldr	r2, [pc, #432]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80035c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035c8:	6013      	str	r3, [r2, #0]
 80035ca:	e00b      	b.n	80035e4 <HAL_RCC_OscConfig+0xb0>
 80035cc:	4b69      	ldr	r3, [pc, #420]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a68      	ldr	r2, [pc, #416]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80035d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035d6:	6013      	str	r3, [r2, #0]
 80035d8:	4b66      	ldr	r3, [pc, #408]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a65      	ldr	r2, [pc, #404]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80035de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d013      	beq.n	8003614 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ec:	f7fe fd1c 	bl	8002028 <HAL_GetTick>
 80035f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035f2:	e008      	b.n	8003606 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035f4:	f7fe fd18 	bl	8002028 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	2b64      	cmp	r3, #100	@ 0x64
 8003600:	d901      	bls.n	8003606 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	e207      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003606:	4b5b      	ldr	r3, [pc, #364]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d0f0      	beq.n	80035f4 <HAL_RCC_OscConfig+0xc0>
 8003612:	e014      	b.n	800363e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003614:	f7fe fd08 	bl	8002028 <HAL_GetTick>
 8003618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800361a:	e008      	b.n	800362e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800361c:	f7fe fd04 	bl	8002028 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b64      	cmp	r3, #100	@ 0x64
 8003628:	d901      	bls.n	800362e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e1f3      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800362e:	4b51      	ldr	r3, [pc, #324]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1f0      	bne.n	800361c <HAL_RCC_OscConfig+0xe8>
 800363a:	e000      	b.n	800363e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800363c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	2b00      	cmp	r3, #0
 8003648:	d063      	beq.n	8003712 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800364a:	4b4a      	ldr	r3, [pc, #296]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f003 030c 	and.w	r3, r3, #12
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00b      	beq.n	800366e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003656:	4b47      	ldr	r3, [pc, #284]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800365e:	2b08      	cmp	r3, #8
 8003660:	d11c      	bne.n	800369c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003662:	4b44      	ldr	r3, [pc, #272]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d116      	bne.n	800369c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800366e:	4b41      	ldr	r3, [pc, #260]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d005      	beq.n	8003686 <HAL_RCC_OscConfig+0x152>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d001      	beq.n	8003686 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e1c7      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003686:	4b3b      	ldr	r3, [pc, #236]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	691b      	ldr	r3, [r3, #16]
 8003692:	00db      	lsls	r3, r3, #3
 8003694:	4937      	ldr	r1, [pc, #220]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 8003696:	4313      	orrs	r3, r2
 8003698:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800369a:	e03a      	b.n	8003712 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d020      	beq.n	80036e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036a4:	4b34      	ldr	r3, [pc, #208]	@ (8003778 <HAL_RCC_OscConfig+0x244>)
 80036a6:	2201      	movs	r2, #1
 80036a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036aa:	f7fe fcbd 	bl	8002028 <HAL_GetTick>
 80036ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036b0:	e008      	b.n	80036c4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036b2:	f7fe fcb9 	bl	8002028 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d901      	bls.n	80036c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e1a8      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036c4:	4b2b      	ldr	r3, [pc, #172]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0302 	and.w	r3, r3, #2
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d0f0      	beq.n	80036b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036d0:	4b28      	ldr	r3, [pc, #160]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	691b      	ldr	r3, [r3, #16]
 80036dc:	00db      	lsls	r3, r3, #3
 80036de:	4925      	ldr	r1, [pc, #148]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	600b      	str	r3, [r1, #0]
 80036e4:	e015      	b.n	8003712 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036e6:	4b24      	ldr	r3, [pc, #144]	@ (8003778 <HAL_RCC_OscConfig+0x244>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ec:	f7fe fc9c 	bl	8002028 <HAL_GetTick>
 80036f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036f2:	e008      	b.n	8003706 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036f4:	f7fe fc98 	bl	8002028 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d901      	bls.n	8003706 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e187      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003706:	4b1b      	ldr	r3, [pc, #108]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d1f0      	bne.n	80036f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0308 	and.w	r3, r3, #8
 800371a:	2b00      	cmp	r3, #0
 800371c:	d036      	beq.n	800378c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d016      	beq.n	8003754 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003726:	4b15      	ldr	r3, [pc, #84]	@ (800377c <HAL_RCC_OscConfig+0x248>)
 8003728:	2201      	movs	r2, #1
 800372a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800372c:	f7fe fc7c 	bl	8002028 <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003734:	f7fe fc78 	bl	8002028 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e167      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003746:	4b0b      	ldr	r3, [pc, #44]	@ (8003774 <HAL_RCC_OscConfig+0x240>)
 8003748:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800374a:	f003 0302 	and.w	r3, r3, #2
 800374e:	2b00      	cmp	r3, #0
 8003750:	d0f0      	beq.n	8003734 <HAL_RCC_OscConfig+0x200>
 8003752:	e01b      	b.n	800378c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003754:	4b09      	ldr	r3, [pc, #36]	@ (800377c <HAL_RCC_OscConfig+0x248>)
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800375a:	f7fe fc65 	bl	8002028 <HAL_GetTick>
 800375e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003760:	e00e      	b.n	8003780 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003762:	f7fe fc61 	bl	8002028 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	2b02      	cmp	r3, #2
 800376e:	d907      	bls.n	8003780 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	e150      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
 8003774:	40023800 	.word	0x40023800
 8003778:	42470000 	.word	0x42470000
 800377c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003780:	4b88      	ldr	r3, [pc, #544]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003782:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1ea      	bne.n	8003762 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0304 	and.w	r3, r3, #4
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 8097 	beq.w	80038c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800379a:	2300      	movs	r3, #0
 800379c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800379e:	4b81      	ldr	r3, [pc, #516]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 80037a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10f      	bne.n	80037ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037aa:	2300      	movs	r3, #0
 80037ac:	60bb      	str	r3, [r7, #8]
 80037ae:	4b7d      	ldr	r3, [pc, #500]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 80037b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b2:	4a7c      	ldr	r2, [pc, #496]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 80037b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80037ba:	4b7a      	ldr	r3, [pc, #488]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 80037bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037c2:	60bb      	str	r3, [r7, #8]
 80037c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037c6:	2301      	movs	r3, #1
 80037c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ca:	4b77      	ldr	r3, [pc, #476]	@ (80039a8 <HAL_RCC_OscConfig+0x474>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d118      	bne.n	8003808 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037d6:	4b74      	ldr	r3, [pc, #464]	@ (80039a8 <HAL_RCC_OscConfig+0x474>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a73      	ldr	r2, [pc, #460]	@ (80039a8 <HAL_RCC_OscConfig+0x474>)
 80037dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037e2:	f7fe fc21 	bl	8002028 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ea:	f7fe fc1d 	bl	8002028 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e10c      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037fc:	4b6a      	ldr	r3, [pc, #424]	@ (80039a8 <HAL_RCC_OscConfig+0x474>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0f0      	beq.n	80037ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	2b01      	cmp	r3, #1
 800380e:	d106      	bne.n	800381e <HAL_RCC_OscConfig+0x2ea>
 8003810:	4b64      	ldr	r3, [pc, #400]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003814:	4a63      	ldr	r2, [pc, #396]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003816:	f043 0301 	orr.w	r3, r3, #1
 800381a:	6713      	str	r3, [r2, #112]	@ 0x70
 800381c:	e01c      	b.n	8003858 <HAL_RCC_OscConfig+0x324>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b05      	cmp	r3, #5
 8003824:	d10c      	bne.n	8003840 <HAL_RCC_OscConfig+0x30c>
 8003826:	4b5f      	ldr	r3, [pc, #380]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800382a:	4a5e      	ldr	r2, [pc, #376]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 800382c:	f043 0304 	orr.w	r3, r3, #4
 8003830:	6713      	str	r3, [r2, #112]	@ 0x70
 8003832:	4b5c      	ldr	r3, [pc, #368]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003836:	4a5b      	ldr	r2, [pc, #364]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003838:	f043 0301 	orr.w	r3, r3, #1
 800383c:	6713      	str	r3, [r2, #112]	@ 0x70
 800383e:	e00b      	b.n	8003858 <HAL_RCC_OscConfig+0x324>
 8003840:	4b58      	ldr	r3, [pc, #352]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003844:	4a57      	ldr	r2, [pc, #348]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003846:	f023 0301 	bic.w	r3, r3, #1
 800384a:	6713      	str	r3, [r2, #112]	@ 0x70
 800384c:	4b55      	ldr	r3, [pc, #340]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 800384e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003850:	4a54      	ldr	r2, [pc, #336]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003852:	f023 0304 	bic.w	r3, r3, #4
 8003856:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d015      	beq.n	800388c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003860:	f7fe fbe2 	bl	8002028 <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003866:	e00a      	b.n	800387e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003868:	f7fe fbde 	bl	8002028 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003876:	4293      	cmp	r3, r2
 8003878:	d901      	bls.n	800387e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e0cb      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800387e:	4b49      	ldr	r3, [pc, #292]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	2b00      	cmp	r3, #0
 8003888:	d0ee      	beq.n	8003868 <HAL_RCC_OscConfig+0x334>
 800388a:	e014      	b.n	80038b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800388c:	f7fe fbcc 	bl	8002028 <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003892:	e00a      	b.n	80038aa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003894:	f7fe fbc8 	bl	8002028 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e0b5      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038aa:	4b3e      	ldr	r3, [pc, #248]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 80038ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1ee      	bne.n	8003894 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038b6:	7dfb      	ldrb	r3, [r7, #23]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d105      	bne.n	80038c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038bc:	4b39      	ldr	r3, [pc, #228]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 80038be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c0:	4a38      	ldr	r2, [pc, #224]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 80038c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	f000 80a1 	beq.w	8003a14 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038d2:	4b34      	ldr	r3, [pc, #208]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f003 030c 	and.w	r3, r3, #12
 80038da:	2b08      	cmp	r3, #8
 80038dc:	d05c      	beq.n	8003998 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d141      	bne.n	800396a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038e6:	4b31      	ldr	r3, [pc, #196]	@ (80039ac <HAL_RCC_OscConfig+0x478>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ec:	f7fe fb9c 	bl	8002028 <HAL_GetTick>
 80038f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038f4:	f7fe fb98 	bl	8002028 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e087      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003906:	4b27      	ldr	r3, [pc, #156]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d1f0      	bne.n	80038f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	69da      	ldr	r2, [r3, #28]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	431a      	orrs	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003920:	019b      	lsls	r3, r3, #6
 8003922:	431a      	orrs	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003928:	085b      	lsrs	r3, r3, #1
 800392a:	3b01      	subs	r3, #1
 800392c:	041b      	lsls	r3, r3, #16
 800392e:	431a      	orrs	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003934:	061b      	lsls	r3, r3, #24
 8003936:	491b      	ldr	r1, [pc, #108]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 8003938:	4313      	orrs	r3, r2
 800393a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800393c:	4b1b      	ldr	r3, [pc, #108]	@ (80039ac <HAL_RCC_OscConfig+0x478>)
 800393e:	2201      	movs	r2, #1
 8003940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003942:	f7fe fb71 	bl	8002028 <HAL_GetTick>
 8003946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800394a:	f7fe fb6d 	bl	8002028 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e05c      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800395c:	4b11      	ldr	r3, [pc, #68]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d0f0      	beq.n	800394a <HAL_RCC_OscConfig+0x416>
 8003968:	e054      	b.n	8003a14 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800396a:	4b10      	ldr	r3, [pc, #64]	@ (80039ac <HAL_RCC_OscConfig+0x478>)
 800396c:	2200      	movs	r2, #0
 800396e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003970:	f7fe fb5a 	bl	8002028 <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003976:	e008      	b.n	800398a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003978:	f7fe fb56 	bl	8002028 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d901      	bls.n	800398a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e045      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800398a:	4b06      	ldr	r3, [pc, #24]	@ (80039a4 <HAL_RCC_OscConfig+0x470>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1f0      	bne.n	8003978 <HAL_RCC_OscConfig+0x444>
 8003996:	e03d      	b.n	8003a14 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d107      	bne.n	80039b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e038      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
 80039a4:	40023800 	.word	0x40023800
 80039a8:	40007000 	.word	0x40007000
 80039ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80039b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a20 <HAL_RCC_OscConfig+0x4ec>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d028      	beq.n	8003a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d121      	bne.n	8003a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d11a      	bne.n	8003a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80039e0:	4013      	ands	r3, r2
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80039e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d111      	bne.n	8003a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f6:	085b      	lsrs	r3, r3, #1
 80039f8:	3b01      	subs	r3, #1
 80039fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d107      	bne.n	8003a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d001      	beq.n	8003a14 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e000      	b.n	8003a16 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3718      	adds	r7, #24
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	40023800 	.word	0x40023800

08003a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d101      	bne.n	8003a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e0cc      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a38:	4b68      	ldr	r3, [pc, #416]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0307 	and.w	r3, r3, #7
 8003a40:	683a      	ldr	r2, [r7, #0]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d90c      	bls.n	8003a60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a46:	4b65      	ldr	r3, [pc, #404]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	b2d2      	uxtb	r2, r2
 8003a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a4e:	4b63      	ldr	r3, [pc, #396]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0307 	and.w	r3, r3, #7
 8003a56:	683a      	ldr	r2, [r7, #0]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d001      	beq.n	8003a60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e0b8      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d020      	beq.n	8003aae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d005      	beq.n	8003a84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a78:	4b59      	ldr	r3, [pc, #356]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	4a58      	ldr	r2, [pc, #352]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0308 	and.w	r3, r3, #8
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d005      	beq.n	8003a9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a90:	4b53      	ldr	r3, [pc, #332]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	4a52      	ldr	r2, [pc, #328]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a96:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a9c:	4b50      	ldr	r3, [pc, #320]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	494d      	ldr	r1, [pc, #308]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d044      	beq.n	8003b44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d107      	bne.n	8003ad2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ac2:	4b47      	ldr	r3, [pc, #284]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d119      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e07f      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d003      	beq.n	8003ae2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ade:	2b03      	cmp	r3, #3
 8003ae0:	d107      	bne.n	8003af2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ae2:	4b3f      	ldr	r3, [pc, #252]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d109      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e06f      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af2:	4b3b      	ldr	r3, [pc, #236]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e067      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b02:	4b37      	ldr	r3, [pc, #220]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f023 0203 	bic.w	r2, r3, #3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	4934      	ldr	r1, [pc, #208]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b14:	f7fe fa88 	bl	8002028 <HAL_GetTick>
 8003b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b1a:	e00a      	b.n	8003b32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b1c:	f7fe fa84 	bl	8002028 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e04f      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b32:	4b2b      	ldr	r3, [pc, #172]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 020c 	and.w	r2, r3, #12
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d1eb      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b44:	4b25      	ldr	r3, [pc, #148]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0307 	and.w	r3, r3, #7
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d20c      	bcs.n	8003b6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b52:	4b22      	ldr	r3, [pc, #136]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	b2d2      	uxtb	r2, r2
 8003b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b5a:	4b20      	ldr	r3, [pc, #128]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0307 	and.w	r3, r3, #7
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d001      	beq.n	8003b6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e032      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0304 	and.w	r3, r3, #4
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d008      	beq.n	8003b8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b78:	4b19      	ldr	r3, [pc, #100]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	4916      	ldr	r1, [pc, #88]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0308 	and.w	r3, r3, #8
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d009      	beq.n	8003baa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b96:	4b12      	ldr	r3, [pc, #72]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	00db      	lsls	r3, r3, #3
 8003ba4:	490e      	ldr	r1, [pc, #56]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003baa:	f000 f821 	bl	8003bf0 <HAL_RCC_GetSysClockFreq>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	091b      	lsrs	r3, r3, #4
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	490a      	ldr	r1, [pc, #40]	@ (8003be4 <HAL_RCC_ClockConfig+0x1c0>)
 8003bbc:	5ccb      	ldrb	r3, [r1, r3]
 8003bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8003bc2:	4a09      	ldr	r2, [pc, #36]	@ (8003be8 <HAL_RCC_ClockConfig+0x1c4>)
 8003bc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003bc6:	4b09      	ldr	r3, [pc, #36]	@ (8003bec <HAL_RCC_ClockConfig+0x1c8>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fe f874 	bl	8001cb8 <HAL_InitTick>

  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3710      	adds	r7, #16
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	40023c00 	.word	0x40023c00
 8003be0:	40023800 	.word	0x40023800
 8003be4:	0800b6c4 	.word	0x0800b6c4
 8003be8:	20000000 	.word	0x20000000
 8003bec:	20000004 	.word	0x20000004

08003bf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bf4:	b090      	sub	sp, #64	@ 0x40
 8003bf6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003c00:	2300      	movs	r3, #0
 8003c02:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003c04:	2300      	movs	r3, #0
 8003c06:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c08:	4b59      	ldr	r3, [pc, #356]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f003 030c 	and.w	r3, r3, #12
 8003c10:	2b08      	cmp	r3, #8
 8003c12:	d00d      	beq.n	8003c30 <HAL_RCC_GetSysClockFreq+0x40>
 8003c14:	2b08      	cmp	r3, #8
 8003c16:	f200 80a1 	bhi.w	8003d5c <HAL_RCC_GetSysClockFreq+0x16c>
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d002      	beq.n	8003c24 <HAL_RCC_GetSysClockFreq+0x34>
 8003c1e:	2b04      	cmp	r3, #4
 8003c20:	d003      	beq.n	8003c2a <HAL_RCC_GetSysClockFreq+0x3a>
 8003c22:	e09b      	b.n	8003d5c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c24:	4b53      	ldr	r3, [pc, #332]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x184>)
 8003c26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c28:	e09b      	b.n	8003d62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c2a:	4b53      	ldr	r3, [pc, #332]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x188>)
 8003c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c2e:	e098      	b.n	8003d62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c30:	4b4f      	ldr	r3, [pc, #316]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c38:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c3a:	4b4d      	ldr	r3, [pc, #308]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d028      	beq.n	8003c98 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c46:	4b4a      	ldr	r3, [pc, #296]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	099b      	lsrs	r3, r3, #6
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	623b      	str	r3, [r7, #32]
 8003c50:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c52:	6a3b      	ldr	r3, [r7, #32]
 8003c54:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003c58:	2100      	movs	r1, #0
 8003c5a:	4b47      	ldr	r3, [pc, #284]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x188>)
 8003c5c:	fb03 f201 	mul.w	r2, r3, r1
 8003c60:	2300      	movs	r3, #0
 8003c62:	fb00 f303 	mul.w	r3, r0, r3
 8003c66:	4413      	add	r3, r2
 8003c68:	4a43      	ldr	r2, [pc, #268]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x188>)
 8003c6a:	fba0 1202 	umull	r1, r2, r0, r2
 8003c6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c70:	460a      	mov	r2, r1
 8003c72:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003c74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c76:	4413      	add	r3, r2
 8003c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	61bb      	str	r3, [r7, #24]
 8003c80:	61fa      	str	r2, [r7, #28]
 8003c82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c86:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003c8a:	f7fd f805 	bl	8000c98 <__aeabi_uldivmod>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	460b      	mov	r3, r1
 8003c92:	4613      	mov	r3, r2
 8003c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c96:	e053      	b.n	8003d40 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c98:	4b35      	ldr	r3, [pc, #212]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	099b      	lsrs	r3, r3, #6
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	613b      	str	r3, [r7, #16]
 8003ca2:	617a      	str	r2, [r7, #20]
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003caa:	f04f 0b00 	mov.w	fp, #0
 8003cae:	4652      	mov	r2, sl
 8003cb0:	465b      	mov	r3, fp
 8003cb2:	f04f 0000 	mov.w	r0, #0
 8003cb6:	f04f 0100 	mov.w	r1, #0
 8003cba:	0159      	lsls	r1, r3, #5
 8003cbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cc0:	0150      	lsls	r0, r2, #5
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	ebb2 080a 	subs.w	r8, r2, sl
 8003cca:	eb63 090b 	sbc.w	r9, r3, fp
 8003cce:	f04f 0200 	mov.w	r2, #0
 8003cd2:	f04f 0300 	mov.w	r3, #0
 8003cd6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003cda:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003cde:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003ce2:	ebb2 0408 	subs.w	r4, r2, r8
 8003ce6:	eb63 0509 	sbc.w	r5, r3, r9
 8003cea:	f04f 0200 	mov.w	r2, #0
 8003cee:	f04f 0300 	mov.w	r3, #0
 8003cf2:	00eb      	lsls	r3, r5, #3
 8003cf4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cf8:	00e2      	lsls	r2, r4, #3
 8003cfa:	4614      	mov	r4, r2
 8003cfc:	461d      	mov	r5, r3
 8003cfe:	eb14 030a 	adds.w	r3, r4, sl
 8003d02:	603b      	str	r3, [r7, #0]
 8003d04:	eb45 030b 	adc.w	r3, r5, fp
 8003d08:	607b      	str	r3, [r7, #4]
 8003d0a:	f04f 0200 	mov.w	r2, #0
 8003d0e:	f04f 0300 	mov.w	r3, #0
 8003d12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d16:	4629      	mov	r1, r5
 8003d18:	028b      	lsls	r3, r1, #10
 8003d1a:	4621      	mov	r1, r4
 8003d1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d20:	4621      	mov	r1, r4
 8003d22:	028a      	lsls	r2, r1, #10
 8003d24:	4610      	mov	r0, r2
 8003d26:	4619      	mov	r1, r3
 8003d28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	60bb      	str	r3, [r7, #8]
 8003d2e:	60fa      	str	r2, [r7, #12]
 8003d30:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d34:	f7fc ffb0 	bl	8000c98 <__aeabi_uldivmod>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d40:	4b0b      	ldr	r3, [pc, #44]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	0c1b      	lsrs	r3, r3, #16
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003d50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d58:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d5a:	e002      	b.n	8003d62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d5c:	4b05      	ldr	r3, [pc, #20]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3740      	adds	r7, #64	@ 0x40
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d6e:	bf00      	nop
 8003d70:	40023800 	.word	0x40023800
 8003d74:	00f42400 	.word	0x00f42400
 8003d78:	017d7840 	.word	0x017d7840

08003d7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d80:	4b03      	ldr	r3, [pc, #12]	@ (8003d90 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d82:	681b      	ldr	r3, [r3, #0]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	20000000 	.word	0x20000000

08003d94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d98:	f7ff fff0 	bl	8003d7c <HAL_RCC_GetHCLKFreq>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	4b05      	ldr	r3, [pc, #20]	@ (8003db4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	0a9b      	lsrs	r3, r3, #10
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	4903      	ldr	r1, [pc, #12]	@ (8003db8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003daa:	5ccb      	ldrb	r3, [r1, r3]
 8003dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	40023800 	.word	0x40023800
 8003db8:	0800b6d4 	.word	0x0800b6d4

08003dbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003dc0:	f7ff ffdc 	bl	8003d7c <HAL_RCC_GetHCLKFreq>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	4b05      	ldr	r3, [pc, #20]	@ (8003ddc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	0b5b      	lsrs	r3, r3, #13
 8003dcc:	f003 0307 	and.w	r3, r3, #7
 8003dd0:	4903      	ldr	r1, [pc, #12]	@ (8003de0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dd2:	5ccb      	ldrb	r3, [r1, r3]
 8003dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	40023800 	.word	0x40023800
 8003de0:	0800b6d4 	.word	0x0800b6d4

08003de4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	220f      	movs	r2, #15
 8003df2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003df4:	4b12      	ldr	r3, [pc, #72]	@ (8003e40 <HAL_RCC_GetClockConfig+0x5c>)
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f003 0203 	and.w	r2, r3, #3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e00:	4b0f      	ldr	r3, [pc, #60]	@ (8003e40 <HAL_RCC_GetClockConfig+0x5c>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e40 <HAL_RCC_GetClockConfig+0x5c>)
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003e18:	4b09      	ldr	r3, [pc, #36]	@ (8003e40 <HAL_RCC_GetClockConfig+0x5c>)
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	08db      	lsrs	r3, r3, #3
 8003e1e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003e26:	4b07      	ldr	r3, [pc, #28]	@ (8003e44 <HAL_RCC_GetClockConfig+0x60>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0207 	and.w	r2, r3, #7
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	601a      	str	r2, [r3, #0]
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	40023800 	.word	0x40023800
 8003e44:	40023c00 	.word	0x40023c00

08003e48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e041      	b.n	8003ede <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d106      	bne.n	8003e74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7fd fe78 	bl	8001b64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	3304      	adds	r3, #4
 8003e84:	4619      	mov	r1, r3
 8003e86:	4610      	mov	r0, r2
 8003e88:	f000 fd3c 	bl	8004904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
	...

08003ee8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d001      	beq.n	8003f00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e044      	b.n	8003f8a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2202      	movs	r2, #2
 8003f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68da      	ldr	r2, [r3, #12]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f042 0201 	orr.w	r2, r2, #1
 8003f16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a1e      	ldr	r2, [pc, #120]	@ (8003f98 <HAL_TIM_Base_Start_IT+0xb0>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d018      	beq.n	8003f54 <HAL_TIM_Base_Start_IT+0x6c>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f2a:	d013      	beq.n	8003f54 <HAL_TIM_Base_Start_IT+0x6c>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a1a      	ldr	r2, [pc, #104]	@ (8003f9c <HAL_TIM_Base_Start_IT+0xb4>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d00e      	beq.n	8003f54 <HAL_TIM_Base_Start_IT+0x6c>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a19      	ldr	r2, [pc, #100]	@ (8003fa0 <HAL_TIM_Base_Start_IT+0xb8>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d009      	beq.n	8003f54 <HAL_TIM_Base_Start_IT+0x6c>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a17      	ldr	r2, [pc, #92]	@ (8003fa4 <HAL_TIM_Base_Start_IT+0xbc>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d004      	beq.n	8003f54 <HAL_TIM_Base_Start_IT+0x6c>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a16      	ldr	r2, [pc, #88]	@ (8003fa8 <HAL_TIM_Base_Start_IT+0xc0>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d111      	bne.n	8003f78 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b06      	cmp	r3, #6
 8003f64:	d010      	beq.n	8003f88 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f042 0201 	orr.w	r2, r2, #1
 8003f74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f76:	e007      	b.n	8003f88 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f042 0201 	orr.w	r2, r2, #1
 8003f86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3714      	adds	r7, #20
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40010000 	.word	0x40010000
 8003f9c:	40000400 	.word	0x40000400
 8003fa0:	40000800 	.word	0x40000800
 8003fa4:	40000c00 	.word	0x40000c00
 8003fa8:	40014000 	.word	0x40014000

08003fac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d101      	bne.n	8003fbe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e041      	b.n	8004042 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d106      	bne.n	8003fd8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 f839 	bl	800404a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2202      	movs	r2, #2
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	3304      	adds	r3, #4
 8003fe8:	4619      	mov	r1, r3
 8003fea:	4610      	mov	r0, r2
 8003fec:	f000 fc8a 	bl	8004904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3708      	adds	r7, #8
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800404a:	b480      	push	{r7}
 800404c:	b083      	sub	sp, #12
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004052:	bf00      	nop
 8004054:	370c      	adds	r7, #12
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
	...

08004060 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800406a:	2300      	movs	r3, #0
 800406c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d109      	bne.n	8004088 <HAL_TIM_PWM_Start_IT+0x28>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800407a:	b2db      	uxtb	r3, r3
 800407c:	2b01      	cmp	r3, #1
 800407e:	bf14      	ite	ne
 8004080:	2301      	movne	r3, #1
 8004082:	2300      	moveq	r3, #0
 8004084:	b2db      	uxtb	r3, r3
 8004086:	e022      	b.n	80040ce <HAL_TIM_PWM_Start_IT+0x6e>
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	2b04      	cmp	r3, #4
 800408c:	d109      	bne.n	80040a2 <HAL_TIM_PWM_Start_IT+0x42>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b01      	cmp	r3, #1
 8004098:	bf14      	ite	ne
 800409a:	2301      	movne	r3, #1
 800409c:	2300      	moveq	r3, #0
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	e015      	b.n	80040ce <HAL_TIM_PWM_Start_IT+0x6e>
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	2b08      	cmp	r3, #8
 80040a6:	d109      	bne.n	80040bc <HAL_TIM_PWM_Start_IT+0x5c>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	bf14      	ite	ne
 80040b4:	2301      	movne	r3, #1
 80040b6:	2300      	moveq	r3, #0
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	e008      	b.n	80040ce <HAL_TIM_PWM_Start_IT+0x6e>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	bf14      	ite	ne
 80040c8:	2301      	movne	r3, #1
 80040ca:	2300      	moveq	r3, #0
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e0b3      	b.n	800423e <HAL_TIM_PWM_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d104      	bne.n	80040e6 <HAL_TIM_PWM_Start_IT+0x86>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2202      	movs	r2, #2
 80040e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040e4:	e013      	b.n	800410e <HAL_TIM_PWM_Start_IT+0xae>
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	2b04      	cmp	r3, #4
 80040ea:	d104      	bne.n	80040f6 <HAL_TIM_PWM_Start_IT+0x96>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2202      	movs	r2, #2
 80040f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040f4:	e00b      	b.n	800410e <HAL_TIM_PWM_Start_IT+0xae>
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	2b08      	cmp	r3, #8
 80040fa:	d104      	bne.n	8004106 <HAL_TIM_PWM_Start_IT+0xa6>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2202      	movs	r2, #2
 8004100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004104:	e003      	b.n	800410e <HAL_TIM_PWM_Start_IT+0xae>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2202      	movs	r2, #2
 800410a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b0c      	cmp	r3, #12
 8004112:	d841      	bhi.n	8004198 <HAL_TIM_PWM_Start_IT+0x138>
 8004114:	a201      	add	r2, pc, #4	@ (adr r2, 800411c <HAL_TIM_PWM_Start_IT+0xbc>)
 8004116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411a:	bf00      	nop
 800411c:	08004151 	.word	0x08004151
 8004120:	08004199 	.word	0x08004199
 8004124:	08004199 	.word	0x08004199
 8004128:	08004199 	.word	0x08004199
 800412c:	08004163 	.word	0x08004163
 8004130:	08004199 	.word	0x08004199
 8004134:	08004199 	.word	0x08004199
 8004138:	08004199 	.word	0x08004199
 800413c:	08004175 	.word	0x08004175
 8004140:	08004199 	.word	0x08004199
 8004144:	08004199 	.word	0x08004199
 8004148:	08004199 	.word	0x08004199
 800414c:	08004187 	.word	0x08004187
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68da      	ldr	r2, [r3, #12]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 0202 	orr.w	r2, r2, #2
 800415e:	60da      	str	r2, [r3, #12]
      break;
 8004160:	e01d      	b.n	800419e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68da      	ldr	r2, [r3, #12]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f042 0204 	orr.w	r2, r2, #4
 8004170:	60da      	str	r2, [r3, #12]
      break;
 8004172:	e014      	b.n	800419e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68da      	ldr	r2, [r3, #12]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f042 0208 	orr.w	r2, r2, #8
 8004182:	60da      	str	r2, [r3, #12]
      break;
 8004184:	e00b      	b.n	800419e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68da      	ldr	r2, [r3, #12]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f042 0210 	orr.w	r2, r2, #16
 8004194:	60da      	str	r2, [r3, #12]
      break;
 8004196:	e002      	b.n	800419e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	73fb      	strb	r3, [r7, #15]
      break;
 800419c:	bf00      	nop
  }

  if (status == HAL_OK)
 800419e:	7bfb      	ldrb	r3, [r7, #15]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d14b      	bne.n	800423c <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2201      	movs	r2, #1
 80041aa:	6839      	ldr	r1, [r7, #0]
 80041ac:	4618      	mov	r0, r3
 80041ae:	f000 fe55 	bl	8004e5c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a24      	ldr	r2, [pc, #144]	@ (8004248 <HAL_TIM_PWM_Start_IT+0x1e8>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d107      	bne.n	80041cc <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041ca:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004248 <HAL_TIM_PWM_Start_IT+0x1e8>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d018      	beq.n	8004208 <HAL_TIM_PWM_Start_IT+0x1a8>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041de:	d013      	beq.n	8004208 <HAL_TIM_PWM_Start_IT+0x1a8>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a19      	ldr	r2, [pc, #100]	@ (800424c <HAL_TIM_PWM_Start_IT+0x1ec>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d00e      	beq.n	8004208 <HAL_TIM_PWM_Start_IT+0x1a8>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a18      	ldr	r2, [pc, #96]	@ (8004250 <HAL_TIM_PWM_Start_IT+0x1f0>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d009      	beq.n	8004208 <HAL_TIM_PWM_Start_IT+0x1a8>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a16      	ldr	r2, [pc, #88]	@ (8004254 <HAL_TIM_PWM_Start_IT+0x1f4>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d004      	beq.n	8004208 <HAL_TIM_PWM_Start_IT+0x1a8>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a15      	ldr	r2, [pc, #84]	@ (8004258 <HAL_TIM_PWM_Start_IT+0x1f8>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d111      	bne.n	800422c <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f003 0307 	and.w	r3, r3, #7
 8004212:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b06      	cmp	r3, #6
 8004218:	d010      	beq.n	800423c <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f042 0201 	orr.w	r2, r2, #1
 8004228:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800422a:	e007      	b.n	800423c <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f042 0201 	orr.w	r2, r2, #1
 800423a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800423c:	7bfb      	ldrb	r3, [r7, #15]
}
 800423e:	4618      	mov	r0, r3
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	40010000 	.word	0x40010000
 800424c:	40000400 	.word	0x40000400
 8004250:	40000800 	.word	0x40000800
 8004254:	40000c00 	.word	0x40000c00
 8004258:	40014000 	.word	0x40014000

0800425c <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004266:	2300      	movs	r3, #0
 8004268:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	2b0c      	cmp	r3, #12
 800426e:	d841      	bhi.n	80042f4 <HAL_TIM_PWM_Stop_IT+0x98>
 8004270:	a201      	add	r2, pc, #4	@ (adr r2, 8004278 <HAL_TIM_PWM_Stop_IT+0x1c>)
 8004272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004276:	bf00      	nop
 8004278:	080042ad 	.word	0x080042ad
 800427c:	080042f5 	.word	0x080042f5
 8004280:	080042f5 	.word	0x080042f5
 8004284:	080042f5 	.word	0x080042f5
 8004288:	080042bf 	.word	0x080042bf
 800428c:	080042f5 	.word	0x080042f5
 8004290:	080042f5 	.word	0x080042f5
 8004294:	080042f5 	.word	0x080042f5
 8004298:	080042d1 	.word	0x080042d1
 800429c:	080042f5 	.word	0x080042f5
 80042a0:	080042f5 	.word	0x080042f5
 80042a4:	080042f5 	.word	0x080042f5
 80042a8:	080042e3 	.word	0x080042e3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68da      	ldr	r2, [r3, #12]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f022 0202 	bic.w	r2, r2, #2
 80042ba:	60da      	str	r2, [r3, #12]
      break;
 80042bc:	e01d      	b.n	80042fa <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68da      	ldr	r2, [r3, #12]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0204 	bic.w	r2, r2, #4
 80042cc:	60da      	str	r2, [r3, #12]
      break;
 80042ce:	e014      	b.n	80042fa <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68da      	ldr	r2, [r3, #12]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f022 0208 	bic.w	r2, r2, #8
 80042de:	60da      	str	r2, [r3, #12]
      break;
 80042e0:	e00b      	b.n	80042fa <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68da      	ldr	r2, [r3, #12]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0210 	bic.w	r2, r2, #16
 80042f0:	60da      	str	r2, [r3, #12]
      break;
 80042f2:	e002      	b.n	80042fa <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	73fb      	strb	r3, [r7, #15]
      break;
 80042f8:	bf00      	nop
  }

  if (status == HAL_OK)
 80042fa:	7bfb      	ldrb	r3, [r7, #15]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d157      	bne.n	80043b0 <HAL_TIM_PWM_Stop_IT+0x154>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2200      	movs	r2, #0
 8004306:	6839      	ldr	r1, [r7, #0]
 8004308:	4618      	mov	r0, r3
 800430a:	f000 fda7 	bl	8004e5c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a2a      	ldr	r2, [pc, #168]	@ (80043bc <HAL_TIM_PWM_Stop_IT+0x160>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d117      	bne.n	8004348 <HAL_TIM_PWM_Stop_IT+0xec>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	6a1a      	ldr	r2, [r3, #32]
 800431e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004322:	4013      	ands	r3, r2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10f      	bne.n	8004348 <HAL_TIM_PWM_Stop_IT+0xec>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6a1a      	ldr	r2, [r3, #32]
 800432e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004332:	4013      	ands	r3, r2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d107      	bne.n	8004348 <HAL_TIM_PWM_Stop_IT+0xec>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004346:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6a1a      	ldr	r2, [r3, #32]
 800434e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004352:	4013      	ands	r3, r2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d10f      	bne.n	8004378 <HAL_TIM_PWM_Stop_IT+0x11c>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	6a1a      	ldr	r2, [r3, #32]
 800435e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004362:	4013      	ands	r3, r2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d107      	bne.n	8004378 <HAL_TIM_PWM_Stop_IT+0x11c>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f022 0201 	bic.w	r2, r2, #1
 8004376:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d104      	bne.n	8004388 <HAL_TIM_PWM_Stop_IT+0x12c>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004386:	e013      	b.n	80043b0 <HAL_TIM_PWM_Stop_IT+0x154>
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	2b04      	cmp	r3, #4
 800438c:	d104      	bne.n	8004398 <HAL_TIM_PWM_Stop_IT+0x13c>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004396:	e00b      	b.n	80043b0 <HAL_TIM_PWM_Stop_IT+0x154>
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	2b08      	cmp	r3, #8
 800439c:	d104      	bne.n	80043a8 <HAL_TIM_PWM_Stop_IT+0x14c>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043a6:	e003      	b.n	80043b0 <HAL_TIM_PWM_Stop_IT+0x154>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80043b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	40010000 	.word	0x40010000

080043c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d020      	beq.n	8004424 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d01b      	beq.n	8004424 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f06f 0202 	mvn.w	r2, #2
 80043f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	f003 0303 	and.w	r3, r3, #3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 fa5b 	bl	80048c6 <HAL_TIM_IC_CaptureCallback>
 8004410:	e005      	b.n	800441e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 fa4d 	bl	80048b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 fa5e 	bl	80048da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	f003 0304 	and.w	r3, r3, #4
 800442a:	2b00      	cmp	r3, #0
 800442c:	d020      	beq.n	8004470 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f003 0304 	and.w	r3, r3, #4
 8004434:	2b00      	cmp	r3, #0
 8004436:	d01b      	beq.n	8004470 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f06f 0204 	mvn.w	r2, #4
 8004440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2202      	movs	r2, #2
 8004446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004452:	2b00      	cmp	r3, #0
 8004454:	d003      	beq.n	800445e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 fa35 	bl	80048c6 <HAL_TIM_IC_CaptureCallback>
 800445c:	e005      	b.n	800446a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 fa27 	bl	80048b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 fa38 	bl	80048da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	f003 0308 	and.w	r3, r3, #8
 8004476:	2b00      	cmp	r3, #0
 8004478:	d020      	beq.n	80044bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f003 0308 	and.w	r3, r3, #8
 8004480:	2b00      	cmp	r3, #0
 8004482:	d01b      	beq.n	80044bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f06f 0208 	mvn.w	r2, #8
 800448c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2204      	movs	r2, #4
 8004492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	f003 0303 	and.w	r3, r3, #3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 fa0f 	bl	80048c6 <HAL_TIM_IC_CaptureCallback>
 80044a8:	e005      	b.n	80044b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 fa01 	bl	80048b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f000 fa12 	bl	80048da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f003 0310 	and.w	r3, r3, #16
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d020      	beq.n	8004508 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f003 0310 	and.w	r3, r3, #16
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d01b      	beq.n	8004508 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f06f 0210 	mvn.w	r2, #16
 80044d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2208      	movs	r2, #8
 80044de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	69db      	ldr	r3, [r3, #28]
 80044e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d003      	beq.n	80044f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 f9e9 	bl	80048c6 <HAL_TIM_IC_CaptureCallback>
 80044f4:	e005      	b.n	8004502 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 f9db 	bl	80048b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 f9ec 	bl	80048da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00c      	beq.n	800452c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b00      	cmp	r3, #0
 800451a:	d007      	beq.n	800452c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f06f 0201 	mvn.w	r2, #1
 8004524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fd f89e 	bl	8001668 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00c      	beq.n	8004550 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800453c:	2b00      	cmp	r3, #0
 800453e:	d007      	beq.n	8004550 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 fd76 	bl	800503c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00c      	beq.n	8004574 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004560:	2b00      	cmp	r3, #0
 8004562:	d007      	beq.n	8004574 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800456c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f9bd 	bl	80048ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	f003 0320 	and.w	r3, r3, #32
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00c      	beq.n	8004598 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f003 0320 	and.w	r3, r3, #32
 8004584:	2b00      	cmp	r3, #0
 8004586:	d007      	beq.n	8004598 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f06f 0220 	mvn.w	r2, #32
 8004590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fd48 	bl	8005028 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004598:	bf00      	nop
 800459a:	3710      	adds	r7, #16
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d101      	bne.n	80045be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045ba:	2302      	movs	r3, #2
 80045bc:	e0ae      	b.n	800471c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2201      	movs	r2, #1
 80045c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b0c      	cmp	r3, #12
 80045ca:	f200 809f 	bhi.w	800470c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045ce:	a201      	add	r2, pc, #4	@ (adr r2, 80045d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d4:	08004609 	.word	0x08004609
 80045d8:	0800470d 	.word	0x0800470d
 80045dc:	0800470d 	.word	0x0800470d
 80045e0:	0800470d 	.word	0x0800470d
 80045e4:	08004649 	.word	0x08004649
 80045e8:	0800470d 	.word	0x0800470d
 80045ec:	0800470d 	.word	0x0800470d
 80045f0:	0800470d 	.word	0x0800470d
 80045f4:	0800468b 	.word	0x0800468b
 80045f8:	0800470d 	.word	0x0800470d
 80045fc:	0800470d 	.word	0x0800470d
 8004600:	0800470d 	.word	0x0800470d
 8004604:	080046cb 	.word	0x080046cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68b9      	ldr	r1, [r7, #8]
 800460e:	4618      	mov	r0, r3
 8004610:	f000 f9fe 	bl	8004a10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699a      	ldr	r2, [r3, #24]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0208 	orr.w	r2, r2, #8
 8004622:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	699a      	ldr	r2, [r3, #24]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0204 	bic.w	r2, r2, #4
 8004632:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6999      	ldr	r1, [r3, #24]
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	691a      	ldr	r2, [r3, #16]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	430a      	orrs	r2, r1
 8004644:	619a      	str	r2, [r3, #24]
      break;
 8004646:	e064      	b.n	8004712 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68b9      	ldr	r1, [r7, #8]
 800464e:	4618      	mov	r0, r3
 8004650:	f000 fa44 	bl	8004adc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	699a      	ldr	r2, [r3, #24]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004662:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	699a      	ldr	r2, [r3, #24]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004672:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6999      	ldr	r1, [r3, #24]
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	021a      	lsls	r2, r3, #8
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	430a      	orrs	r2, r1
 8004686:	619a      	str	r2, [r3, #24]
      break;
 8004688:	e043      	b.n	8004712 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68b9      	ldr	r1, [r7, #8]
 8004690:	4618      	mov	r0, r3
 8004692:	f000 fa8f 	bl	8004bb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69da      	ldr	r2, [r3, #28]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f042 0208 	orr.w	r2, r2, #8
 80046a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	69da      	ldr	r2, [r3, #28]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 0204 	bic.w	r2, r2, #4
 80046b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	69d9      	ldr	r1, [r3, #28]
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	691a      	ldr	r2, [r3, #16]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	430a      	orrs	r2, r1
 80046c6:	61da      	str	r2, [r3, #28]
      break;
 80046c8:	e023      	b.n	8004712 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68b9      	ldr	r1, [r7, #8]
 80046d0:	4618      	mov	r0, r3
 80046d2:	f000 fad9 	bl	8004c88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	69da      	ldr	r2, [r3, #28]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	69da      	ldr	r2, [r3, #28]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	69d9      	ldr	r1, [r3, #28]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	021a      	lsls	r2, r3, #8
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	430a      	orrs	r2, r1
 8004708:	61da      	str	r2, [r3, #28]
      break;
 800470a:	e002      	b.n	8004712 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	75fb      	strb	r3, [r7, #23]
      break;
 8004710:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800471a:	7dfb      	ldrb	r3, [r7, #23]
}
 800471c:	4618      	mov	r0, r3
 800471e:	3718      	adds	r7, #24
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800472e:	2300      	movs	r3, #0
 8004730:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_TIM_ConfigClockSource+0x1c>
 800473c:	2302      	movs	r3, #2
 800473e:	e0b4      	b.n	80048aa <HAL_TIM_ConfigClockSource+0x186>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800475e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004766:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004778:	d03e      	beq.n	80047f8 <HAL_TIM_ConfigClockSource+0xd4>
 800477a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800477e:	f200 8087 	bhi.w	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 8004782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004786:	f000 8086 	beq.w	8004896 <HAL_TIM_ConfigClockSource+0x172>
 800478a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800478e:	d87f      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 8004790:	2b70      	cmp	r3, #112	@ 0x70
 8004792:	d01a      	beq.n	80047ca <HAL_TIM_ConfigClockSource+0xa6>
 8004794:	2b70      	cmp	r3, #112	@ 0x70
 8004796:	d87b      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 8004798:	2b60      	cmp	r3, #96	@ 0x60
 800479a:	d050      	beq.n	800483e <HAL_TIM_ConfigClockSource+0x11a>
 800479c:	2b60      	cmp	r3, #96	@ 0x60
 800479e:	d877      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 80047a0:	2b50      	cmp	r3, #80	@ 0x50
 80047a2:	d03c      	beq.n	800481e <HAL_TIM_ConfigClockSource+0xfa>
 80047a4:	2b50      	cmp	r3, #80	@ 0x50
 80047a6:	d873      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 80047a8:	2b40      	cmp	r3, #64	@ 0x40
 80047aa:	d058      	beq.n	800485e <HAL_TIM_ConfigClockSource+0x13a>
 80047ac:	2b40      	cmp	r3, #64	@ 0x40
 80047ae:	d86f      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 80047b0:	2b30      	cmp	r3, #48	@ 0x30
 80047b2:	d064      	beq.n	800487e <HAL_TIM_ConfigClockSource+0x15a>
 80047b4:	2b30      	cmp	r3, #48	@ 0x30
 80047b6:	d86b      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 80047b8:	2b20      	cmp	r3, #32
 80047ba:	d060      	beq.n	800487e <HAL_TIM_ConfigClockSource+0x15a>
 80047bc:	2b20      	cmp	r3, #32
 80047be:	d867      	bhi.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d05c      	beq.n	800487e <HAL_TIM_ConfigClockSource+0x15a>
 80047c4:	2b10      	cmp	r3, #16
 80047c6:	d05a      	beq.n	800487e <HAL_TIM_ConfigClockSource+0x15a>
 80047c8:	e062      	b.n	8004890 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047da:	f000 fb1f 	bl	8004e1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68ba      	ldr	r2, [r7, #8]
 80047f4:	609a      	str	r2, [r3, #8]
      break;
 80047f6:	e04f      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004808:	f000 fb08 	bl	8004e1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689a      	ldr	r2, [r3, #8]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800481a:	609a      	str	r2, [r3, #8]
      break;
 800481c:	e03c      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800482a:	461a      	mov	r2, r3
 800482c:	f000 fa7c 	bl	8004d28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2150      	movs	r1, #80	@ 0x50
 8004836:	4618      	mov	r0, r3
 8004838:	f000 fad5 	bl	8004de6 <TIM_ITRx_SetConfig>
      break;
 800483c:	e02c      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800484a:	461a      	mov	r2, r3
 800484c:	f000 fa9b 	bl	8004d86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2160      	movs	r1, #96	@ 0x60
 8004856:	4618      	mov	r0, r3
 8004858:	f000 fac5 	bl	8004de6 <TIM_ITRx_SetConfig>
      break;
 800485c:	e01c      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800486a:	461a      	mov	r2, r3
 800486c:	f000 fa5c 	bl	8004d28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2140      	movs	r1, #64	@ 0x40
 8004876:	4618      	mov	r0, r3
 8004878:	f000 fab5 	bl	8004de6 <TIM_ITRx_SetConfig>
      break;
 800487c:	e00c      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4619      	mov	r1, r3
 8004888:	4610      	mov	r0, r2
 800488a:	f000 faac 	bl	8004de6 <TIM_ITRx_SetConfig>
      break;
 800488e:	e003      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	73fb      	strb	r3, [r7, #15]
      break;
 8004894:	e000      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004896:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048b2:	b480      	push	{r7}
 80048b4:	b083      	sub	sp, #12
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b083      	sub	sp, #12
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048ce:	bf00      	nop
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr

080048da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048da:	b480      	push	{r7}
 80048dc:	b083      	sub	sp, #12
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048e2:	bf00      	nop
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b083      	sub	sp, #12
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048f6:	bf00      	nop
 80048f8:	370c      	adds	r7, #12
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
	...

08004904 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a37      	ldr	r2, [pc, #220]	@ (80049f4 <TIM_Base_SetConfig+0xf0>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d00f      	beq.n	800493c <TIM_Base_SetConfig+0x38>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004922:	d00b      	beq.n	800493c <TIM_Base_SetConfig+0x38>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a34      	ldr	r2, [pc, #208]	@ (80049f8 <TIM_Base_SetConfig+0xf4>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d007      	beq.n	800493c <TIM_Base_SetConfig+0x38>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a33      	ldr	r2, [pc, #204]	@ (80049fc <TIM_Base_SetConfig+0xf8>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d003      	beq.n	800493c <TIM_Base_SetConfig+0x38>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a32      	ldr	r2, [pc, #200]	@ (8004a00 <TIM_Base_SetConfig+0xfc>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d108      	bne.n	800494e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004942:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	4313      	orrs	r3, r2
 800494c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a28      	ldr	r2, [pc, #160]	@ (80049f4 <TIM_Base_SetConfig+0xf0>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d01b      	beq.n	800498e <TIM_Base_SetConfig+0x8a>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800495c:	d017      	beq.n	800498e <TIM_Base_SetConfig+0x8a>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a25      	ldr	r2, [pc, #148]	@ (80049f8 <TIM_Base_SetConfig+0xf4>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d013      	beq.n	800498e <TIM_Base_SetConfig+0x8a>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a24      	ldr	r2, [pc, #144]	@ (80049fc <TIM_Base_SetConfig+0xf8>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d00f      	beq.n	800498e <TIM_Base_SetConfig+0x8a>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a23      	ldr	r2, [pc, #140]	@ (8004a00 <TIM_Base_SetConfig+0xfc>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d00b      	beq.n	800498e <TIM_Base_SetConfig+0x8a>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a22      	ldr	r2, [pc, #136]	@ (8004a04 <TIM_Base_SetConfig+0x100>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d007      	beq.n	800498e <TIM_Base_SetConfig+0x8a>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a21      	ldr	r2, [pc, #132]	@ (8004a08 <TIM_Base_SetConfig+0x104>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d003      	beq.n	800498e <TIM_Base_SetConfig+0x8a>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a20      	ldr	r2, [pc, #128]	@ (8004a0c <TIM_Base_SetConfig+0x108>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d108      	bne.n	80049a0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004994:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	68fa      	ldr	r2, [r7, #12]
 800499c:	4313      	orrs	r3, r2
 800499e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	689a      	ldr	r2, [r3, #8]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a0c      	ldr	r2, [pc, #48]	@ (80049f4 <TIM_Base_SetConfig+0xf0>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d103      	bne.n	80049ce <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	691a      	ldr	r2, [r3, #16]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f043 0204 	orr.w	r2, r3, #4
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2201      	movs	r2, #1
 80049de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	601a      	str	r2, [r3, #0]
}
 80049e6:	bf00      	nop
 80049e8:	3714      	adds	r7, #20
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	40010000 	.word	0x40010000
 80049f8:	40000400 	.word	0x40000400
 80049fc:	40000800 	.word	0x40000800
 8004a00:	40000c00 	.word	0x40000c00
 8004a04:	40014000 	.word	0x40014000
 8004a08:	40014400 	.word	0x40014400
 8004a0c:	40014800 	.word	0x40014800

08004a10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b087      	sub	sp, #28
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a1b      	ldr	r3, [r3, #32]
 8004a24:	f023 0201 	bic.w	r2, r3, #1
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f023 0303 	bic.w	r3, r3, #3
 8004a46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f023 0302 	bic.w	r3, r3, #2
 8004a58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a1c      	ldr	r2, [pc, #112]	@ (8004ad8 <TIM_OC1_SetConfig+0xc8>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d10c      	bne.n	8004a86 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f023 0308 	bic.w	r3, r3, #8
 8004a72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f023 0304 	bic.w	r3, r3, #4
 8004a84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a13      	ldr	r2, [pc, #76]	@ (8004ad8 <TIM_OC1_SetConfig+0xc8>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d111      	bne.n	8004ab2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	695b      	ldr	r3, [r3, #20]
 8004aa2:	693a      	ldr	r2, [r7, #16]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	699b      	ldr	r3, [r3, #24]
 8004aac:	693a      	ldr	r2, [r7, #16]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	621a      	str	r2, [r3, #32]
}
 8004acc:	bf00      	nop
 8004ace:	371c      	adds	r7, #28
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr
 8004ad8:	40010000 	.word	0x40010000

08004adc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b087      	sub	sp, #28
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a1b      	ldr	r3, [r3, #32]
 8004aea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6a1b      	ldr	r3, [r3, #32]
 8004af0:	f023 0210 	bic.w	r2, r3, #16
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	699b      	ldr	r3, [r3, #24]
 8004b02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	021b      	lsls	r3, r3, #8
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f023 0320 	bic.w	r3, r3, #32
 8004b26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	011b      	lsls	r3, r3, #4
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a1e      	ldr	r2, [pc, #120]	@ (8004bb0 <TIM_OC2_SetConfig+0xd4>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d10d      	bne.n	8004b58 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	011b      	lsls	r3, r3, #4
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b56:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a15      	ldr	r2, [pc, #84]	@ (8004bb0 <TIM_OC2_SetConfig+0xd4>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d113      	bne.n	8004b88 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	695b      	ldr	r3, [r3, #20]
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	693a      	ldr	r2, [r7, #16]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	693a      	ldr	r2, [r7, #16]
 8004b8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	621a      	str	r2, [r3, #32]
}
 8004ba2:	bf00      	nop
 8004ba4:	371c      	adds	r7, #28
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	40010000 	.word	0x40010000

08004bb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b087      	sub	sp, #28
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a1b      	ldr	r3, [r3, #32]
 8004bc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f023 0303 	bic.w	r3, r3, #3
 8004bea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	021b      	lsls	r3, r3, #8
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a1d      	ldr	r2, [pc, #116]	@ (8004c84 <TIM_OC3_SetConfig+0xd0>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d10d      	bne.n	8004c2e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	021b      	lsls	r3, r3, #8
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a14      	ldr	r2, [pc, #80]	@ (8004c84 <TIM_OC3_SetConfig+0xd0>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d113      	bne.n	8004c5e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	693a      	ldr	r2, [r7, #16]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	011b      	lsls	r3, r3, #4
 8004c58:	693a      	ldr	r2, [r7, #16]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	693a      	ldr	r2, [r7, #16]
 8004c62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	685a      	ldr	r2, [r3, #4]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	697a      	ldr	r2, [r7, #20]
 8004c76:	621a      	str	r2, [r3, #32]
}
 8004c78:	bf00      	nop
 8004c7a:	371c      	adds	r7, #28
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr
 8004c84:	40010000 	.word	0x40010000

08004c88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b087      	sub	sp, #28
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a1b      	ldr	r3, [r3, #32]
 8004c9c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	69db      	ldr	r3, [r3, #28]
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	021b      	lsls	r3, r3, #8
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	031b      	lsls	r3, r3, #12
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a10      	ldr	r2, [pc, #64]	@ (8004d24 <TIM_OC4_SetConfig+0x9c>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d109      	bne.n	8004cfc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	695b      	ldr	r3, [r3, #20]
 8004cf4:	019b      	lsls	r3, r3, #6
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	693a      	ldr	r2, [r7, #16]
 8004d14:	621a      	str	r2, [r3, #32]
}
 8004d16:	bf00      	nop
 8004d18:	371c      	adds	r7, #28
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	40010000 	.word	0x40010000

08004d28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b087      	sub	sp, #28
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	f023 0201 	bic.w	r2, r3, #1
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	011b      	lsls	r3, r3, #4
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f023 030a 	bic.w	r3, r3, #10
 8004d64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d66:	697a      	ldr	r2, [r7, #20]
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	693a      	ldr	r2, [r7, #16]
 8004d72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	697a      	ldr	r2, [r7, #20]
 8004d78:	621a      	str	r2, [r3, #32]
}
 8004d7a:	bf00      	nop
 8004d7c:	371c      	adds	r7, #28
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr

08004d86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d86:	b480      	push	{r7}
 8004d88:	b087      	sub	sp, #28
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	60f8      	str	r0, [r7, #12]
 8004d8e:	60b9      	str	r1, [r7, #8]
 8004d90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	f023 0210 	bic.w	r2, r3, #16
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004db0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	031b      	lsls	r3, r3, #12
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004dc2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	011b      	lsls	r3, r3, #4
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	693a      	ldr	r2, [r7, #16]
 8004dd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	621a      	str	r2, [r3, #32]
}
 8004dda:	bf00      	nop
 8004ddc:	371c      	adds	r7, #28
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b085      	sub	sp, #20
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
 8004dee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dfe:	683a      	ldr	r2, [r7, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	f043 0307 	orr.w	r3, r3, #7
 8004e08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	609a      	str	r2, [r3, #8]
}
 8004e10:	bf00      	nop
 8004e12:	3714      	adds	r7, #20
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b087      	sub	sp, #28
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	607a      	str	r2, [r7, #4]
 8004e28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	021a      	lsls	r2, r3, #8
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	697a      	ldr	r2, [r7, #20]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	609a      	str	r2, [r3, #8]
}
 8004e50:	bf00      	nop
 8004e52:	371c      	adds	r7, #28
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b087      	sub	sp, #28
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	60f8      	str	r0, [r7, #12]
 8004e64:	60b9      	str	r1, [r7, #8]
 8004e66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f003 031f 	and.w	r3, r3, #31
 8004e6e:	2201      	movs	r2, #1
 8004e70:	fa02 f303 	lsl.w	r3, r2, r3
 8004e74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6a1a      	ldr	r2, [r3, #32]
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	43db      	mvns	r3, r3
 8004e7e:	401a      	ands	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6a1a      	ldr	r2, [r3, #32]
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	f003 031f 	and.w	r3, r3, #31
 8004e8e:	6879      	ldr	r1, [r7, #4]
 8004e90:	fa01 f303 	lsl.w	r3, r1, r3
 8004e94:	431a      	orrs	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	621a      	str	r2, [r3, #32]
}
 8004e9a:	bf00      	nop
 8004e9c:	371c      	adds	r7, #28
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
	...

08004ea8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b085      	sub	sp, #20
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d101      	bne.n	8004ec0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	e050      	b.n	8004f62 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2202      	movs	r2, #2
 8004ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ee6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	68fa      	ldr	r2, [r7, #12]
 8004ef8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a1c      	ldr	r2, [pc, #112]	@ (8004f70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d018      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f0c:	d013      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a18      	ldr	r2, [pc, #96]	@ (8004f74 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d00e      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a16      	ldr	r2, [pc, #88]	@ (8004f78 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d009      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a15      	ldr	r2, [pc, #84]	@ (8004f7c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d004      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a13      	ldr	r2, [pc, #76]	@ (8004f80 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d10c      	bne.n	8004f50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3714      	adds	r7, #20
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	40010000 	.word	0x40010000
 8004f74:	40000400 	.word	0x40000400
 8004f78:	40000800 	.word	0x40000800
 8004f7c:	40000c00 	.word	0x40000c00
 8004f80:	40014000 	.word	0x40014000

08004f84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b085      	sub	sp, #20
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d101      	bne.n	8004fa0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	e03d      	b.n	800501c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	69db      	ldr	r3, [r3, #28]
 8005006:	4313      	orrs	r3, r2
 8005008:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3714      	adds	r7, #20
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d101      	bne.n	8005062 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e042      	b.n	80050e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005068:	b2db      	uxtb	r3, r3
 800506a:	2b00      	cmp	r3, #0
 800506c:	d106      	bne.n	800507c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7fc fdd6 	bl	8001c28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2224      	movs	r2, #36	@ 0x24
 8005080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68da      	ldr	r2, [r3, #12]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005092:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 f973 	bl	8005380 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	691a      	ldr	r2, [r3, #16]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	695a      	ldr	r2, [r3, #20]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68da      	ldr	r2, [r3, #12]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2220      	movs	r2, #32
 80050d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2220      	movs	r2, #32
 80050dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3708      	adds	r7, #8
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b08a      	sub	sp, #40	@ 0x28
 80050f4:	af02      	add	r7, sp, #8
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	603b      	str	r3, [r7, #0]
 80050fc:	4613      	mov	r3, r2
 80050fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005100:	2300      	movs	r3, #0
 8005102:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800510a:	b2db      	uxtb	r3, r3
 800510c:	2b20      	cmp	r3, #32
 800510e:	d175      	bne.n	80051fc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d002      	beq.n	800511c <HAL_UART_Transmit+0x2c>
 8005116:	88fb      	ldrh	r3, [r7, #6]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d101      	bne.n	8005120 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e06e      	b.n	80051fe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2221      	movs	r2, #33	@ 0x21
 800512a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800512e:	f7fc ff7b 	bl	8002028 <HAL_GetTick>
 8005132:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	88fa      	ldrh	r2, [r7, #6]
 8005138:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	88fa      	ldrh	r2, [r7, #6]
 800513e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005148:	d108      	bne.n	800515c <HAL_UART_Transmit+0x6c>
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d104      	bne.n	800515c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005152:	2300      	movs	r3, #0
 8005154:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	61bb      	str	r3, [r7, #24]
 800515a:	e003      	b.n	8005164 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005160:	2300      	movs	r3, #0
 8005162:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005164:	e02e      	b.n	80051c4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	2200      	movs	r2, #0
 800516e:	2180      	movs	r1, #128	@ 0x80
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f000 f848 	bl	8005206 <UART_WaitOnFlagUntilTimeout>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d005      	beq.n	8005188 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2220      	movs	r2, #32
 8005180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005184:	2303      	movs	r3, #3
 8005186:	e03a      	b.n	80051fe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10b      	bne.n	80051a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800518e:	69bb      	ldr	r3, [r7, #24]
 8005190:	881b      	ldrh	r3, [r3, #0]
 8005192:	461a      	mov	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800519c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800519e:	69bb      	ldr	r3, [r7, #24]
 80051a0:	3302      	adds	r3, #2
 80051a2:	61bb      	str	r3, [r7, #24]
 80051a4:	e007      	b.n	80051b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	781a      	ldrb	r2, [r3, #0]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	3301      	adds	r3, #1
 80051b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1cb      	bne.n	8005166 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	9300      	str	r3, [sp, #0]
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	2200      	movs	r2, #0
 80051d6:	2140      	movs	r1, #64	@ 0x40
 80051d8:	68f8      	ldr	r0, [r7, #12]
 80051da:	f000 f814 	bl	8005206 <UART_WaitOnFlagUntilTimeout>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d005      	beq.n	80051f0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2220      	movs	r2, #32
 80051e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e006      	b.n	80051fe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2220      	movs	r2, #32
 80051f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80051f8:	2300      	movs	r3, #0
 80051fa:	e000      	b.n	80051fe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80051fc:	2302      	movs	r3, #2
  }
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3720      	adds	r7, #32
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005206:	b580      	push	{r7, lr}
 8005208:	b086      	sub	sp, #24
 800520a:	af00      	add	r7, sp, #0
 800520c:	60f8      	str	r0, [r7, #12]
 800520e:	60b9      	str	r1, [r7, #8]
 8005210:	603b      	str	r3, [r7, #0]
 8005212:	4613      	mov	r3, r2
 8005214:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005216:	e03b      	b.n	8005290 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005218:	6a3b      	ldr	r3, [r7, #32]
 800521a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800521e:	d037      	beq.n	8005290 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005220:	f7fc ff02 	bl	8002028 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	6a3a      	ldr	r2, [r7, #32]
 800522c:	429a      	cmp	r2, r3
 800522e:	d302      	bcc.n	8005236 <UART_WaitOnFlagUntilTimeout+0x30>
 8005230:	6a3b      	ldr	r3, [r7, #32]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d101      	bne.n	800523a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e03a      	b.n	80052b0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f003 0304 	and.w	r3, r3, #4
 8005244:	2b00      	cmp	r3, #0
 8005246:	d023      	beq.n	8005290 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	2b80      	cmp	r3, #128	@ 0x80
 800524c:	d020      	beq.n	8005290 <UART_WaitOnFlagUntilTimeout+0x8a>
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	2b40      	cmp	r3, #64	@ 0x40
 8005252:	d01d      	beq.n	8005290 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0308 	and.w	r3, r3, #8
 800525e:	2b08      	cmp	r3, #8
 8005260:	d116      	bne.n	8005290 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005262:	2300      	movs	r3, #0
 8005264:	617b      	str	r3, [r7, #20]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	617b      	str	r3, [r7, #20]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	617b      	str	r3, [r7, #20]
 8005276:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f000 f81d 	bl	80052b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2208      	movs	r2, #8
 8005282:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e00f      	b.n	80052b0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	4013      	ands	r3, r2
 800529a:	68ba      	ldr	r2, [r7, #8]
 800529c:	429a      	cmp	r2, r3
 800529e:	bf0c      	ite	eq
 80052a0:	2301      	moveq	r3, #1
 80052a2:	2300      	movne	r3, #0
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	461a      	mov	r2, r3
 80052a8:	79fb      	ldrb	r3, [r7, #7]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d0b4      	beq.n	8005218 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3718      	adds	r7, #24
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b095      	sub	sp, #84	@ 0x54
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	330c      	adds	r3, #12
 80052c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ca:	e853 3f00 	ldrex	r3, [r3]
 80052ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	330c      	adds	r3, #12
 80052de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052e0:	643a      	str	r2, [r7, #64]	@ 0x40
 80052e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052e8:	e841 2300 	strex	r3, r2, [r1]
 80052ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d1e5      	bne.n	80052c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	3314      	adds	r3, #20
 80052fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fc:	6a3b      	ldr	r3, [r7, #32]
 80052fe:	e853 3f00 	ldrex	r3, [r3]
 8005302:	61fb      	str	r3, [r7, #28]
   return(result);
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	f023 0301 	bic.w	r3, r3, #1
 800530a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	3314      	adds	r3, #20
 8005312:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005314:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005316:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005318:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800531a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800531c:	e841 2300 	strex	r3, r2, [r1]
 8005320:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1e5      	bne.n	80052f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800532c:	2b01      	cmp	r3, #1
 800532e:	d119      	bne.n	8005364 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	330c      	adds	r3, #12
 8005336:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	e853 3f00 	ldrex	r3, [r3]
 800533e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	f023 0310 	bic.w	r3, r3, #16
 8005346:	647b      	str	r3, [r7, #68]	@ 0x44
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	330c      	adds	r3, #12
 800534e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005350:	61ba      	str	r2, [r7, #24]
 8005352:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005354:	6979      	ldr	r1, [r7, #20]
 8005356:	69ba      	ldr	r2, [r7, #24]
 8005358:	e841 2300 	strex	r3, r2, [r1]
 800535c:	613b      	str	r3, [r7, #16]
   return(result);
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d1e5      	bne.n	8005330 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2220      	movs	r2, #32
 8005368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005372:	bf00      	nop
 8005374:	3754      	adds	r7, #84	@ 0x54
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
	...

08005380 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005380:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005384:	b0c0      	sub	sp, #256	@ 0x100
 8005386:	af00      	add	r7, sp, #0
 8005388:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800538c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	691b      	ldr	r3, [r3, #16]
 8005394:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800539c:	68d9      	ldr	r1, [r3, #12]
 800539e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	ea40 0301 	orr.w	r3, r0, r1
 80053a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80053aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ae:	689a      	ldr	r2, [r3, #8]
 80053b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b4:	691b      	ldr	r3, [r3, #16]
 80053b6:	431a      	orrs	r2, r3
 80053b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053bc:	695b      	ldr	r3, [r3, #20]
 80053be:	431a      	orrs	r2, r3
 80053c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053c4:	69db      	ldr	r3, [r3, #28]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80053cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80053d8:	f021 010c 	bic.w	r1, r1, #12
 80053dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80053e6:	430b      	orrs	r3, r1
 80053e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80053ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80053f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053fa:	6999      	ldr	r1, [r3, #24]
 80053fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	ea40 0301 	orr.w	r3, r0, r1
 8005406:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	4b8f      	ldr	r3, [pc, #572]	@ (800564c <UART_SetConfig+0x2cc>)
 8005410:	429a      	cmp	r2, r3
 8005412:	d005      	beq.n	8005420 <UART_SetConfig+0xa0>
 8005414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	4b8d      	ldr	r3, [pc, #564]	@ (8005650 <UART_SetConfig+0x2d0>)
 800541c:	429a      	cmp	r2, r3
 800541e:	d104      	bne.n	800542a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005420:	f7fe fccc 	bl	8003dbc <HAL_RCC_GetPCLK2Freq>
 8005424:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005428:	e003      	b.n	8005432 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800542a:	f7fe fcb3 	bl	8003d94 <HAL_RCC_GetPCLK1Freq>
 800542e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005436:	69db      	ldr	r3, [r3, #28]
 8005438:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800543c:	f040 810c 	bne.w	8005658 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005440:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005444:	2200      	movs	r2, #0
 8005446:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800544a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800544e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005452:	4622      	mov	r2, r4
 8005454:	462b      	mov	r3, r5
 8005456:	1891      	adds	r1, r2, r2
 8005458:	65b9      	str	r1, [r7, #88]	@ 0x58
 800545a:	415b      	adcs	r3, r3
 800545c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800545e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005462:	4621      	mov	r1, r4
 8005464:	eb12 0801 	adds.w	r8, r2, r1
 8005468:	4629      	mov	r1, r5
 800546a:	eb43 0901 	adc.w	r9, r3, r1
 800546e:	f04f 0200 	mov.w	r2, #0
 8005472:	f04f 0300 	mov.w	r3, #0
 8005476:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800547a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800547e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005482:	4690      	mov	r8, r2
 8005484:	4699      	mov	r9, r3
 8005486:	4623      	mov	r3, r4
 8005488:	eb18 0303 	adds.w	r3, r8, r3
 800548c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005490:	462b      	mov	r3, r5
 8005492:	eb49 0303 	adc.w	r3, r9, r3
 8005496:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800549a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80054a6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80054aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80054ae:	460b      	mov	r3, r1
 80054b0:	18db      	adds	r3, r3, r3
 80054b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80054b4:	4613      	mov	r3, r2
 80054b6:	eb42 0303 	adc.w	r3, r2, r3
 80054ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80054bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80054c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80054c4:	f7fb fbe8 	bl	8000c98 <__aeabi_uldivmod>
 80054c8:	4602      	mov	r2, r0
 80054ca:	460b      	mov	r3, r1
 80054cc:	4b61      	ldr	r3, [pc, #388]	@ (8005654 <UART_SetConfig+0x2d4>)
 80054ce:	fba3 2302 	umull	r2, r3, r3, r2
 80054d2:	095b      	lsrs	r3, r3, #5
 80054d4:	011c      	lsls	r4, r3, #4
 80054d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054da:	2200      	movs	r2, #0
 80054dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054e0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80054e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80054e8:	4642      	mov	r2, r8
 80054ea:	464b      	mov	r3, r9
 80054ec:	1891      	adds	r1, r2, r2
 80054ee:	64b9      	str	r1, [r7, #72]	@ 0x48
 80054f0:	415b      	adcs	r3, r3
 80054f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80054f8:	4641      	mov	r1, r8
 80054fa:	eb12 0a01 	adds.w	sl, r2, r1
 80054fe:	4649      	mov	r1, r9
 8005500:	eb43 0b01 	adc.w	fp, r3, r1
 8005504:	f04f 0200 	mov.w	r2, #0
 8005508:	f04f 0300 	mov.w	r3, #0
 800550c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005510:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005514:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005518:	4692      	mov	sl, r2
 800551a:	469b      	mov	fp, r3
 800551c:	4643      	mov	r3, r8
 800551e:	eb1a 0303 	adds.w	r3, sl, r3
 8005522:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005526:	464b      	mov	r3, r9
 8005528:	eb4b 0303 	adc.w	r3, fp, r3
 800552c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800553c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005540:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005544:	460b      	mov	r3, r1
 8005546:	18db      	adds	r3, r3, r3
 8005548:	643b      	str	r3, [r7, #64]	@ 0x40
 800554a:	4613      	mov	r3, r2
 800554c:	eb42 0303 	adc.w	r3, r2, r3
 8005550:	647b      	str	r3, [r7, #68]	@ 0x44
 8005552:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005556:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800555a:	f7fb fb9d 	bl	8000c98 <__aeabi_uldivmod>
 800555e:	4602      	mov	r2, r0
 8005560:	460b      	mov	r3, r1
 8005562:	4611      	mov	r1, r2
 8005564:	4b3b      	ldr	r3, [pc, #236]	@ (8005654 <UART_SetConfig+0x2d4>)
 8005566:	fba3 2301 	umull	r2, r3, r3, r1
 800556a:	095b      	lsrs	r3, r3, #5
 800556c:	2264      	movs	r2, #100	@ 0x64
 800556e:	fb02 f303 	mul.w	r3, r2, r3
 8005572:	1acb      	subs	r3, r1, r3
 8005574:	00db      	lsls	r3, r3, #3
 8005576:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800557a:	4b36      	ldr	r3, [pc, #216]	@ (8005654 <UART_SetConfig+0x2d4>)
 800557c:	fba3 2302 	umull	r2, r3, r3, r2
 8005580:	095b      	lsrs	r3, r3, #5
 8005582:	005b      	lsls	r3, r3, #1
 8005584:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005588:	441c      	add	r4, r3
 800558a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800558e:	2200      	movs	r2, #0
 8005590:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005594:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005598:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800559c:	4642      	mov	r2, r8
 800559e:	464b      	mov	r3, r9
 80055a0:	1891      	adds	r1, r2, r2
 80055a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80055a4:	415b      	adcs	r3, r3
 80055a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80055ac:	4641      	mov	r1, r8
 80055ae:	1851      	adds	r1, r2, r1
 80055b0:	6339      	str	r1, [r7, #48]	@ 0x30
 80055b2:	4649      	mov	r1, r9
 80055b4:	414b      	adcs	r3, r1
 80055b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80055b8:	f04f 0200 	mov.w	r2, #0
 80055bc:	f04f 0300 	mov.w	r3, #0
 80055c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80055c4:	4659      	mov	r1, fp
 80055c6:	00cb      	lsls	r3, r1, #3
 80055c8:	4651      	mov	r1, sl
 80055ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055ce:	4651      	mov	r1, sl
 80055d0:	00ca      	lsls	r2, r1, #3
 80055d2:	4610      	mov	r0, r2
 80055d4:	4619      	mov	r1, r3
 80055d6:	4603      	mov	r3, r0
 80055d8:	4642      	mov	r2, r8
 80055da:	189b      	adds	r3, r3, r2
 80055dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055e0:	464b      	mov	r3, r9
 80055e2:	460a      	mov	r2, r1
 80055e4:	eb42 0303 	adc.w	r3, r2, r3
 80055e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80055f8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80055fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005600:	460b      	mov	r3, r1
 8005602:	18db      	adds	r3, r3, r3
 8005604:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005606:	4613      	mov	r3, r2
 8005608:	eb42 0303 	adc.w	r3, r2, r3
 800560c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800560e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005612:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005616:	f7fb fb3f 	bl	8000c98 <__aeabi_uldivmod>
 800561a:	4602      	mov	r2, r0
 800561c:	460b      	mov	r3, r1
 800561e:	4b0d      	ldr	r3, [pc, #52]	@ (8005654 <UART_SetConfig+0x2d4>)
 8005620:	fba3 1302 	umull	r1, r3, r3, r2
 8005624:	095b      	lsrs	r3, r3, #5
 8005626:	2164      	movs	r1, #100	@ 0x64
 8005628:	fb01 f303 	mul.w	r3, r1, r3
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	00db      	lsls	r3, r3, #3
 8005630:	3332      	adds	r3, #50	@ 0x32
 8005632:	4a08      	ldr	r2, [pc, #32]	@ (8005654 <UART_SetConfig+0x2d4>)
 8005634:	fba2 2303 	umull	r2, r3, r2, r3
 8005638:	095b      	lsrs	r3, r3, #5
 800563a:	f003 0207 	and.w	r2, r3, #7
 800563e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4422      	add	r2, r4
 8005646:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005648:	e106      	b.n	8005858 <UART_SetConfig+0x4d8>
 800564a:	bf00      	nop
 800564c:	40011000 	.word	0x40011000
 8005650:	40011400 	.word	0x40011400
 8005654:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005658:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800565c:	2200      	movs	r2, #0
 800565e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005662:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005666:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800566a:	4642      	mov	r2, r8
 800566c:	464b      	mov	r3, r9
 800566e:	1891      	adds	r1, r2, r2
 8005670:	6239      	str	r1, [r7, #32]
 8005672:	415b      	adcs	r3, r3
 8005674:	627b      	str	r3, [r7, #36]	@ 0x24
 8005676:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800567a:	4641      	mov	r1, r8
 800567c:	1854      	adds	r4, r2, r1
 800567e:	4649      	mov	r1, r9
 8005680:	eb43 0501 	adc.w	r5, r3, r1
 8005684:	f04f 0200 	mov.w	r2, #0
 8005688:	f04f 0300 	mov.w	r3, #0
 800568c:	00eb      	lsls	r3, r5, #3
 800568e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005692:	00e2      	lsls	r2, r4, #3
 8005694:	4614      	mov	r4, r2
 8005696:	461d      	mov	r5, r3
 8005698:	4643      	mov	r3, r8
 800569a:	18e3      	adds	r3, r4, r3
 800569c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80056a0:	464b      	mov	r3, r9
 80056a2:	eb45 0303 	adc.w	r3, r5, r3
 80056a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80056aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80056b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056ba:	f04f 0200 	mov.w	r2, #0
 80056be:	f04f 0300 	mov.w	r3, #0
 80056c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80056c6:	4629      	mov	r1, r5
 80056c8:	008b      	lsls	r3, r1, #2
 80056ca:	4621      	mov	r1, r4
 80056cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056d0:	4621      	mov	r1, r4
 80056d2:	008a      	lsls	r2, r1, #2
 80056d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80056d8:	f7fb fade 	bl	8000c98 <__aeabi_uldivmod>
 80056dc:	4602      	mov	r2, r0
 80056de:	460b      	mov	r3, r1
 80056e0:	4b60      	ldr	r3, [pc, #384]	@ (8005864 <UART_SetConfig+0x4e4>)
 80056e2:	fba3 2302 	umull	r2, r3, r3, r2
 80056e6:	095b      	lsrs	r3, r3, #5
 80056e8:	011c      	lsls	r4, r3, #4
 80056ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056ee:	2200      	movs	r2, #0
 80056f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80056f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80056f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80056fc:	4642      	mov	r2, r8
 80056fe:	464b      	mov	r3, r9
 8005700:	1891      	adds	r1, r2, r2
 8005702:	61b9      	str	r1, [r7, #24]
 8005704:	415b      	adcs	r3, r3
 8005706:	61fb      	str	r3, [r7, #28]
 8005708:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800570c:	4641      	mov	r1, r8
 800570e:	1851      	adds	r1, r2, r1
 8005710:	6139      	str	r1, [r7, #16]
 8005712:	4649      	mov	r1, r9
 8005714:	414b      	adcs	r3, r1
 8005716:	617b      	str	r3, [r7, #20]
 8005718:	f04f 0200 	mov.w	r2, #0
 800571c:	f04f 0300 	mov.w	r3, #0
 8005720:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005724:	4659      	mov	r1, fp
 8005726:	00cb      	lsls	r3, r1, #3
 8005728:	4651      	mov	r1, sl
 800572a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800572e:	4651      	mov	r1, sl
 8005730:	00ca      	lsls	r2, r1, #3
 8005732:	4610      	mov	r0, r2
 8005734:	4619      	mov	r1, r3
 8005736:	4603      	mov	r3, r0
 8005738:	4642      	mov	r2, r8
 800573a:	189b      	adds	r3, r3, r2
 800573c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005740:	464b      	mov	r3, r9
 8005742:	460a      	mov	r2, r1
 8005744:	eb42 0303 	adc.w	r3, r2, r3
 8005748:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800574c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005756:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005758:	f04f 0200 	mov.w	r2, #0
 800575c:	f04f 0300 	mov.w	r3, #0
 8005760:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005764:	4649      	mov	r1, r9
 8005766:	008b      	lsls	r3, r1, #2
 8005768:	4641      	mov	r1, r8
 800576a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800576e:	4641      	mov	r1, r8
 8005770:	008a      	lsls	r2, r1, #2
 8005772:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005776:	f7fb fa8f 	bl	8000c98 <__aeabi_uldivmod>
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	4611      	mov	r1, r2
 8005780:	4b38      	ldr	r3, [pc, #224]	@ (8005864 <UART_SetConfig+0x4e4>)
 8005782:	fba3 2301 	umull	r2, r3, r3, r1
 8005786:	095b      	lsrs	r3, r3, #5
 8005788:	2264      	movs	r2, #100	@ 0x64
 800578a:	fb02 f303 	mul.w	r3, r2, r3
 800578e:	1acb      	subs	r3, r1, r3
 8005790:	011b      	lsls	r3, r3, #4
 8005792:	3332      	adds	r3, #50	@ 0x32
 8005794:	4a33      	ldr	r2, [pc, #204]	@ (8005864 <UART_SetConfig+0x4e4>)
 8005796:	fba2 2303 	umull	r2, r3, r2, r3
 800579a:	095b      	lsrs	r3, r3, #5
 800579c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057a0:	441c      	add	r4, r3
 80057a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057a6:	2200      	movs	r2, #0
 80057a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80057aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80057ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80057b0:	4642      	mov	r2, r8
 80057b2:	464b      	mov	r3, r9
 80057b4:	1891      	adds	r1, r2, r2
 80057b6:	60b9      	str	r1, [r7, #8]
 80057b8:	415b      	adcs	r3, r3
 80057ba:	60fb      	str	r3, [r7, #12]
 80057bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057c0:	4641      	mov	r1, r8
 80057c2:	1851      	adds	r1, r2, r1
 80057c4:	6039      	str	r1, [r7, #0]
 80057c6:	4649      	mov	r1, r9
 80057c8:	414b      	adcs	r3, r1
 80057ca:	607b      	str	r3, [r7, #4]
 80057cc:	f04f 0200 	mov.w	r2, #0
 80057d0:	f04f 0300 	mov.w	r3, #0
 80057d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80057d8:	4659      	mov	r1, fp
 80057da:	00cb      	lsls	r3, r1, #3
 80057dc:	4651      	mov	r1, sl
 80057de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057e2:	4651      	mov	r1, sl
 80057e4:	00ca      	lsls	r2, r1, #3
 80057e6:	4610      	mov	r0, r2
 80057e8:	4619      	mov	r1, r3
 80057ea:	4603      	mov	r3, r0
 80057ec:	4642      	mov	r2, r8
 80057ee:	189b      	adds	r3, r3, r2
 80057f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057f2:	464b      	mov	r3, r9
 80057f4:	460a      	mov	r2, r1
 80057f6:	eb42 0303 	adc.w	r3, r2, r3
 80057fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80057fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	663b      	str	r3, [r7, #96]	@ 0x60
 8005806:	667a      	str	r2, [r7, #100]	@ 0x64
 8005808:	f04f 0200 	mov.w	r2, #0
 800580c:	f04f 0300 	mov.w	r3, #0
 8005810:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005814:	4649      	mov	r1, r9
 8005816:	008b      	lsls	r3, r1, #2
 8005818:	4641      	mov	r1, r8
 800581a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800581e:	4641      	mov	r1, r8
 8005820:	008a      	lsls	r2, r1, #2
 8005822:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005826:	f7fb fa37 	bl	8000c98 <__aeabi_uldivmod>
 800582a:	4602      	mov	r2, r0
 800582c:	460b      	mov	r3, r1
 800582e:	4b0d      	ldr	r3, [pc, #52]	@ (8005864 <UART_SetConfig+0x4e4>)
 8005830:	fba3 1302 	umull	r1, r3, r3, r2
 8005834:	095b      	lsrs	r3, r3, #5
 8005836:	2164      	movs	r1, #100	@ 0x64
 8005838:	fb01 f303 	mul.w	r3, r1, r3
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	011b      	lsls	r3, r3, #4
 8005840:	3332      	adds	r3, #50	@ 0x32
 8005842:	4a08      	ldr	r2, [pc, #32]	@ (8005864 <UART_SetConfig+0x4e4>)
 8005844:	fba2 2303 	umull	r2, r3, r2, r3
 8005848:	095b      	lsrs	r3, r3, #5
 800584a:	f003 020f 	and.w	r2, r3, #15
 800584e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4422      	add	r2, r4
 8005856:	609a      	str	r2, [r3, #8]
}
 8005858:	bf00      	nop
 800585a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800585e:	46bd      	mov	sp, r7
 8005860:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005864:	51eb851f 	.word	0x51eb851f

08005868 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005868:	b480      	push	{r7}
 800586a:	b085      	sub	sp, #20
 800586c:	af00      	add	r7, sp, #0
 800586e:	4603      	mov	r3, r0
 8005870:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005872:	2300      	movs	r3, #0
 8005874:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005876:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800587a:	2b84      	cmp	r3, #132	@ 0x84
 800587c:	d005      	beq.n	800588a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800587e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	4413      	add	r3, r2
 8005886:	3303      	adds	r3, #3
 8005888:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800588a:	68fb      	ldr	r3, [r7, #12]
}
 800588c:	4618      	mov	r0, r3
 800588e:	3714      	adds	r7, #20
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr

08005898 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800589c:	f000 fefa 	bl	8006694 <vTaskStartScheduler>
  
  return osOK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80058a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058a8:	b089      	sub	sp, #36	@ 0x24
 80058aa:	af04      	add	r7, sp, #16
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d020      	beq.n	80058fa <osThreadCreate+0x54>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	699b      	ldr	r3, [r3, #24]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d01c      	beq.n	80058fa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685c      	ldr	r4, [r3, #4]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	691e      	ldr	r6, [r3, #16]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7ff ffc8 	bl	8005868 <makeFreeRtosPriority>
 80058d8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80058e2:	9202      	str	r2, [sp, #8]
 80058e4:	9301      	str	r3, [sp, #4]
 80058e6:	9100      	str	r1, [sp, #0]
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	4632      	mov	r2, r6
 80058ec:	4629      	mov	r1, r5
 80058ee:	4620      	mov	r0, r4
 80058f0:	f000 fcea 	bl	80062c8 <xTaskCreateStatic>
 80058f4:	4603      	mov	r3, r0
 80058f6:	60fb      	str	r3, [r7, #12]
 80058f8:	e01c      	b.n	8005934 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685c      	ldr	r4, [r3, #4]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005906:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800590e:	4618      	mov	r0, r3
 8005910:	f7ff ffaa 	bl	8005868 <makeFreeRtosPriority>
 8005914:	4602      	mov	r2, r0
 8005916:	f107 030c 	add.w	r3, r7, #12
 800591a:	9301      	str	r3, [sp, #4]
 800591c:	9200      	str	r2, [sp, #0]
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	4632      	mov	r2, r6
 8005922:	4629      	mov	r1, r5
 8005924:	4620      	mov	r0, r4
 8005926:	f000 fd2f 	bl	8006388 <xTaskCreate>
 800592a:	4603      	mov	r3, r0
 800592c:	2b01      	cmp	r3, #1
 800592e:	d001      	beq.n	8005934 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005930:	2300      	movs	r3, #0
 8005932:	e000      	b.n	8005936 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005934:	68fb      	ldr	r3, [r7, #12]
}
 8005936:	4618      	mov	r0, r3
 8005938:	3714      	adds	r7, #20
 800593a:	46bd      	mov	sp, r7
 800593c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800593e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b084      	sub	sp, #16
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d001      	beq.n	8005954 <osDelay+0x16>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	e000      	b.n	8005956 <osDelay+0x18>
 8005954:	2301      	movs	r3, #1
 8005956:	4618      	mov	r0, r3
 8005958:	f000 fe66 	bl	8006628 <vTaskDelay>
  
  return osOK;
 800595c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800595e:	4618      	mov	r0, r3
 8005960:	3710      	adds	r7, #16
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
	...

08005968 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b08a      	sub	sp, #40	@ 0x28
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005970:	2300      	movs	r3, #0
 8005972:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005974:	f000 fef8 	bl	8006768 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005978:	4b5c      	ldr	r3, [pc, #368]	@ (8005aec <pvPortMalloc+0x184>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d101      	bne.n	8005984 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005980:	f000 f924 	bl	8005bcc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005984:	4b5a      	ldr	r3, [pc, #360]	@ (8005af0 <pvPortMalloc+0x188>)
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4013      	ands	r3, r2
 800598c:	2b00      	cmp	r3, #0
 800598e:	f040 8095 	bne.w	8005abc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d01e      	beq.n	80059d6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005998:	2208      	movs	r2, #8
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4413      	add	r3, r2
 800599e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f003 0307 	and.w	r3, r3, #7
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d015      	beq.n	80059d6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f023 0307 	bic.w	r3, r3, #7
 80059b0:	3308      	adds	r3, #8
 80059b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f003 0307 	and.w	r3, r3, #7
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00b      	beq.n	80059d6 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80059be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059c2:	f383 8811 	msr	BASEPRI, r3
 80059c6:	f3bf 8f6f 	isb	sy
 80059ca:	f3bf 8f4f 	dsb	sy
 80059ce:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80059d0:	bf00      	nop
 80059d2:	bf00      	nop
 80059d4:	e7fd      	b.n	80059d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d06f      	beq.n	8005abc <pvPortMalloc+0x154>
 80059dc:	4b45      	ldr	r3, [pc, #276]	@ (8005af4 <pvPortMalloc+0x18c>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d86a      	bhi.n	8005abc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80059e6:	4b44      	ldr	r3, [pc, #272]	@ (8005af8 <pvPortMalloc+0x190>)
 80059e8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80059ea:	4b43      	ldr	r3, [pc, #268]	@ (8005af8 <pvPortMalloc+0x190>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80059f0:	e004      	b.n	80059fc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80059f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80059f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80059fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d903      	bls.n	8005a0e <pvPortMalloc+0xa6>
 8005a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1f1      	bne.n	80059f2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005a0e:	4b37      	ldr	r3, [pc, #220]	@ (8005aec <pvPortMalloc+0x184>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d051      	beq.n	8005abc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005a18:	6a3b      	ldr	r3, [r7, #32]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2208      	movs	r2, #8
 8005a1e:	4413      	add	r3, r2
 8005a20:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	6a3b      	ldr	r3, [r7, #32]
 8005a28:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2c:	685a      	ldr	r2, [r3, #4]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	1ad2      	subs	r2, r2, r3
 8005a32:	2308      	movs	r3, #8
 8005a34:	005b      	lsls	r3, r3, #1
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d920      	bls.n	8005a7c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005a3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4413      	add	r3, r2
 8005a40:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	f003 0307 	and.w	r3, r3, #7
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00b      	beq.n	8005a64 <pvPortMalloc+0xfc>
	__asm volatile
 8005a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a50:	f383 8811 	msr	BASEPRI, r3
 8005a54:	f3bf 8f6f 	isb	sy
 8005a58:	f3bf 8f4f 	dsb	sy
 8005a5c:	613b      	str	r3, [r7, #16]
}
 8005a5e:	bf00      	nop
 8005a60:	bf00      	nop
 8005a62:	e7fd      	b.n	8005a60 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a66:	685a      	ldr	r2, [r3, #4]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	1ad2      	subs	r2, r2, r3
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005a76:	69b8      	ldr	r0, [r7, #24]
 8005a78:	f000 f90a 	bl	8005c90 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8005af4 <pvPortMalloc+0x18c>)
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	4a1b      	ldr	r2, [pc, #108]	@ (8005af4 <pvPortMalloc+0x18c>)
 8005a88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8005af4 <pvPortMalloc+0x18c>)
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005afc <pvPortMalloc+0x194>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d203      	bcs.n	8005a9e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005a96:	4b17      	ldr	r3, [pc, #92]	@ (8005af4 <pvPortMalloc+0x18c>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a18      	ldr	r2, [pc, #96]	@ (8005afc <pvPortMalloc+0x194>)
 8005a9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa0:	685a      	ldr	r2, [r3, #4]
 8005aa2:	4b13      	ldr	r3, [pc, #76]	@ (8005af0 <pvPortMalloc+0x188>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	431a      	orrs	r2, r3
 8005aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aaa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aae:	2200      	movs	r2, #0
 8005ab0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005ab2:	4b13      	ldr	r3, [pc, #76]	@ (8005b00 <pvPortMalloc+0x198>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	4a11      	ldr	r2, [pc, #68]	@ (8005b00 <pvPortMalloc+0x198>)
 8005aba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005abc:	f000 fe62 	bl	8006784 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	f003 0307 	and.w	r3, r3, #7
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00b      	beq.n	8005ae2 <pvPortMalloc+0x17a>
	__asm volatile
 8005aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ace:	f383 8811 	msr	BASEPRI, r3
 8005ad2:	f3bf 8f6f 	isb	sy
 8005ad6:	f3bf 8f4f 	dsb	sy
 8005ada:	60fb      	str	r3, [r7, #12]
}
 8005adc:	bf00      	nop
 8005ade:	bf00      	nop
 8005ae0:	e7fd      	b.n	8005ade <pvPortMalloc+0x176>
	return pvReturn;
 8005ae2:	69fb      	ldr	r3, [r7, #28]
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3728      	adds	r7, #40	@ 0x28
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	20004218 	.word	0x20004218
 8005af0:	2000422c 	.word	0x2000422c
 8005af4:	2000421c 	.word	0x2000421c
 8005af8:	20004210 	.word	0x20004210
 8005afc:	20004220 	.word	0x20004220
 8005b00:	20004224 	.word	0x20004224

08005b04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d04f      	beq.n	8005bb6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005b16:	2308      	movs	r3, #8
 8005b18:	425b      	negs	r3, r3
 8005b1a:	697a      	ldr	r2, [r7, #20]
 8005b1c:	4413      	add	r3, r2
 8005b1e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	685a      	ldr	r2, [r3, #4]
 8005b28:	4b25      	ldr	r3, [pc, #148]	@ (8005bc0 <vPortFree+0xbc>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d10b      	bne.n	8005b4a <vPortFree+0x46>
	__asm volatile
 8005b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b36:	f383 8811 	msr	BASEPRI, r3
 8005b3a:	f3bf 8f6f 	isb	sy
 8005b3e:	f3bf 8f4f 	dsb	sy
 8005b42:	60fb      	str	r3, [r7, #12]
}
 8005b44:	bf00      	nop
 8005b46:	bf00      	nop
 8005b48:	e7fd      	b.n	8005b46 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d00b      	beq.n	8005b6a <vPortFree+0x66>
	__asm volatile
 8005b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b56:	f383 8811 	msr	BASEPRI, r3
 8005b5a:	f3bf 8f6f 	isb	sy
 8005b5e:	f3bf 8f4f 	dsb	sy
 8005b62:	60bb      	str	r3, [r7, #8]
}
 8005b64:	bf00      	nop
 8005b66:	bf00      	nop
 8005b68:	e7fd      	b.n	8005b66 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	685a      	ldr	r2, [r3, #4]
 8005b6e:	4b14      	ldr	r3, [pc, #80]	@ (8005bc0 <vPortFree+0xbc>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4013      	ands	r3, r2
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d01e      	beq.n	8005bb6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d11a      	bne.n	8005bb6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	685a      	ldr	r2, [r3, #4]
 8005b84:	4b0e      	ldr	r3, [pc, #56]	@ (8005bc0 <vPortFree+0xbc>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	43db      	mvns	r3, r3
 8005b8a:	401a      	ands	r2, r3
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005b90:	f000 fdea 	bl	8006768 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	685a      	ldr	r2, [r3, #4]
 8005b98:	4b0a      	ldr	r3, [pc, #40]	@ (8005bc4 <vPortFree+0xc0>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4413      	add	r3, r2
 8005b9e:	4a09      	ldr	r2, [pc, #36]	@ (8005bc4 <vPortFree+0xc0>)
 8005ba0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005ba2:	6938      	ldr	r0, [r7, #16]
 8005ba4:	f000 f874 	bl	8005c90 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005ba8:	4b07      	ldr	r3, [pc, #28]	@ (8005bc8 <vPortFree+0xc4>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	3301      	adds	r3, #1
 8005bae:	4a06      	ldr	r2, [pc, #24]	@ (8005bc8 <vPortFree+0xc4>)
 8005bb0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005bb2:	f000 fde7 	bl	8006784 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005bb6:	bf00      	nop
 8005bb8:	3718      	adds	r7, #24
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	2000422c 	.word	0x2000422c
 8005bc4:	2000421c 	.word	0x2000421c
 8005bc8:	20004228 	.word	0x20004228

08005bcc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b085      	sub	sp, #20
 8005bd0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005bd2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005bd6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005bd8:	4b27      	ldr	r3, [pc, #156]	@ (8005c78 <prvHeapInit+0xac>)
 8005bda:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f003 0307 	and.w	r3, r3, #7
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d00c      	beq.n	8005c00 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	3307      	adds	r3, #7
 8005bea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f023 0307 	bic.w	r3, r3, #7
 8005bf2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005bf4:	68ba      	ldr	r2, [r7, #8]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	4a1f      	ldr	r2, [pc, #124]	@ (8005c78 <prvHeapInit+0xac>)
 8005bfc:	4413      	add	r3, r2
 8005bfe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005c04:	4a1d      	ldr	r2, [pc, #116]	@ (8005c7c <prvHeapInit+0xb0>)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8005c7c <prvHeapInit+0xb0>)
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	68ba      	ldr	r2, [r7, #8]
 8005c14:	4413      	add	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005c18:	2208      	movs	r2, #8
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	1a9b      	subs	r3, r3, r2
 8005c1e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f023 0307 	bic.w	r3, r3, #7
 8005c26:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	4a15      	ldr	r2, [pc, #84]	@ (8005c80 <prvHeapInit+0xb4>)
 8005c2c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005c2e:	4b14      	ldr	r3, [pc, #80]	@ (8005c80 <prvHeapInit+0xb4>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2200      	movs	r2, #0
 8005c34:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005c36:	4b12      	ldr	r3, [pc, #72]	@ (8005c80 <prvHeapInit+0xb4>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	1ad2      	subs	r2, r2, r3
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8005c80 <prvHeapInit+0xb4>)
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	4a0a      	ldr	r2, [pc, #40]	@ (8005c84 <prvHeapInit+0xb8>)
 8005c5a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	4a09      	ldr	r2, [pc, #36]	@ (8005c88 <prvHeapInit+0xbc>)
 8005c62:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005c64:	4b09      	ldr	r3, [pc, #36]	@ (8005c8c <prvHeapInit+0xc0>)
 8005c66:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005c6a:	601a      	str	r2, [r3, #0]
}
 8005c6c:	bf00      	nop
 8005c6e:	3714      	adds	r7, #20
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr
 8005c78:	20000610 	.word	0x20000610
 8005c7c:	20004210 	.word	0x20004210
 8005c80:	20004218 	.word	0x20004218
 8005c84:	20004220 	.word	0x20004220
 8005c88:	2000421c 	.word	0x2000421c
 8005c8c:	2000422c 	.word	0x2000422c

08005c90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005c98:	4b28      	ldr	r3, [pc, #160]	@ (8005d3c <prvInsertBlockIntoFreeList+0xac>)
 8005c9a:	60fb      	str	r3, [r7, #12]
 8005c9c:	e002      	b.n	8005ca4 <prvInsertBlockIntoFreeList+0x14>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	60fb      	str	r3, [r7, #12]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d8f7      	bhi.n	8005c9e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	68ba      	ldr	r2, [r7, #8]
 8005cb8:	4413      	add	r3, r2
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d108      	bne.n	8005cd2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	441a      	add	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	441a      	add	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d118      	bne.n	8005d18 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	4b15      	ldr	r3, [pc, #84]	@ (8005d40 <prvInsertBlockIntoFreeList+0xb0>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d00d      	beq.n	8005d0e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685a      	ldr	r2, [r3, #4]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	441a      	add	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	601a      	str	r2, [r3, #0]
 8005d0c:	e008      	b.n	8005d20 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d40 <prvInsertBlockIntoFreeList+0xb0>)
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	601a      	str	r2, [r3, #0]
 8005d16:	e003      	b.n	8005d20 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d002      	beq.n	8005d2e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d2e:	bf00      	nop
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	20004210 	.word	0x20004210
 8005d40:	20004218 	.word	0x20004218

08005d44 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f103 0208 	add.w	r2, r3, #8
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f103 0208 	add.w	r2, r3, #8
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f103 0208 	add.w	r2, r3, #8
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d92:	bf00      	nop
 8005d94:	370c      	adds	r7, #12
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr

08005d9e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d9e:	b480      	push	{r7}
 8005da0:	b085      	sub	sp, #20
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
 8005da6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	68fa      	ldr	r2, [r7, #12]
 8005db2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	689a      	ldr	r2, [r3, #8]
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	683a      	ldr	r2, [r7, #0]
 8005dc2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	683a      	ldr	r2, [r7, #0]
 8005dc8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	1c5a      	adds	r2, r3, #1
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	601a      	str	r2, [r3, #0]
}
 8005dda:	bf00      	nop
 8005ddc:	3714      	adds	r7, #20
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr

08005de6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005de6:	b480      	push	{r7}
 8005de8:	b085      	sub	sp, #20
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
 8005dee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dfc:	d103      	bne.n	8005e06 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	60fb      	str	r3, [r7, #12]
 8005e04:	e00c      	b.n	8005e20 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	3308      	adds	r3, #8
 8005e0a:	60fb      	str	r3, [r7, #12]
 8005e0c:	e002      	b.n	8005e14 <vListInsert+0x2e>
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	60fb      	str	r3, [r7, #12]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d2f6      	bcs.n	8005e0e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	685a      	ldr	r2, [r3, #4]
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	683a      	ldr	r2, [r7, #0]
 8005e2e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	1c5a      	adds	r2, r3, #1
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	601a      	str	r2, [r3, #0]
}
 8005e4c:	bf00      	nop
 8005e4e:	3714      	adds	r7, #20
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b085      	sub	sp, #20
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	691b      	ldr	r3, [r3, #16]
 8005e64:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	6892      	ldr	r2, [r2, #8]
 8005e6e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	6852      	ldr	r2, [r2, #4]
 8005e78:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d103      	bne.n	8005e8c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	689a      	ldr	r2, [r3, #8]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	1e5a      	subs	r2, r3, #1
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3714      	adds	r7, #20
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005eac:	b480      	push	{r7}
 8005eae:	b085      	sub	sp, #20
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	60b9      	str	r1, [r7, #8]
 8005eb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	3b04      	subs	r3, #4
 8005ebc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005ec4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	3b04      	subs	r3, #4
 8005eca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	f023 0201 	bic.w	r2, r3, #1
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	3b04      	subs	r3, #4
 8005eda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005edc:	4a0c      	ldr	r2, [pc, #48]	@ (8005f10 <pxPortInitialiseStack+0x64>)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	3b14      	subs	r3, #20
 8005ee6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	3b04      	subs	r3, #4
 8005ef2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f06f 0202 	mvn.w	r2, #2
 8005efa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	3b20      	subs	r3, #32
 8005f00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005f02:	68fb      	ldr	r3, [r7, #12]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3714      	adds	r7, #20
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr
 8005f10:	08005f15 	.word	0x08005f15

08005f14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005f1e:	4b13      	ldr	r3, [pc, #76]	@ (8005f6c <prvTaskExitError+0x58>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f26:	d00b      	beq.n	8005f40 <prvTaskExitError+0x2c>
	__asm volatile
 8005f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2c:	f383 8811 	msr	BASEPRI, r3
 8005f30:	f3bf 8f6f 	isb	sy
 8005f34:	f3bf 8f4f 	dsb	sy
 8005f38:	60fb      	str	r3, [r7, #12]
}
 8005f3a:	bf00      	nop
 8005f3c:	bf00      	nop
 8005f3e:	e7fd      	b.n	8005f3c <prvTaskExitError+0x28>
	__asm volatile
 8005f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f44:	f383 8811 	msr	BASEPRI, r3
 8005f48:	f3bf 8f6f 	isb	sy
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	60bb      	str	r3, [r7, #8]
}
 8005f52:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005f54:	bf00      	nop
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d0fc      	beq.n	8005f56 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005f5c:	bf00      	nop
 8005f5e:	bf00      	nop
 8005f60:	3714      	adds	r7, #20
 8005f62:	46bd      	mov	sp, r7
 8005f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f68:	4770      	bx	lr
 8005f6a:	bf00      	nop
 8005f6c:	2000000c 	.word	0x2000000c

08005f70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005f70:	4b07      	ldr	r3, [pc, #28]	@ (8005f90 <pxCurrentTCBConst2>)
 8005f72:	6819      	ldr	r1, [r3, #0]
 8005f74:	6808      	ldr	r0, [r1, #0]
 8005f76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f7a:	f380 8809 	msr	PSP, r0
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f04f 0000 	mov.w	r0, #0
 8005f86:	f380 8811 	msr	BASEPRI, r0
 8005f8a:	4770      	bx	lr
 8005f8c:	f3af 8000 	nop.w

08005f90 <pxCurrentTCBConst2>:
 8005f90:	20004238 	.word	0x20004238
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005f94:	bf00      	nop
 8005f96:	bf00      	nop

08005f98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005f98:	4808      	ldr	r0, [pc, #32]	@ (8005fbc <prvPortStartFirstTask+0x24>)
 8005f9a:	6800      	ldr	r0, [r0, #0]
 8005f9c:	6800      	ldr	r0, [r0, #0]
 8005f9e:	f380 8808 	msr	MSP, r0
 8005fa2:	f04f 0000 	mov.w	r0, #0
 8005fa6:	f380 8814 	msr	CONTROL, r0
 8005faa:	b662      	cpsie	i
 8005fac:	b661      	cpsie	f
 8005fae:	f3bf 8f4f 	dsb	sy
 8005fb2:	f3bf 8f6f 	isb	sy
 8005fb6:	df00      	svc	0
 8005fb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005fba:	bf00      	nop
 8005fbc:	e000ed08 	.word	0xe000ed08

08005fc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b086      	sub	sp, #24
 8005fc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005fc6:	4b47      	ldr	r3, [pc, #284]	@ (80060e4 <xPortStartScheduler+0x124>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a47      	ldr	r2, [pc, #284]	@ (80060e8 <xPortStartScheduler+0x128>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d10b      	bne.n	8005fe8 <xPortStartScheduler+0x28>
	__asm volatile
 8005fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd4:	f383 8811 	msr	BASEPRI, r3
 8005fd8:	f3bf 8f6f 	isb	sy
 8005fdc:	f3bf 8f4f 	dsb	sy
 8005fe0:	613b      	str	r3, [r7, #16]
}
 8005fe2:	bf00      	nop
 8005fe4:	bf00      	nop
 8005fe6:	e7fd      	b.n	8005fe4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005fe8:	4b3e      	ldr	r3, [pc, #248]	@ (80060e4 <xPortStartScheduler+0x124>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a3f      	ldr	r2, [pc, #252]	@ (80060ec <xPortStartScheduler+0x12c>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d10b      	bne.n	800600a <xPortStartScheduler+0x4a>
	__asm volatile
 8005ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff6:	f383 8811 	msr	BASEPRI, r3
 8005ffa:	f3bf 8f6f 	isb	sy
 8005ffe:	f3bf 8f4f 	dsb	sy
 8006002:	60fb      	str	r3, [r7, #12]
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop
 8006008:	e7fd      	b.n	8006006 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800600a:	4b39      	ldr	r3, [pc, #228]	@ (80060f0 <xPortStartScheduler+0x130>)
 800600c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	781b      	ldrb	r3, [r3, #0]
 8006012:	b2db      	uxtb	r3, r3
 8006014:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	22ff      	movs	r2, #255	@ 0xff
 800601a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	781b      	ldrb	r3, [r3, #0]
 8006020:	b2db      	uxtb	r3, r3
 8006022:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006024:	78fb      	ldrb	r3, [r7, #3]
 8006026:	b2db      	uxtb	r3, r3
 8006028:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800602c:	b2da      	uxtb	r2, r3
 800602e:	4b31      	ldr	r3, [pc, #196]	@ (80060f4 <xPortStartScheduler+0x134>)
 8006030:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006032:	4b31      	ldr	r3, [pc, #196]	@ (80060f8 <xPortStartScheduler+0x138>)
 8006034:	2207      	movs	r2, #7
 8006036:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006038:	e009      	b.n	800604e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800603a:	4b2f      	ldr	r3, [pc, #188]	@ (80060f8 <xPortStartScheduler+0x138>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	3b01      	subs	r3, #1
 8006040:	4a2d      	ldr	r2, [pc, #180]	@ (80060f8 <xPortStartScheduler+0x138>)
 8006042:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006044:	78fb      	ldrb	r3, [r7, #3]
 8006046:	b2db      	uxtb	r3, r3
 8006048:	005b      	lsls	r3, r3, #1
 800604a:	b2db      	uxtb	r3, r3
 800604c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800604e:	78fb      	ldrb	r3, [r7, #3]
 8006050:	b2db      	uxtb	r3, r3
 8006052:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006056:	2b80      	cmp	r3, #128	@ 0x80
 8006058:	d0ef      	beq.n	800603a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800605a:	4b27      	ldr	r3, [pc, #156]	@ (80060f8 <xPortStartScheduler+0x138>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f1c3 0307 	rsb	r3, r3, #7
 8006062:	2b04      	cmp	r3, #4
 8006064:	d00b      	beq.n	800607e <xPortStartScheduler+0xbe>
	__asm volatile
 8006066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606a:	f383 8811 	msr	BASEPRI, r3
 800606e:	f3bf 8f6f 	isb	sy
 8006072:	f3bf 8f4f 	dsb	sy
 8006076:	60bb      	str	r3, [r7, #8]
}
 8006078:	bf00      	nop
 800607a:	bf00      	nop
 800607c:	e7fd      	b.n	800607a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800607e:	4b1e      	ldr	r3, [pc, #120]	@ (80060f8 <xPortStartScheduler+0x138>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	021b      	lsls	r3, r3, #8
 8006084:	4a1c      	ldr	r2, [pc, #112]	@ (80060f8 <xPortStartScheduler+0x138>)
 8006086:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006088:	4b1b      	ldr	r3, [pc, #108]	@ (80060f8 <xPortStartScheduler+0x138>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006090:	4a19      	ldr	r2, [pc, #100]	@ (80060f8 <xPortStartScheduler+0x138>)
 8006092:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	b2da      	uxtb	r2, r3
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800609c:	4b17      	ldr	r3, [pc, #92]	@ (80060fc <xPortStartScheduler+0x13c>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a16      	ldr	r2, [pc, #88]	@ (80060fc <xPortStartScheduler+0x13c>)
 80060a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80060a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80060a8:	4b14      	ldr	r3, [pc, #80]	@ (80060fc <xPortStartScheduler+0x13c>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a13      	ldr	r2, [pc, #76]	@ (80060fc <xPortStartScheduler+0x13c>)
 80060ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80060b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80060b4:	f000 f8da 	bl	800626c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80060b8:	4b11      	ldr	r3, [pc, #68]	@ (8006100 <xPortStartScheduler+0x140>)
 80060ba:	2200      	movs	r2, #0
 80060bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80060be:	f000 f8f9 	bl	80062b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80060c2:	4b10      	ldr	r3, [pc, #64]	@ (8006104 <xPortStartScheduler+0x144>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a0f      	ldr	r2, [pc, #60]	@ (8006104 <xPortStartScheduler+0x144>)
 80060c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80060cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80060ce:	f7ff ff63 	bl	8005f98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80060d2:	f000 fcaf 	bl	8006a34 <vTaskSwitchContext>
	prvTaskExitError();
 80060d6:	f7ff ff1d 	bl	8005f14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3718      	adds	r7, #24
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	e000ed00 	.word	0xe000ed00
 80060e8:	410fc271 	.word	0x410fc271
 80060ec:	410fc270 	.word	0x410fc270
 80060f0:	e000e400 	.word	0xe000e400
 80060f4:	20004230 	.word	0x20004230
 80060f8:	20004234 	.word	0x20004234
 80060fc:	e000ed20 	.word	0xe000ed20
 8006100:	2000000c 	.word	0x2000000c
 8006104:	e000ef34 	.word	0xe000ef34

08006108 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
	__asm volatile
 800610e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006112:	f383 8811 	msr	BASEPRI, r3
 8006116:	f3bf 8f6f 	isb	sy
 800611a:	f3bf 8f4f 	dsb	sy
 800611e:	607b      	str	r3, [r7, #4]
}
 8006120:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006122:	4b10      	ldr	r3, [pc, #64]	@ (8006164 <vPortEnterCritical+0x5c>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	3301      	adds	r3, #1
 8006128:	4a0e      	ldr	r2, [pc, #56]	@ (8006164 <vPortEnterCritical+0x5c>)
 800612a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800612c:	4b0d      	ldr	r3, [pc, #52]	@ (8006164 <vPortEnterCritical+0x5c>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d110      	bne.n	8006156 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006134:	4b0c      	ldr	r3, [pc, #48]	@ (8006168 <vPortEnterCritical+0x60>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	b2db      	uxtb	r3, r3
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00b      	beq.n	8006156 <vPortEnterCritical+0x4e>
	__asm volatile
 800613e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006142:	f383 8811 	msr	BASEPRI, r3
 8006146:	f3bf 8f6f 	isb	sy
 800614a:	f3bf 8f4f 	dsb	sy
 800614e:	603b      	str	r3, [r7, #0]
}
 8006150:	bf00      	nop
 8006152:	bf00      	nop
 8006154:	e7fd      	b.n	8006152 <vPortEnterCritical+0x4a>
	}
}
 8006156:	bf00      	nop
 8006158:	370c      	adds	r7, #12
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	2000000c 	.word	0x2000000c
 8006168:	e000ed04 	.word	0xe000ed04

0800616c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006172:	4b12      	ldr	r3, [pc, #72]	@ (80061bc <vPortExitCritical+0x50>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10b      	bne.n	8006192 <vPortExitCritical+0x26>
	__asm volatile
 800617a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617e:	f383 8811 	msr	BASEPRI, r3
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	f3bf 8f4f 	dsb	sy
 800618a:	607b      	str	r3, [r7, #4]
}
 800618c:	bf00      	nop
 800618e:	bf00      	nop
 8006190:	e7fd      	b.n	800618e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006192:	4b0a      	ldr	r3, [pc, #40]	@ (80061bc <vPortExitCritical+0x50>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	3b01      	subs	r3, #1
 8006198:	4a08      	ldr	r2, [pc, #32]	@ (80061bc <vPortExitCritical+0x50>)
 800619a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800619c:	4b07      	ldr	r3, [pc, #28]	@ (80061bc <vPortExitCritical+0x50>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d105      	bne.n	80061b0 <vPortExitCritical+0x44>
 80061a4:	2300      	movs	r3, #0
 80061a6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80061ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80061b0:	bf00      	nop
 80061b2:	370c      	adds	r7, #12
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr
 80061bc:	2000000c 	.word	0x2000000c

080061c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80061c0:	f3ef 8009 	mrs	r0, PSP
 80061c4:	f3bf 8f6f 	isb	sy
 80061c8:	4b15      	ldr	r3, [pc, #84]	@ (8006220 <pxCurrentTCBConst>)
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	f01e 0f10 	tst.w	lr, #16
 80061d0:	bf08      	it	eq
 80061d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80061d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061da:	6010      	str	r0, [r2, #0]
 80061dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80061e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80061e4:	f380 8811 	msr	BASEPRI, r0
 80061e8:	f3bf 8f4f 	dsb	sy
 80061ec:	f3bf 8f6f 	isb	sy
 80061f0:	f000 fc20 	bl	8006a34 <vTaskSwitchContext>
 80061f4:	f04f 0000 	mov.w	r0, #0
 80061f8:	f380 8811 	msr	BASEPRI, r0
 80061fc:	bc09      	pop	{r0, r3}
 80061fe:	6819      	ldr	r1, [r3, #0]
 8006200:	6808      	ldr	r0, [r1, #0]
 8006202:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006206:	f01e 0f10 	tst.w	lr, #16
 800620a:	bf08      	it	eq
 800620c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006210:	f380 8809 	msr	PSP, r0
 8006214:	f3bf 8f6f 	isb	sy
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	f3af 8000 	nop.w

08006220 <pxCurrentTCBConst>:
 8006220:	20004238 	.word	0x20004238
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006224:	bf00      	nop
 8006226:	bf00      	nop

08006228 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b082      	sub	sp, #8
 800622c:	af00      	add	r7, sp, #0
	__asm volatile
 800622e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006232:	f383 8811 	msr	BASEPRI, r3
 8006236:	f3bf 8f6f 	isb	sy
 800623a:	f3bf 8f4f 	dsb	sy
 800623e:	607b      	str	r3, [r7, #4]
}
 8006240:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006242:	f000 fb3d 	bl	80068c0 <xTaskIncrementTick>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d003      	beq.n	8006254 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800624c:	4b06      	ldr	r3, [pc, #24]	@ (8006268 <SysTick_Handler+0x40>)
 800624e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006252:	601a      	str	r2, [r3, #0]
 8006254:	2300      	movs	r3, #0
 8006256:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	f383 8811 	msr	BASEPRI, r3
}
 800625e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006260:	bf00      	nop
 8006262:	3708      	adds	r7, #8
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}
 8006268:	e000ed04 	.word	0xe000ed04

0800626c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800626c:	b480      	push	{r7}
 800626e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006270:	4b0b      	ldr	r3, [pc, #44]	@ (80062a0 <vPortSetupTimerInterrupt+0x34>)
 8006272:	2200      	movs	r2, #0
 8006274:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006276:	4b0b      	ldr	r3, [pc, #44]	@ (80062a4 <vPortSetupTimerInterrupt+0x38>)
 8006278:	2200      	movs	r2, #0
 800627a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800627c:	4b0a      	ldr	r3, [pc, #40]	@ (80062a8 <vPortSetupTimerInterrupt+0x3c>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a0a      	ldr	r2, [pc, #40]	@ (80062ac <vPortSetupTimerInterrupt+0x40>)
 8006282:	fba2 2303 	umull	r2, r3, r2, r3
 8006286:	099b      	lsrs	r3, r3, #6
 8006288:	4a09      	ldr	r2, [pc, #36]	@ (80062b0 <vPortSetupTimerInterrupt+0x44>)
 800628a:	3b01      	subs	r3, #1
 800628c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800628e:	4b04      	ldr	r3, [pc, #16]	@ (80062a0 <vPortSetupTimerInterrupt+0x34>)
 8006290:	2207      	movs	r2, #7
 8006292:	601a      	str	r2, [r3, #0]
}
 8006294:	bf00      	nop
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr
 800629e:	bf00      	nop
 80062a0:	e000e010 	.word	0xe000e010
 80062a4:	e000e018 	.word	0xe000e018
 80062a8:	20000000 	.word	0x20000000
 80062ac:	10624dd3 	.word	0x10624dd3
 80062b0:	e000e014 	.word	0xe000e014

080062b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80062b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80062c4 <vPortEnableVFP+0x10>
 80062b8:	6801      	ldr	r1, [r0, #0]
 80062ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80062be:	6001      	str	r1, [r0, #0]
 80062c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80062c2:	bf00      	nop
 80062c4:	e000ed88 	.word	0xe000ed88

080062c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b08e      	sub	sp, #56	@ 0x38
 80062cc:	af04      	add	r7, sp, #16
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
 80062d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80062d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10b      	bne.n	80062f4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80062dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e0:	f383 8811 	msr	BASEPRI, r3
 80062e4:	f3bf 8f6f 	isb	sy
 80062e8:	f3bf 8f4f 	dsb	sy
 80062ec:	623b      	str	r3, [r7, #32]
}
 80062ee:	bf00      	nop
 80062f0:	bf00      	nop
 80062f2:	e7fd      	b.n	80062f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80062f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d10b      	bne.n	8006312 <xTaskCreateStatic+0x4a>
	__asm volatile
 80062fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fe:	f383 8811 	msr	BASEPRI, r3
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	f3bf 8f4f 	dsb	sy
 800630a:	61fb      	str	r3, [r7, #28]
}
 800630c:	bf00      	nop
 800630e:	bf00      	nop
 8006310:	e7fd      	b.n	800630e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006312:	23a0      	movs	r3, #160	@ 0xa0
 8006314:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	2ba0      	cmp	r3, #160	@ 0xa0
 800631a:	d00b      	beq.n	8006334 <xTaskCreateStatic+0x6c>
	__asm volatile
 800631c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006320:	f383 8811 	msr	BASEPRI, r3
 8006324:	f3bf 8f6f 	isb	sy
 8006328:	f3bf 8f4f 	dsb	sy
 800632c:	61bb      	str	r3, [r7, #24]
}
 800632e:	bf00      	nop
 8006330:	bf00      	nop
 8006332:	e7fd      	b.n	8006330 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006334:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006338:	2b00      	cmp	r3, #0
 800633a:	d01e      	beq.n	800637a <xTaskCreateStatic+0xb2>
 800633c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800633e:	2b00      	cmp	r3, #0
 8006340:	d01b      	beq.n	800637a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006344:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006348:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800634a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800634c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634e:	2202      	movs	r2, #2
 8006350:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006354:	2300      	movs	r3, #0
 8006356:	9303      	str	r3, [sp, #12]
 8006358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635a:	9302      	str	r3, [sp, #8]
 800635c:	f107 0314 	add.w	r3, r7, #20
 8006360:	9301      	str	r3, [sp, #4]
 8006362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006364:	9300      	str	r3, [sp, #0]
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	68b9      	ldr	r1, [r7, #8]
 800636c:	68f8      	ldr	r0, [r7, #12]
 800636e:	f000 f851 	bl	8006414 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006372:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006374:	f000 f8ee 	bl	8006554 <prvAddNewTaskToReadyList>
 8006378:	e001      	b.n	800637e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800637a:	2300      	movs	r3, #0
 800637c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800637e:	697b      	ldr	r3, [r7, #20]
	}
 8006380:	4618      	mov	r0, r3
 8006382:	3728      	adds	r7, #40	@ 0x28
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}

08006388 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006388:	b580      	push	{r7, lr}
 800638a:	b08c      	sub	sp, #48	@ 0x30
 800638c:	af04      	add	r7, sp, #16
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	603b      	str	r3, [r7, #0]
 8006394:	4613      	mov	r3, r2
 8006396:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006398:	88fb      	ldrh	r3, [r7, #6]
 800639a:	009b      	lsls	r3, r3, #2
 800639c:	4618      	mov	r0, r3
 800639e:	f7ff fae3 	bl	8005968 <pvPortMalloc>
 80063a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00e      	beq.n	80063c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80063aa:	20a0      	movs	r0, #160	@ 0xa0
 80063ac:	f7ff fadc 	bl	8005968 <pvPortMalloc>
 80063b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d003      	beq.n	80063c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80063be:	e005      	b.n	80063cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80063c0:	6978      	ldr	r0, [r7, #20]
 80063c2:	f7ff fb9f 	bl	8005b04 <vPortFree>
 80063c6:	e001      	b.n	80063cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80063c8:	2300      	movs	r3, #0
 80063ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d017      	beq.n	8006402 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80063da:	88fa      	ldrh	r2, [r7, #6]
 80063dc:	2300      	movs	r3, #0
 80063de:	9303      	str	r3, [sp, #12]
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	9302      	str	r3, [sp, #8]
 80063e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e6:	9301      	str	r3, [sp, #4]
 80063e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ea:	9300      	str	r3, [sp, #0]
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	68b9      	ldr	r1, [r7, #8]
 80063f0:	68f8      	ldr	r0, [r7, #12]
 80063f2:	f000 f80f 	bl	8006414 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80063f6:	69f8      	ldr	r0, [r7, #28]
 80063f8:	f000 f8ac 	bl	8006554 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80063fc:	2301      	movs	r3, #1
 80063fe:	61bb      	str	r3, [r7, #24]
 8006400:	e002      	b.n	8006408 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006402:	f04f 33ff 	mov.w	r3, #4294967295
 8006406:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006408:	69bb      	ldr	r3, [r7, #24]
	}
 800640a:	4618      	mov	r0, r3
 800640c:	3720      	adds	r7, #32
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
	...

08006414 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b088      	sub	sp, #32
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	607a      	str	r2, [r7, #4]
 8006420:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006424:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800642c:	3b01      	subs	r3, #1
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	4413      	add	r3, r2
 8006432:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	f023 0307 	bic.w	r3, r3, #7
 800643a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	f003 0307 	and.w	r3, r3, #7
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00b      	beq.n	800645e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8006446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644a:	f383 8811 	msr	BASEPRI, r3
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f3bf 8f4f 	dsb	sy
 8006456:	617b      	str	r3, [r7, #20]
}
 8006458:	bf00      	nop
 800645a:	bf00      	nop
 800645c:	e7fd      	b.n	800645a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d01f      	beq.n	80064a4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006464:	2300      	movs	r3, #0
 8006466:	61fb      	str	r3, [r7, #28]
 8006468:	e012      	b.n	8006490 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800646a:	68ba      	ldr	r2, [r7, #8]
 800646c:	69fb      	ldr	r3, [r7, #28]
 800646e:	4413      	add	r3, r2
 8006470:	7819      	ldrb	r1, [r3, #0]
 8006472:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	4413      	add	r3, r2
 8006478:	3334      	adds	r3, #52	@ 0x34
 800647a:	460a      	mov	r2, r1
 800647c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	4413      	add	r3, r2
 8006484:	781b      	ldrb	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d006      	beq.n	8006498 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	3301      	adds	r3, #1
 800648e:	61fb      	str	r3, [r7, #28]
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	2b0f      	cmp	r3, #15
 8006494:	d9e9      	bls.n	800646a <prvInitialiseNewTask+0x56>
 8006496:	e000      	b.n	800649a <prvInitialiseNewTask+0x86>
			{
				break;
 8006498:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800649a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649c:	2200      	movs	r2, #0
 800649e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80064a2:	e003      	b.n	80064ac <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80064a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80064ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ae:	2b06      	cmp	r3, #6
 80064b0:	d901      	bls.n	80064b6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80064b2:	2306      	movs	r3, #6
 80064b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80064b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064ba:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80064bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064c0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80064c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c4:	2200      	movs	r2, #0
 80064c6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80064c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ca:	3304      	adds	r3, #4
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff fc59 	bl	8005d84 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80064d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d4:	3318      	adds	r3, #24
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7ff fc54 	bl	8005d84 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80064dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064e0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e4:	f1c3 0207 	rsb	r2, r3, #7
 80064e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80064ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064f0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80064f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f4:	2200      	movs	r2, #0
 80064f6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80064fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006504:	334c      	adds	r3, #76	@ 0x4c
 8006506:	224c      	movs	r2, #76	@ 0x4c
 8006508:	2100      	movs	r1, #0
 800650a:	4618      	mov	r0, r3
 800650c:	f001 fcce 	bl	8007eac <memset>
 8006510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006512:	4a0d      	ldr	r2, [pc, #52]	@ (8006548 <prvInitialiseNewTask+0x134>)
 8006514:	651a      	str	r2, [r3, #80]	@ 0x50
 8006516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006518:	4a0c      	ldr	r2, [pc, #48]	@ (800654c <prvInitialiseNewTask+0x138>)
 800651a:	655a      	str	r2, [r3, #84]	@ 0x54
 800651c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651e:	4a0c      	ldr	r2, [pc, #48]	@ (8006550 <prvInitialiseNewTask+0x13c>)
 8006520:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	68f9      	ldr	r1, [r7, #12]
 8006526:	69b8      	ldr	r0, [r7, #24]
 8006528:	f7ff fcc0 	bl	8005eac <pxPortInitialiseStack>
 800652c:	4602      	mov	r2, r0
 800652e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006530:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006534:	2b00      	cmp	r3, #0
 8006536:	d002      	beq.n	800653e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800653a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800653c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800653e:	bf00      	nop
 8006540:	3720      	adds	r7, #32
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	20004364 	.word	0x20004364
 800654c:	200043cc 	.word	0x200043cc
 8006550:	20004434 	.word	0x20004434

08006554 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800655c:	f7ff fdd4 	bl	8006108 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006560:	4b2a      	ldr	r3, [pc, #168]	@ (800660c <prvAddNewTaskToReadyList+0xb8>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	3301      	adds	r3, #1
 8006566:	4a29      	ldr	r2, [pc, #164]	@ (800660c <prvAddNewTaskToReadyList+0xb8>)
 8006568:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800656a:	4b29      	ldr	r3, [pc, #164]	@ (8006610 <prvAddNewTaskToReadyList+0xbc>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d109      	bne.n	8006586 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006572:	4a27      	ldr	r2, [pc, #156]	@ (8006610 <prvAddNewTaskToReadyList+0xbc>)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006578:	4b24      	ldr	r3, [pc, #144]	@ (800660c <prvAddNewTaskToReadyList+0xb8>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2b01      	cmp	r3, #1
 800657e:	d110      	bne.n	80065a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006580:	f000 fad4 	bl	8006b2c <prvInitialiseTaskLists>
 8006584:	e00d      	b.n	80065a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006586:	4b23      	ldr	r3, [pc, #140]	@ (8006614 <prvAddNewTaskToReadyList+0xc0>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d109      	bne.n	80065a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800658e:	4b20      	ldr	r3, [pc, #128]	@ (8006610 <prvAddNewTaskToReadyList+0xbc>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006598:	429a      	cmp	r2, r3
 800659a:	d802      	bhi.n	80065a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800659c:	4a1c      	ldr	r2, [pc, #112]	@ (8006610 <prvAddNewTaskToReadyList+0xbc>)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80065a2:	4b1d      	ldr	r3, [pc, #116]	@ (8006618 <prvAddNewTaskToReadyList+0xc4>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	3301      	adds	r3, #1
 80065a8:	4a1b      	ldr	r2, [pc, #108]	@ (8006618 <prvAddNewTaskToReadyList+0xc4>)
 80065aa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b0:	2201      	movs	r2, #1
 80065b2:	409a      	lsls	r2, r3
 80065b4:	4b19      	ldr	r3, [pc, #100]	@ (800661c <prvAddNewTaskToReadyList+0xc8>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	4a18      	ldr	r2, [pc, #96]	@ (800661c <prvAddNewTaskToReadyList+0xc8>)
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065c2:	4613      	mov	r3, r2
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	4413      	add	r3, r2
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	4a15      	ldr	r2, [pc, #84]	@ (8006620 <prvAddNewTaskToReadyList+0xcc>)
 80065cc:	441a      	add	r2, r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	3304      	adds	r3, #4
 80065d2:	4619      	mov	r1, r3
 80065d4:	4610      	mov	r0, r2
 80065d6:	f7ff fbe2 	bl	8005d9e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80065da:	f7ff fdc7 	bl	800616c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80065de:	4b0d      	ldr	r3, [pc, #52]	@ (8006614 <prvAddNewTaskToReadyList+0xc0>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00e      	beq.n	8006604 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80065e6:	4b0a      	ldr	r3, [pc, #40]	@ (8006610 <prvAddNewTaskToReadyList+0xbc>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d207      	bcs.n	8006604 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80065f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006624 <prvAddNewTaskToReadyList+0xd0>)
 80065f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065fa:	601a      	str	r2, [r3, #0]
 80065fc:	f3bf 8f4f 	dsb	sy
 8006600:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006604:	bf00      	nop
 8006606:	3708      	adds	r7, #8
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	20004338 	.word	0x20004338
 8006610:	20004238 	.word	0x20004238
 8006614:	20004344 	.word	0x20004344
 8006618:	20004354 	.word	0x20004354
 800661c:	20004340 	.word	0x20004340
 8006620:	2000423c 	.word	0x2000423c
 8006624:	e000ed04 	.word	0xe000ed04

08006628 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006630:	2300      	movs	r3, #0
 8006632:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d018      	beq.n	800666c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800663a:	4b14      	ldr	r3, [pc, #80]	@ (800668c <vTaskDelay+0x64>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00b      	beq.n	800665a <vTaskDelay+0x32>
	__asm volatile
 8006642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006646:	f383 8811 	msr	BASEPRI, r3
 800664a:	f3bf 8f6f 	isb	sy
 800664e:	f3bf 8f4f 	dsb	sy
 8006652:	60bb      	str	r3, [r7, #8]
}
 8006654:	bf00      	nop
 8006656:	bf00      	nop
 8006658:	e7fd      	b.n	8006656 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800665a:	f000 f885 	bl	8006768 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800665e:	2100      	movs	r1, #0
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 fb27 	bl	8006cb4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006666:	f000 f88d 	bl	8006784 <xTaskResumeAll>
 800666a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d107      	bne.n	8006682 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006672:	4b07      	ldr	r3, [pc, #28]	@ (8006690 <vTaskDelay+0x68>)
 8006674:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006678:	601a      	str	r2, [r3, #0]
 800667a:	f3bf 8f4f 	dsb	sy
 800667e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006682:	bf00      	nop
 8006684:	3710      	adds	r7, #16
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	20004360 	.word	0x20004360
 8006690:	e000ed04 	.word	0xe000ed04

08006694 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b08a      	sub	sp, #40	@ 0x28
 8006698:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800669a:	2300      	movs	r3, #0
 800669c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800669e:	2300      	movs	r3, #0
 80066a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80066a2:	463a      	mov	r2, r7
 80066a4:	1d39      	adds	r1, r7, #4
 80066a6:	f107 0308 	add.w	r3, r7, #8
 80066aa:	4618      	mov	r0, r3
 80066ac:	f7fa fcf2 	bl	8001094 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80066b0:	6839      	ldr	r1, [r7, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	68ba      	ldr	r2, [r7, #8]
 80066b6:	9202      	str	r2, [sp, #8]
 80066b8:	9301      	str	r3, [sp, #4]
 80066ba:	2300      	movs	r3, #0
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	2300      	movs	r3, #0
 80066c0:	460a      	mov	r2, r1
 80066c2:	4921      	ldr	r1, [pc, #132]	@ (8006748 <vTaskStartScheduler+0xb4>)
 80066c4:	4821      	ldr	r0, [pc, #132]	@ (800674c <vTaskStartScheduler+0xb8>)
 80066c6:	f7ff fdff 	bl	80062c8 <xTaskCreateStatic>
 80066ca:	4603      	mov	r3, r0
 80066cc:	4a20      	ldr	r2, [pc, #128]	@ (8006750 <vTaskStartScheduler+0xbc>)
 80066ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80066d0:	4b1f      	ldr	r3, [pc, #124]	@ (8006750 <vTaskStartScheduler+0xbc>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d002      	beq.n	80066de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80066d8:	2301      	movs	r3, #1
 80066da:	617b      	str	r3, [r7, #20]
 80066dc:	e001      	b.n	80066e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80066de:	2300      	movs	r3, #0
 80066e0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d11b      	bne.n	8006720 <vTaskStartScheduler+0x8c>
	__asm volatile
 80066e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ec:	f383 8811 	msr	BASEPRI, r3
 80066f0:	f3bf 8f6f 	isb	sy
 80066f4:	f3bf 8f4f 	dsb	sy
 80066f8:	613b      	str	r3, [r7, #16]
}
 80066fa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80066fc:	4b15      	ldr	r3, [pc, #84]	@ (8006754 <vTaskStartScheduler+0xc0>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	334c      	adds	r3, #76	@ 0x4c
 8006702:	4a15      	ldr	r2, [pc, #84]	@ (8006758 <vTaskStartScheduler+0xc4>)
 8006704:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006706:	4b15      	ldr	r3, [pc, #84]	@ (800675c <vTaskStartScheduler+0xc8>)
 8006708:	f04f 32ff 	mov.w	r2, #4294967295
 800670c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800670e:	4b14      	ldr	r3, [pc, #80]	@ (8006760 <vTaskStartScheduler+0xcc>)
 8006710:	2201      	movs	r2, #1
 8006712:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006714:	4b13      	ldr	r3, [pc, #76]	@ (8006764 <vTaskStartScheduler+0xd0>)
 8006716:	2200      	movs	r2, #0
 8006718:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800671a:	f7ff fc51 	bl	8005fc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800671e:	e00f      	b.n	8006740 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006726:	d10b      	bne.n	8006740 <vTaskStartScheduler+0xac>
	__asm volatile
 8006728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800672c:	f383 8811 	msr	BASEPRI, r3
 8006730:	f3bf 8f6f 	isb	sy
 8006734:	f3bf 8f4f 	dsb	sy
 8006738:	60fb      	str	r3, [r7, #12]
}
 800673a:	bf00      	nop
 800673c:	bf00      	nop
 800673e:	e7fd      	b.n	800673c <vTaskStartScheduler+0xa8>
}
 8006740:	bf00      	nop
 8006742:	3718      	adds	r7, #24
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}
 8006748:	0800b6bc 	.word	0x0800b6bc
 800674c:	08006afd 	.word	0x08006afd
 8006750:	2000435c 	.word	0x2000435c
 8006754:	20004238 	.word	0x20004238
 8006758:	2000001c 	.word	0x2000001c
 800675c:	20004358 	.word	0x20004358
 8006760:	20004344 	.word	0x20004344
 8006764:	2000433c 	.word	0x2000433c

08006768 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006768:	b480      	push	{r7}
 800676a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800676c:	4b04      	ldr	r3, [pc, #16]	@ (8006780 <vTaskSuspendAll+0x18>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	3301      	adds	r3, #1
 8006772:	4a03      	ldr	r2, [pc, #12]	@ (8006780 <vTaskSuspendAll+0x18>)
 8006774:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006776:	bf00      	nop
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr
 8006780:	20004360 	.word	0x20004360

08006784 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800678a:	2300      	movs	r3, #0
 800678c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800678e:	2300      	movs	r3, #0
 8006790:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006792:	4b42      	ldr	r3, [pc, #264]	@ (800689c <xTaskResumeAll+0x118>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d10b      	bne.n	80067b2 <xTaskResumeAll+0x2e>
	__asm volatile
 800679a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800679e:	f383 8811 	msr	BASEPRI, r3
 80067a2:	f3bf 8f6f 	isb	sy
 80067a6:	f3bf 8f4f 	dsb	sy
 80067aa:	603b      	str	r3, [r7, #0]
}
 80067ac:	bf00      	nop
 80067ae:	bf00      	nop
 80067b0:	e7fd      	b.n	80067ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80067b2:	f7ff fca9 	bl	8006108 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80067b6:	4b39      	ldr	r3, [pc, #228]	@ (800689c <xTaskResumeAll+0x118>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	3b01      	subs	r3, #1
 80067bc:	4a37      	ldr	r2, [pc, #220]	@ (800689c <xTaskResumeAll+0x118>)
 80067be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067c0:	4b36      	ldr	r3, [pc, #216]	@ (800689c <xTaskResumeAll+0x118>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d161      	bne.n	800688c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80067c8:	4b35      	ldr	r3, [pc, #212]	@ (80068a0 <xTaskResumeAll+0x11c>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d05d      	beq.n	800688c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80067d0:	e02e      	b.n	8006830 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067d2:	4b34      	ldr	r3, [pc, #208]	@ (80068a4 <xTaskResumeAll+0x120>)
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	68db      	ldr	r3, [r3, #12]
 80067d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	3318      	adds	r3, #24
 80067de:	4618      	mov	r0, r3
 80067e0:	f7ff fb3a 	bl	8005e58 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	3304      	adds	r3, #4
 80067e8:	4618      	mov	r0, r3
 80067ea:	f7ff fb35 	bl	8005e58 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f2:	2201      	movs	r2, #1
 80067f4:	409a      	lsls	r2, r3
 80067f6:	4b2c      	ldr	r3, [pc, #176]	@ (80068a8 <xTaskResumeAll+0x124>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	4a2a      	ldr	r2, [pc, #168]	@ (80068a8 <xTaskResumeAll+0x124>)
 80067fe:	6013      	str	r3, [r2, #0]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006804:	4613      	mov	r3, r2
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	4413      	add	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	4a27      	ldr	r2, [pc, #156]	@ (80068ac <xTaskResumeAll+0x128>)
 800680e:	441a      	add	r2, r3
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	3304      	adds	r3, #4
 8006814:	4619      	mov	r1, r3
 8006816:	4610      	mov	r0, r2
 8006818:	f7ff fac1 	bl	8005d9e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006820:	4b23      	ldr	r3, [pc, #140]	@ (80068b0 <xTaskResumeAll+0x12c>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006826:	429a      	cmp	r2, r3
 8006828:	d302      	bcc.n	8006830 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800682a:	4b22      	ldr	r3, [pc, #136]	@ (80068b4 <xTaskResumeAll+0x130>)
 800682c:	2201      	movs	r2, #1
 800682e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006830:	4b1c      	ldr	r3, [pc, #112]	@ (80068a4 <xTaskResumeAll+0x120>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d1cc      	bne.n	80067d2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d001      	beq.n	8006842 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800683e:	f000 fa19 	bl	8006c74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006842:	4b1d      	ldr	r3, [pc, #116]	@ (80068b8 <xTaskResumeAll+0x134>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d010      	beq.n	8006870 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800684e:	f000 f837 	bl	80068c0 <xTaskIncrementTick>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006858:	4b16      	ldr	r3, [pc, #88]	@ (80068b4 <xTaskResumeAll+0x130>)
 800685a:	2201      	movs	r2, #1
 800685c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	3b01      	subs	r3, #1
 8006862:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1f1      	bne.n	800684e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800686a:	4b13      	ldr	r3, [pc, #76]	@ (80068b8 <xTaskResumeAll+0x134>)
 800686c:	2200      	movs	r2, #0
 800686e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006870:	4b10      	ldr	r3, [pc, #64]	@ (80068b4 <xTaskResumeAll+0x130>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d009      	beq.n	800688c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006878:	2301      	movs	r3, #1
 800687a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800687c:	4b0f      	ldr	r3, [pc, #60]	@ (80068bc <xTaskResumeAll+0x138>)
 800687e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006882:	601a      	str	r2, [r3, #0]
 8006884:	f3bf 8f4f 	dsb	sy
 8006888:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800688c:	f7ff fc6e 	bl	800616c <vPortExitCritical>

	return xAlreadyYielded;
 8006890:	68bb      	ldr	r3, [r7, #8]
}
 8006892:	4618      	mov	r0, r3
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	20004360 	.word	0x20004360
 80068a0:	20004338 	.word	0x20004338
 80068a4:	200042f8 	.word	0x200042f8
 80068a8:	20004340 	.word	0x20004340
 80068ac:	2000423c 	.word	0x2000423c
 80068b0:	20004238 	.word	0x20004238
 80068b4:	2000434c 	.word	0x2000434c
 80068b8:	20004348 	.word	0x20004348
 80068bc:	e000ed04 	.word	0xe000ed04

080068c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b086      	sub	sp, #24
 80068c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80068c6:	2300      	movs	r3, #0
 80068c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068ca:	4b4f      	ldr	r3, [pc, #316]	@ (8006a08 <xTaskIncrementTick+0x148>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	f040 808f 	bne.w	80069f2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80068d4:	4b4d      	ldr	r3, [pc, #308]	@ (8006a0c <xTaskIncrementTick+0x14c>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	3301      	adds	r3, #1
 80068da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80068dc:	4a4b      	ldr	r2, [pc, #300]	@ (8006a0c <xTaskIncrementTick+0x14c>)
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d121      	bne.n	800692c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80068e8:	4b49      	ldr	r3, [pc, #292]	@ (8006a10 <xTaskIncrementTick+0x150>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00b      	beq.n	800690a <xTaskIncrementTick+0x4a>
	__asm volatile
 80068f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068f6:	f383 8811 	msr	BASEPRI, r3
 80068fa:	f3bf 8f6f 	isb	sy
 80068fe:	f3bf 8f4f 	dsb	sy
 8006902:	603b      	str	r3, [r7, #0]
}
 8006904:	bf00      	nop
 8006906:	bf00      	nop
 8006908:	e7fd      	b.n	8006906 <xTaskIncrementTick+0x46>
 800690a:	4b41      	ldr	r3, [pc, #260]	@ (8006a10 <xTaskIncrementTick+0x150>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	60fb      	str	r3, [r7, #12]
 8006910:	4b40      	ldr	r3, [pc, #256]	@ (8006a14 <xTaskIncrementTick+0x154>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a3e      	ldr	r2, [pc, #248]	@ (8006a10 <xTaskIncrementTick+0x150>)
 8006916:	6013      	str	r3, [r2, #0]
 8006918:	4a3e      	ldr	r2, [pc, #248]	@ (8006a14 <xTaskIncrementTick+0x154>)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	4b3e      	ldr	r3, [pc, #248]	@ (8006a18 <xTaskIncrementTick+0x158>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	3301      	adds	r3, #1
 8006924:	4a3c      	ldr	r2, [pc, #240]	@ (8006a18 <xTaskIncrementTick+0x158>)
 8006926:	6013      	str	r3, [r2, #0]
 8006928:	f000 f9a4 	bl	8006c74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800692c:	4b3b      	ldr	r3, [pc, #236]	@ (8006a1c <xTaskIncrementTick+0x15c>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	693a      	ldr	r2, [r7, #16]
 8006932:	429a      	cmp	r2, r3
 8006934:	d348      	bcc.n	80069c8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006936:	4b36      	ldr	r3, [pc, #216]	@ (8006a10 <xTaskIncrementTick+0x150>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d104      	bne.n	800694a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006940:	4b36      	ldr	r3, [pc, #216]	@ (8006a1c <xTaskIncrementTick+0x15c>)
 8006942:	f04f 32ff 	mov.w	r2, #4294967295
 8006946:	601a      	str	r2, [r3, #0]
					break;
 8006948:	e03e      	b.n	80069c8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800694a:	4b31      	ldr	r3, [pc, #196]	@ (8006a10 <xTaskIncrementTick+0x150>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800695a:	693a      	ldr	r2, [r7, #16]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	429a      	cmp	r2, r3
 8006960:	d203      	bcs.n	800696a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006962:	4a2e      	ldr	r2, [pc, #184]	@ (8006a1c <xTaskIncrementTick+0x15c>)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006968:	e02e      	b.n	80069c8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	3304      	adds	r3, #4
 800696e:	4618      	mov	r0, r3
 8006970:	f7ff fa72 	bl	8005e58 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006978:	2b00      	cmp	r3, #0
 800697a:	d004      	beq.n	8006986 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	3318      	adds	r3, #24
 8006980:	4618      	mov	r0, r3
 8006982:	f7ff fa69 	bl	8005e58 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800698a:	2201      	movs	r2, #1
 800698c:	409a      	lsls	r2, r3
 800698e:	4b24      	ldr	r3, [pc, #144]	@ (8006a20 <xTaskIncrementTick+0x160>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4313      	orrs	r3, r2
 8006994:	4a22      	ldr	r2, [pc, #136]	@ (8006a20 <xTaskIncrementTick+0x160>)
 8006996:	6013      	str	r3, [r2, #0]
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800699c:	4613      	mov	r3, r2
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	4413      	add	r3, r2
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	4a1f      	ldr	r2, [pc, #124]	@ (8006a24 <xTaskIncrementTick+0x164>)
 80069a6:	441a      	add	r2, r3
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	3304      	adds	r3, #4
 80069ac:	4619      	mov	r1, r3
 80069ae:	4610      	mov	r0, r2
 80069b0:	f7ff f9f5 	bl	8005d9e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006a28 <xTaskIncrementTick+0x168>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069be:	429a      	cmp	r2, r3
 80069c0:	d3b9      	bcc.n	8006936 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80069c2:	2301      	movs	r3, #1
 80069c4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80069c6:	e7b6      	b.n	8006936 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80069c8:	4b17      	ldr	r3, [pc, #92]	@ (8006a28 <xTaskIncrementTick+0x168>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069ce:	4915      	ldr	r1, [pc, #84]	@ (8006a24 <xTaskIncrementTick+0x164>)
 80069d0:	4613      	mov	r3, r2
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	4413      	add	r3, r2
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	440b      	add	r3, r1
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d901      	bls.n	80069e4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80069e0:	2301      	movs	r3, #1
 80069e2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80069e4:	4b11      	ldr	r3, [pc, #68]	@ (8006a2c <xTaskIncrementTick+0x16c>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d007      	beq.n	80069fc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80069ec:	2301      	movs	r3, #1
 80069ee:	617b      	str	r3, [r7, #20]
 80069f0:	e004      	b.n	80069fc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80069f2:	4b0f      	ldr	r3, [pc, #60]	@ (8006a30 <xTaskIncrementTick+0x170>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	3301      	adds	r3, #1
 80069f8:	4a0d      	ldr	r2, [pc, #52]	@ (8006a30 <xTaskIncrementTick+0x170>)
 80069fa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80069fc:	697b      	ldr	r3, [r7, #20]
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3718      	adds	r7, #24
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
 8006a06:	bf00      	nop
 8006a08:	20004360 	.word	0x20004360
 8006a0c:	2000433c 	.word	0x2000433c
 8006a10:	200042f0 	.word	0x200042f0
 8006a14:	200042f4 	.word	0x200042f4
 8006a18:	20004350 	.word	0x20004350
 8006a1c:	20004358 	.word	0x20004358
 8006a20:	20004340 	.word	0x20004340
 8006a24:	2000423c 	.word	0x2000423c
 8006a28:	20004238 	.word	0x20004238
 8006a2c:	2000434c 	.word	0x2000434c
 8006a30:	20004348 	.word	0x20004348

08006a34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006a34:	b480      	push	{r7}
 8006a36:	b087      	sub	sp, #28
 8006a38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006a3a:	4b2a      	ldr	r3, [pc, #168]	@ (8006ae4 <vTaskSwitchContext+0xb0>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d003      	beq.n	8006a4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006a42:	4b29      	ldr	r3, [pc, #164]	@ (8006ae8 <vTaskSwitchContext+0xb4>)
 8006a44:	2201      	movs	r2, #1
 8006a46:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006a48:	e045      	b.n	8006ad6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006a4a:	4b27      	ldr	r3, [pc, #156]	@ (8006ae8 <vTaskSwitchContext+0xb4>)
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a50:	4b26      	ldr	r3, [pc, #152]	@ (8006aec <vTaskSwitchContext+0xb8>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	fab3 f383 	clz	r3, r3
 8006a5c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006a5e:	7afb      	ldrb	r3, [r7, #11]
 8006a60:	f1c3 031f 	rsb	r3, r3, #31
 8006a64:	617b      	str	r3, [r7, #20]
 8006a66:	4922      	ldr	r1, [pc, #136]	@ (8006af0 <vTaskSwitchContext+0xbc>)
 8006a68:	697a      	ldr	r2, [r7, #20]
 8006a6a:	4613      	mov	r3, r2
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	4413      	add	r3, r2
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	440b      	add	r3, r1
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d10b      	bne.n	8006a92 <vTaskSwitchContext+0x5e>
	__asm volatile
 8006a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a7e:	f383 8811 	msr	BASEPRI, r3
 8006a82:	f3bf 8f6f 	isb	sy
 8006a86:	f3bf 8f4f 	dsb	sy
 8006a8a:	607b      	str	r3, [r7, #4]
}
 8006a8c:	bf00      	nop
 8006a8e:	bf00      	nop
 8006a90:	e7fd      	b.n	8006a8e <vTaskSwitchContext+0x5a>
 8006a92:	697a      	ldr	r2, [r7, #20]
 8006a94:	4613      	mov	r3, r2
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	4413      	add	r3, r2
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	4a14      	ldr	r2, [pc, #80]	@ (8006af0 <vTaskSwitchContext+0xbc>)
 8006a9e:	4413      	add	r3, r2
 8006aa0:	613b      	str	r3, [r7, #16]
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	685a      	ldr	r2, [r3, #4]
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	605a      	str	r2, [r3, #4]
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	685a      	ldr	r2, [r3, #4]
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	3308      	adds	r3, #8
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d104      	bne.n	8006ac2 <vTaskSwitchContext+0x8e>
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	685a      	ldr	r2, [r3, #4]
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	605a      	str	r2, [r3, #4]
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	4a0a      	ldr	r2, [pc, #40]	@ (8006af4 <vTaskSwitchContext+0xc0>)
 8006aca:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006acc:	4b09      	ldr	r3, [pc, #36]	@ (8006af4 <vTaskSwitchContext+0xc0>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	334c      	adds	r3, #76	@ 0x4c
 8006ad2:	4a09      	ldr	r2, [pc, #36]	@ (8006af8 <vTaskSwitchContext+0xc4>)
 8006ad4:	6013      	str	r3, [r2, #0]
}
 8006ad6:	bf00      	nop
 8006ad8:	371c      	adds	r7, #28
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	20004360 	.word	0x20004360
 8006ae8:	2000434c 	.word	0x2000434c
 8006aec:	20004340 	.word	0x20004340
 8006af0:	2000423c 	.word	0x2000423c
 8006af4:	20004238 	.word	0x20004238
 8006af8:	2000001c 	.word	0x2000001c

08006afc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b082      	sub	sp, #8
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006b04:	f000 f852 	bl	8006bac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006b08:	4b06      	ldr	r3, [pc, #24]	@ (8006b24 <prvIdleTask+0x28>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d9f9      	bls.n	8006b04 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006b10:	4b05      	ldr	r3, [pc, #20]	@ (8006b28 <prvIdleTask+0x2c>)
 8006b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b16:	601a      	str	r2, [r3, #0]
 8006b18:	f3bf 8f4f 	dsb	sy
 8006b1c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006b20:	e7f0      	b.n	8006b04 <prvIdleTask+0x8>
 8006b22:	bf00      	nop
 8006b24:	2000423c 	.word	0x2000423c
 8006b28:	e000ed04 	.word	0xe000ed04

08006b2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b082      	sub	sp, #8
 8006b30:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006b32:	2300      	movs	r3, #0
 8006b34:	607b      	str	r3, [r7, #4]
 8006b36:	e00c      	b.n	8006b52 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	009b      	lsls	r3, r3, #2
 8006b3e:	4413      	add	r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	4a12      	ldr	r2, [pc, #72]	@ (8006b8c <prvInitialiseTaskLists+0x60>)
 8006b44:	4413      	add	r3, r2
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7ff f8fc 	bl	8005d44 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	3301      	adds	r3, #1
 8006b50:	607b      	str	r3, [r7, #4]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2b06      	cmp	r3, #6
 8006b56:	d9ef      	bls.n	8006b38 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006b58:	480d      	ldr	r0, [pc, #52]	@ (8006b90 <prvInitialiseTaskLists+0x64>)
 8006b5a:	f7ff f8f3 	bl	8005d44 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006b5e:	480d      	ldr	r0, [pc, #52]	@ (8006b94 <prvInitialiseTaskLists+0x68>)
 8006b60:	f7ff f8f0 	bl	8005d44 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006b64:	480c      	ldr	r0, [pc, #48]	@ (8006b98 <prvInitialiseTaskLists+0x6c>)
 8006b66:	f7ff f8ed 	bl	8005d44 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006b6a:	480c      	ldr	r0, [pc, #48]	@ (8006b9c <prvInitialiseTaskLists+0x70>)
 8006b6c:	f7ff f8ea 	bl	8005d44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006b70:	480b      	ldr	r0, [pc, #44]	@ (8006ba0 <prvInitialiseTaskLists+0x74>)
 8006b72:	f7ff f8e7 	bl	8005d44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006b76:	4b0b      	ldr	r3, [pc, #44]	@ (8006ba4 <prvInitialiseTaskLists+0x78>)
 8006b78:	4a05      	ldr	r2, [pc, #20]	@ (8006b90 <prvInitialiseTaskLists+0x64>)
 8006b7a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8006ba8 <prvInitialiseTaskLists+0x7c>)
 8006b7e:	4a05      	ldr	r2, [pc, #20]	@ (8006b94 <prvInitialiseTaskLists+0x68>)
 8006b80:	601a      	str	r2, [r3, #0]
}
 8006b82:	bf00      	nop
 8006b84:	3708      	adds	r7, #8
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	2000423c 	.word	0x2000423c
 8006b90:	200042c8 	.word	0x200042c8
 8006b94:	200042dc 	.word	0x200042dc
 8006b98:	200042f8 	.word	0x200042f8
 8006b9c:	2000430c 	.word	0x2000430c
 8006ba0:	20004324 	.word	0x20004324
 8006ba4:	200042f0 	.word	0x200042f0
 8006ba8:	200042f4 	.word	0x200042f4

08006bac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006bb2:	e019      	b.n	8006be8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006bb4:	f7ff faa8 	bl	8006108 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bb8:	4b10      	ldr	r3, [pc, #64]	@ (8006bfc <prvCheckTasksWaitingTermination+0x50>)
 8006bba:	68db      	ldr	r3, [r3, #12]
 8006bbc:	68db      	ldr	r3, [r3, #12]
 8006bbe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	3304      	adds	r3, #4
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f7ff f947 	bl	8005e58 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006bca:	4b0d      	ldr	r3, [pc, #52]	@ (8006c00 <prvCheckTasksWaitingTermination+0x54>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	4a0b      	ldr	r2, [pc, #44]	@ (8006c00 <prvCheckTasksWaitingTermination+0x54>)
 8006bd2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8006c04 <prvCheckTasksWaitingTermination+0x58>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	3b01      	subs	r3, #1
 8006bda:	4a0a      	ldr	r2, [pc, #40]	@ (8006c04 <prvCheckTasksWaitingTermination+0x58>)
 8006bdc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006bde:	f7ff fac5 	bl	800616c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f000 f810 	bl	8006c08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006be8:	4b06      	ldr	r3, [pc, #24]	@ (8006c04 <prvCheckTasksWaitingTermination+0x58>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1e1      	bne.n	8006bb4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006bf0:	bf00      	nop
 8006bf2:	bf00      	nop
 8006bf4:	3708      	adds	r7, #8
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	2000430c 	.word	0x2000430c
 8006c00:	20004338 	.word	0x20004338
 8006c04:	20004320 	.word	0x20004320

08006c08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	334c      	adds	r3, #76	@ 0x4c
 8006c14:	4618      	mov	r0, r3
 8006c16:	f001 f965 	bl	8007ee4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d108      	bne.n	8006c36 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f7fe ff6b 	bl	8005b04 <vPortFree>
				vPortFree( pxTCB );
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f7fe ff68 	bl	8005b04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006c34:	e019      	b.n	8006c6a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d103      	bne.n	8006c48 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f7fe ff5f 	bl	8005b04 <vPortFree>
	}
 8006c46:	e010      	b.n	8006c6a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	d00b      	beq.n	8006c6a <prvDeleteTCB+0x62>
	__asm volatile
 8006c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c56:	f383 8811 	msr	BASEPRI, r3
 8006c5a:	f3bf 8f6f 	isb	sy
 8006c5e:	f3bf 8f4f 	dsb	sy
 8006c62:	60fb      	str	r3, [r7, #12]
}
 8006c64:	bf00      	nop
 8006c66:	bf00      	nop
 8006c68:	e7fd      	b.n	8006c66 <prvDeleteTCB+0x5e>
	}
 8006c6a:	bf00      	nop
 8006c6c:	3710      	adds	r7, #16
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}
	...

08006c74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8006cac <prvResetNextTaskUnblockTime+0x38>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d104      	bne.n	8006c8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006c84:	4b0a      	ldr	r3, [pc, #40]	@ (8006cb0 <prvResetNextTaskUnblockTime+0x3c>)
 8006c86:	f04f 32ff 	mov.w	r2, #4294967295
 8006c8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006c8c:	e008      	b.n	8006ca0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c8e:	4b07      	ldr	r3, [pc, #28]	@ (8006cac <prvResetNextTaskUnblockTime+0x38>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	4a04      	ldr	r2, [pc, #16]	@ (8006cb0 <prvResetNextTaskUnblockTime+0x3c>)
 8006c9e:	6013      	str	r3, [r2, #0]
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr
 8006cac:	200042f0 	.word	0x200042f0
 8006cb0:	20004358 	.word	0x20004358

08006cb4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006cbe:	4b29      	ldr	r3, [pc, #164]	@ (8006d64 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006cc4:	4b28      	ldr	r3, [pc, #160]	@ (8006d68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3304      	adds	r3, #4
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f7ff f8c4 	bl	8005e58 <uxListRemove>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d10b      	bne.n	8006cee <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006cd6:	4b24      	ldr	r3, [pc, #144]	@ (8006d68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cdc:	2201      	movs	r2, #1
 8006cde:	fa02 f303 	lsl.w	r3, r2, r3
 8006ce2:	43da      	mvns	r2, r3
 8006ce4:	4b21      	ldr	r3, [pc, #132]	@ (8006d6c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4013      	ands	r3, r2
 8006cea:	4a20      	ldr	r2, [pc, #128]	@ (8006d6c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006cec:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cf4:	d10a      	bne.n	8006d0c <prvAddCurrentTaskToDelayedList+0x58>
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d007      	beq.n	8006d0c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006cfc:	4b1a      	ldr	r3, [pc, #104]	@ (8006d68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	3304      	adds	r3, #4
 8006d02:	4619      	mov	r1, r3
 8006d04:	481a      	ldr	r0, [pc, #104]	@ (8006d70 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006d06:	f7ff f84a 	bl	8005d9e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006d0a:	e026      	b.n	8006d5a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4413      	add	r3, r2
 8006d12:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006d14:	4b14      	ldr	r3, [pc, #80]	@ (8006d68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68ba      	ldr	r2, [r7, #8]
 8006d1a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006d1c:	68ba      	ldr	r2, [r7, #8]
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d209      	bcs.n	8006d38 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d24:	4b13      	ldr	r3, [pc, #76]	@ (8006d74 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	4b0f      	ldr	r3, [pc, #60]	@ (8006d68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	3304      	adds	r3, #4
 8006d2e:	4619      	mov	r1, r3
 8006d30:	4610      	mov	r0, r2
 8006d32:	f7ff f858 	bl	8005de6 <vListInsert>
}
 8006d36:	e010      	b.n	8006d5a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d38:	4b0f      	ldr	r3, [pc, #60]	@ (8006d78 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	3304      	adds	r3, #4
 8006d42:	4619      	mov	r1, r3
 8006d44:	4610      	mov	r0, r2
 8006d46:	f7ff f84e 	bl	8005de6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8006d7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d202      	bcs.n	8006d5a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006d54:	4a09      	ldr	r2, [pc, #36]	@ (8006d7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	6013      	str	r3, [r2, #0]
}
 8006d5a:	bf00      	nop
 8006d5c:	3710      	adds	r7, #16
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop
 8006d64:	2000433c 	.word	0x2000433c
 8006d68:	20004238 	.word	0x20004238
 8006d6c:	20004340 	.word	0x20004340
 8006d70:	20004324 	.word	0x20004324
 8006d74:	200042f4 	.word	0x200042f4
 8006d78:	200042f0 	.word	0x200042f0
 8006d7c:	20004358 	.word	0x20004358

08006d80 <__cvt>:
 8006d80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d84:	ec57 6b10 	vmov	r6, r7, d0
 8006d88:	2f00      	cmp	r7, #0
 8006d8a:	460c      	mov	r4, r1
 8006d8c:	4619      	mov	r1, r3
 8006d8e:	463b      	mov	r3, r7
 8006d90:	bfbb      	ittet	lt
 8006d92:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006d96:	461f      	movlt	r7, r3
 8006d98:	2300      	movge	r3, #0
 8006d9a:	232d      	movlt	r3, #45	@ 0x2d
 8006d9c:	700b      	strb	r3, [r1, #0]
 8006d9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006da0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006da4:	4691      	mov	r9, r2
 8006da6:	f023 0820 	bic.w	r8, r3, #32
 8006daa:	bfbc      	itt	lt
 8006dac:	4632      	movlt	r2, r6
 8006dae:	4616      	movlt	r6, r2
 8006db0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006db4:	d005      	beq.n	8006dc2 <__cvt+0x42>
 8006db6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006dba:	d100      	bne.n	8006dbe <__cvt+0x3e>
 8006dbc:	3401      	adds	r4, #1
 8006dbe:	2102      	movs	r1, #2
 8006dc0:	e000      	b.n	8006dc4 <__cvt+0x44>
 8006dc2:	2103      	movs	r1, #3
 8006dc4:	ab03      	add	r3, sp, #12
 8006dc6:	9301      	str	r3, [sp, #4]
 8006dc8:	ab02      	add	r3, sp, #8
 8006dca:	9300      	str	r3, [sp, #0]
 8006dcc:	ec47 6b10 	vmov	d0, r6, r7
 8006dd0:	4653      	mov	r3, sl
 8006dd2:	4622      	mov	r2, r4
 8006dd4:	f001 f9dc 	bl	8008190 <_dtoa_r>
 8006dd8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006ddc:	4605      	mov	r5, r0
 8006dde:	d119      	bne.n	8006e14 <__cvt+0x94>
 8006de0:	f019 0f01 	tst.w	r9, #1
 8006de4:	d00e      	beq.n	8006e04 <__cvt+0x84>
 8006de6:	eb00 0904 	add.w	r9, r0, r4
 8006dea:	2200      	movs	r2, #0
 8006dec:	2300      	movs	r3, #0
 8006dee:	4630      	mov	r0, r6
 8006df0:	4639      	mov	r1, r7
 8006df2:	f7f9 fe71 	bl	8000ad8 <__aeabi_dcmpeq>
 8006df6:	b108      	cbz	r0, 8006dfc <__cvt+0x7c>
 8006df8:	f8cd 900c 	str.w	r9, [sp, #12]
 8006dfc:	2230      	movs	r2, #48	@ 0x30
 8006dfe:	9b03      	ldr	r3, [sp, #12]
 8006e00:	454b      	cmp	r3, r9
 8006e02:	d31e      	bcc.n	8006e42 <__cvt+0xc2>
 8006e04:	9b03      	ldr	r3, [sp, #12]
 8006e06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e08:	1b5b      	subs	r3, r3, r5
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	6013      	str	r3, [r2, #0]
 8006e0e:	b004      	add	sp, #16
 8006e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e18:	eb00 0904 	add.w	r9, r0, r4
 8006e1c:	d1e5      	bne.n	8006dea <__cvt+0x6a>
 8006e1e:	7803      	ldrb	r3, [r0, #0]
 8006e20:	2b30      	cmp	r3, #48	@ 0x30
 8006e22:	d10a      	bne.n	8006e3a <__cvt+0xba>
 8006e24:	2200      	movs	r2, #0
 8006e26:	2300      	movs	r3, #0
 8006e28:	4630      	mov	r0, r6
 8006e2a:	4639      	mov	r1, r7
 8006e2c:	f7f9 fe54 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e30:	b918      	cbnz	r0, 8006e3a <__cvt+0xba>
 8006e32:	f1c4 0401 	rsb	r4, r4, #1
 8006e36:	f8ca 4000 	str.w	r4, [sl]
 8006e3a:	f8da 3000 	ldr.w	r3, [sl]
 8006e3e:	4499      	add	r9, r3
 8006e40:	e7d3      	b.n	8006dea <__cvt+0x6a>
 8006e42:	1c59      	adds	r1, r3, #1
 8006e44:	9103      	str	r1, [sp, #12]
 8006e46:	701a      	strb	r2, [r3, #0]
 8006e48:	e7d9      	b.n	8006dfe <__cvt+0x7e>

08006e4a <__exponent>:
 8006e4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e4c:	2900      	cmp	r1, #0
 8006e4e:	bfba      	itte	lt
 8006e50:	4249      	neglt	r1, r1
 8006e52:	232d      	movlt	r3, #45	@ 0x2d
 8006e54:	232b      	movge	r3, #43	@ 0x2b
 8006e56:	2909      	cmp	r1, #9
 8006e58:	7002      	strb	r2, [r0, #0]
 8006e5a:	7043      	strb	r3, [r0, #1]
 8006e5c:	dd29      	ble.n	8006eb2 <__exponent+0x68>
 8006e5e:	f10d 0307 	add.w	r3, sp, #7
 8006e62:	461d      	mov	r5, r3
 8006e64:	270a      	movs	r7, #10
 8006e66:	461a      	mov	r2, r3
 8006e68:	fbb1 f6f7 	udiv	r6, r1, r7
 8006e6c:	fb07 1416 	mls	r4, r7, r6, r1
 8006e70:	3430      	adds	r4, #48	@ 0x30
 8006e72:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006e76:	460c      	mov	r4, r1
 8006e78:	2c63      	cmp	r4, #99	@ 0x63
 8006e7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e7e:	4631      	mov	r1, r6
 8006e80:	dcf1      	bgt.n	8006e66 <__exponent+0x1c>
 8006e82:	3130      	adds	r1, #48	@ 0x30
 8006e84:	1e94      	subs	r4, r2, #2
 8006e86:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006e8a:	1c41      	adds	r1, r0, #1
 8006e8c:	4623      	mov	r3, r4
 8006e8e:	42ab      	cmp	r3, r5
 8006e90:	d30a      	bcc.n	8006ea8 <__exponent+0x5e>
 8006e92:	f10d 0309 	add.w	r3, sp, #9
 8006e96:	1a9b      	subs	r3, r3, r2
 8006e98:	42ac      	cmp	r4, r5
 8006e9a:	bf88      	it	hi
 8006e9c:	2300      	movhi	r3, #0
 8006e9e:	3302      	adds	r3, #2
 8006ea0:	4403      	add	r3, r0
 8006ea2:	1a18      	subs	r0, r3, r0
 8006ea4:	b003      	add	sp, #12
 8006ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ea8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006eac:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006eb0:	e7ed      	b.n	8006e8e <__exponent+0x44>
 8006eb2:	2330      	movs	r3, #48	@ 0x30
 8006eb4:	3130      	adds	r1, #48	@ 0x30
 8006eb6:	7083      	strb	r3, [r0, #2]
 8006eb8:	70c1      	strb	r1, [r0, #3]
 8006eba:	1d03      	adds	r3, r0, #4
 8006ebc:	e7f1      	b.n	8006ea2 <__exponent+0x58>
	...

08006ec0 <_printf_float>:
 8006ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec4:	b08d      	sub	sp, #52	@ 0x34
 8006ec6:	460c      	mov	r4, r1
 8006ec8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006ecc:	4616      	mov	r6, r2
 8006ece:	461f      	mov	r7, r3
 8006ed0:	4605      	mov	r5, r0
 8006ed2:	f000 fff3 	bl	8007ebc <_localeconv_r>
 8006ed6:	6803      	ldr	r3, [r0, #0]
 8006ed8:	9304      	str	r3, [sp, #16]
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7f9 f9d0 	bl	8000280 <strlen>
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ee4:	f8d8 3000 	ldr.w	r3, [r8]
 8006ee8:	9005      	str	r0, [sp, #20]
 8006eea:	3307      	adds	r3, #7
 8006eec:	f023 0307 	bic.w	r3, r3, #7
 8006ef0:	f103 0208 	add.w	r2, r3, #8
 8006ef4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006ef8:	f8d4 b000 	ldr.w	fp, [r4]
 8006efc:	f8c8 2000 	str.w	r2, [r8]
 8006f00:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f04:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006f08:	9307      	str	r3, [sp, #28]
 8006f0a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f0e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006f12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f16:	4b9c      	ldr	r3, [pc, #624]	@ (8007188 <_printf_float+0x2c8>)
 8006f18:	f04f 32ff 	mov.w	r2, #4294967295
 8006f1c:	f7f9 fe0e 	bl	8000b3c <__aeabi_dcmpun>
 8006f20:	bb70      	cbnz	r0, 8006f80 <_printf_float+0xc0>
 8006f22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f26:	4b98      	ldr	r3, [pc, #608]	@ (8007188 <_printf_float+0x2c8>)
 8006f28:	f04f 32ff 	mov.w	r2, #4294967295
 8006f2c:	f7f9 fde8 	bl	8000b00 <__aeabi_dcmple>
 8006f30:	bb30      	cbnz	r0, 8006f80 <_printf_float+0xc0>
 8006f32:	2200      	movs	r2, #0
 8006f34:	2300      	movs	r3, #0
 8006f36:	4640      	mov	r0, r8
 8006f38:	4649      	mov	r1, r9
 8006f3a:	f7f9 fdd7 	bl	8000aec <__aeabi_dcmplt>
 8006f3e:	b110      	cbz	r0, 8006f46 <_printf_float+0x86>
 8006f40:	232d      	movs	r3, #45	@ 0x2d
 8006f42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f46:	4a91      	ldr	r2, [pc, #580]	@ (800718c <_printf_float+0x2cc>)
 8006f48:	4b91      	ldr	r3, [pc, #580]	@ (8007190 <_printf_float+0x2d0>)
 8006f4a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006f4e:	bf94      	ite	ls
 8006f50:	4690      	movls	r8, r2
 8006f52:	4698      	movhi	r8, r3
 8006f54:	2303      	movs	r3, #3
 8006f56:	6123      	str	r3, [r4, #16]
 8006f58:	f02b 0304 	bic.w	r3, fp, #4
 8006f5c:	6023      	str	r3, [r4, #0]
 8006f5e:	f04f 0900 	mov.w	r9, #0
 8006f62:	9700      	str	r7, [sp, #0]
 8006f64:	4633      	mov	r3, r6
 8006f66:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006f68:	4621      	mov	r1, r4
 8006f6a:	4628      	mov	r0, r5
 8006f6c:	f000 f9d2 	bl	8007314 <_printf_common>
 8006f70:	3001      	adds	r0, #1
 8006f72:	f040 808d 	bne.w	8007090 <_printf_float+0x1d0>
 8006f76:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7a:	b00d      	add	sp, #52	@ 0x34
 8006f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f80:	4642      	mov	r2, r8
 8006f82:	464b      	mov	r3, r9
 8006f84:	4640      	mov	r0, r8
 8006f86:	4649      	mov	r1, r9
 8006f88:	f7f9 fdd8 	bl	8000b3c <__aeabi_dcmpun>
 8006f8c:	b140      	cbz	r0, 8006fa0 <_printf_float+0xe0>
 8006f8e:	464b      	mov	r3, r9
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	bfbc      	itt	lt
 8006f94:	232d      	movlt	r3, #45	@ 0x2d
 8006f96:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006f9a:	4a7e      	ldr	r2, [pc, #504]	@ (8007194 <_printf_float+0x2d4>)
 8006f9c:	4b7e      	ldr	r3, [pc, #504]	@ (8007198 <_printf_float+0x2d8>)
 8006f9e:	e7d4      	b.n	8006f4a <_printf_float+0x8a>
 8006fa0:	6863      	ldr	r3, [r4, #4]
 8006fa2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006fa6:	9206      	str	r2, [sp, #24]
 8006fa8:	1c5a      	adds	r2, r3, #1
 8006faa:	d13b      	bne.n	8007024 <_printf_float+0x164>
 8006fac:	2306      	movs	r3, #6
 8006fae:	6063      	str	r3, [r4, #4]
 8006fb0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	6022      	str	r2, [r4, #0]
 8006fb8:	9303      	str	r3, [sp, #12]
 8006fba:	ab0a      	add	r3, sp, #40	@ 0x28
 8006fbc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006fc0:	ab09      	add	r3, sp, #36	@ 0x24
 8006fc2:	9300      	str	r3, [sp, #0]
 8006fc4:	6861      	ldr	r1, [r4, #4]
 8006fc6:	ec49 8b10 	vmov	d0, r8, r9
 8006fca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006fce:	4628      	mov	r0, r5
 8006fd0:	f7ff fed6 	bl	8006d80 <__cvt>
 8006fd4:	9b06      	ldr	r3, [sp, #24]
 8006fd6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006fd8:	2b47      	cmp	r3, #71	@ 0x47
 8006fda:	4680      	mov	r8, r0
 8006fdc:	d129      	bne.n	8007032 <_printf_float+0x172>
 8006fde:	1cc8      	adds	r0, r1, #3
 8006fe0:	db02      	blt.n	8006fe8 <_printf_float+0x128>
 8006fe2:	6863      	ldr	r3, [r4, #4]
 8006fe4:	4299      	cmp	r1, r3
 8006fe6:	dd41      	ble.n	800706c <_printf_float+0x1ac>
 8006fe8:	f1aa 0a02 	sub.w	sl, sl, #2
 8006fec:	fa5f fa8a 	uxtb.w	sl, sl
 8006ff0:	3901      	subs	r1, #1
 8006ff2:	4652      	mov	r2, sl
 8006ff4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006ff8:	9109      	str	r1, [sp, #36]	@ 0x24
 8006ffa:	f7ff ff26 	bl	8006e4a <__exponent>
 8006ffe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007000:	1813      	adds	r3, r2, r0
 8007002:	2a01      	cmp	r2, #1
 8007004:	4681      	mov	r9, r0
 8007006:	6123      	str	r3, [r4, #16]
 8007008:	dc02      	bgt.n	8007010 <_printf_float+0x150>
 800700a:	6822      	ldr	r2, [r4, #0]
 800700c:	07d2      	lsls	r2, r2, #31
 800700e:	d501      	bpl.n	8007014 <_printf_float+0x154>
 8007010:	3301      	adds	r3, #1
 8007012:	6123      	str	r3, [r4, #16]
 8007014:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007018:	2b00      	cmp	r3, #0
 800701a:	d0a2      	beq.n	8006f62 <_printf_float+0xa2>
 800701c:	232d      	movs	r3, #45	@ 0x2d
 800701e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007022:	e79e      	b.n	8006f62 <_printf_float+0xa2>
 8007024:	9a06      	ldr	r2, [sp, #24]
 8007026:	2a47      	cmp	r2, #71	@ 0x47
 8007028:	d1c2      	bne.n	8006fb0 <_printf_float+0xf0>
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1c0      	bne.n	8006fb0 <_printf_float+0xf0>
 800702e:	2301      	movs	r3, #1
 8007030:	e7bd      	b.n	8006fae <_printf_float+0xee>
 8007032:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007036:	d9db      	bls.n	8006ff0 <_printf_float+0x130>
 8007038:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800703c:	d118      	bne.n	8007070 <_printf_float+0x1b0>
 800703e:	2900      	cmp	r1, #0
 8007040:	6863      	ldr	r3, [r4, #4]
 8007042:	dd0b      	ble.n	800705c <_printf_float+0x19c>
 8007044:	6121      	str	r1, [r4, #16]
 8007046:	b913      	cbnz	r3, 800704e <_printf_float+0x18e>
 8007048:	6822      	ldr	r2, [r4, #0]
 800704a:	07d0      	lsls	r0, r2, #31
 800704c:	d502      	bpl.n	8007054 <_printf_float+0x194>
 800704e:	3301      	adds	r3, #1
 8007050:	440b      	add	r3, r1
 8007052:	6123      	str	r3, [r4, #16]
 8007054:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007056:	f04f 0900 	mov.w	r9, #0
 800705a:	e7db      	b.n	8007014 <_printf_float+0x154>
 800705c:	b913      	cbnz	r3, 8007064 <_printf_float+0x1a4>
 800705e:	6822      	ldr	r2, [r4, #0]
 8007060:	07d2      	lsls	r2, r2, #31
 8007062:	d501      	bpl.n	8007068 <_printf_float+0x1a8>
 8007064:	3302      	adds	r3, #2
 8007066:	e7f4      	b.n	8007052 <_printf_float+0x192>
 8007068:	2301      	movs	r3, #1
 800706a:	e7f2      	b.n	8007052 <_printf_float+0x192>
 800706c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007070:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007072:	4299      	cmp	r1, r3
 8007074:	db05      	blt.n	8007082 <_printf_float+0x1c2>
 8007076:	6823      	ldr	r3, [r4, #0]
 8007078:	6121      	str	r1, [r4, #16]
 800707a:	07d8      	lsls	r0, r3, #31
 800707c:	d5ea      	bpl.n	8007054 <_printf_float+0x194>
 800707e:	1c4b      	adds	r3, r1, #1
 8007080:	e7e7      	b.n	8007052 <_printf_float+0x192>
 8007082:	2900      	cmp	r1, #0
 8007084:	bfd4      	ite	le
 8007086:	f1c1 0202 	rsble	r2, r1, #2
 800708a:	2201      	movgt	r2, #1
 800708c:	4413      	add	r3, r2
 800708e:	e7e0      	b.n	8007052 <_printf_float+0x192>
 8007090:	6823      	ldr	r3, [r4, #0]
 8007092:	055a      	lsls	r2, r3, #21
 8007094:	d407      	bmi.n	80070a6 <_printf_float+0x1e6>
 8007096:	6923      	ldr	r3, [r4, #16]
 8007098:	4642      	mov	r2, r8
 800709a:	4631      	mov	r1, r6
 800709c:	4628      	mov	r0, r5
 800709e:	47b8      	blx	r7
 80070a0:	3001      	adds	r0, #1
 80070a2:	d12b      	bne.n	80070fc <_printf_float+0x23c>
 80070a4:	e767      	b.n	8006f76 <_printf_float+0xb6>
 80070a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80070aa:	f240 80dd 	bls.w	8007268 <_printf_float+0x3a8>
 80070ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80070b2:	2200      	movs	r2, #0
 80070b4:	2300      	movs	r3, #0
 80070b6:	f7f9 fd0f 	bl	8000ad8 <__aeabi_dcmpeq>
 80070ba:	2800      	cmp	r0, #0
 80070bc:	d033      	beq.n	8007126 <_printf_float+0x266>
 80070be:	4a37      	ldr	r2, [pc, #220]	@ (800719c <_printf_float+0x2dc>)
 80070c0:	2301      	movs	r3, #1
 80070c2:	4631      	mov	r1, r6
 80070c4:	4628      	mov	r0, r5
 80070c6:	47b8      	blx	r7
 80070c8:	3001      	adds	r0, #1
 80070ca:	f43f af54 	beq.w	8006f76 <_printf_float+0xb6>
 80070ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80070d2:	4543      	cmp	r3, r8
 80070d4:	db02      	blt.n	80070dc <_printf_float+0x21c>
 80070d6:	6823      	ldr	r3, [r4, #0]
 80070d8:	07d8      	lsls	r0, r3, #31
 80070da:	d50f      	bpl.n	80070fc <_printf_float+0x23c>
 80070dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070e0:	4631      	mov	r1, r6
 80070e2:	4628      	mov	r0, r5
 80070e4:	47b8      	blx	r7
 80070e6:	3001      	adds	r0, #1
 80070e8:	f43f af45 	beq.w	8006f76 <_printf_float+0xb6>
 80070ec:	f04f 0900 	mov.w	r9, #0
 80070f0:	f108 38ff 	add.w	r8, r8, #4294967295
 80070f4:	f104 0a1a 	add.w	sl, r4, #26
 80070f8:	45c8      	cmp	r8, r9
 80070fa:	dc09      	bgt.n	8007110 <_printf_float+0x250>
 80070fc:	6823      	ldr	r3, [r4, #0]
 80070fe:	079b      	lsls	r3, r3, #30
 8007100:	f100 8103 	bmi.w	800730a <_printf_float+0x44a>
 8007104:	68e0      	ldr	r0, [r4, #12]
 8007106:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007108:	4298      	cmp	r0, r3
 800710a:	bfb8      	it	lt
 800710c:	4618      	movlt	r0, r3
 800710e:	e734      	b.n	8006f7a <_printf_float+0xba>
 8007110:	2301      	movs	r3, #1
 8007112:	4652      	mov	r2, sl
 8007114:	4631      	mov	r1, r6
 8007116:	4628      	mov	r0, r5
 8007118:	47b8      	blx	r7
 800711a:	3001      	adds	r0, #1
 800711c:	f43f af2b 	beq.w	8006f76 <_printf_float+0xb6>
 8007120:	f109 0901 	add.w	r9, r9, #1
 8007124:	e7e8      	b.n	80070f8 <_printf_float+0x238>
 8007126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007128:	2b00      	cmp	r3, #0
 800712a:	dc39      	bgt.n	80071a0 <_printf_float+0x2e0>
 800712c:	4a1b      	ldr	r2, [pc, #108]	@ (800719c <_printf_float+0x2dc>)
 800712e:	2301      	movs	r3, #1
 8007130:	4631      	mov	r1, r6
 8007132:	4628      	mov	r0, r5
 8007134:	47b8      	blx	r7
 8007136:	3001      	adds	r0, #1
 8007138:	f43f af1d 	beq.w	8006f76 <_printf_float+0xb6>
 800713c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007140:	ea59 0303 	orrs.w	r3, r9, r3
 8007144:	d102      	bne.n	800714c <_printf_float+0x28c>
 8007146:	6823      	ldr	r3, [r4, #0]
 8007148:	07d9      	lsls	r1, r3, #31
 800714a:	d5d7      	bpl.n	80070fc <_printf_float+0x23c>
 800714c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007150:	4631      	mov	r1, r6
 8007152:	4628      	mov	r0, r5
 8007154:	47b8      	blx	r7
 8007156:	3001      	adds	r0, #1
 8007158:	f43f af0d 	beq.w	8006f76 <_printf_float+0xb6>
 800715c:	f04f 0a00 	mov.w	sl, #0
 8007160:	f104 0b1a 	add.w	fp, r4, #26
 8007164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007166:	425b      	negs	r3, r3
 8007168:	4553      	cmp	r3, sl
 800716a:	dc01      	bgt.n	8007170 <_printf_float+0x2b0>
 800716c:	464b      	mov	r3, r9
 800716e:	e793      	b.n	8007098 <_printf_float+0x1d8>
 8007170:	2301      	movs	r3, #1
 8007172:	465a      	mov	r2, fp
 8007174:	4631      	mov	r1, r6
 8007176:	4628      	mov	r0, r5
 8007178:	47b8      	blx	r7
 800717a:	3001      	adds	r0, #1
 800717c:	f43f aefb 	beq.w	8006f76 <_printf_float+0xb6>
 8007180:	f10a 0a01 	add.w	sl, sl, #1
 8007184:	e7ee      	b.n	8007164 <_printf_float+0x2a4>
 8007186:	bf00      	nop
 8007188:	7fefffff 	.word	0x7fefffff
 800718c:	0800b6dc 	.word	0x0800b6dc
 8007190:	0800b6e0 	.word	0x0800b6e0
 8007194:	0800b6e4 	.word	0x0800b6e4
 8007198:	0800b6e8 	.word	0x0800b6e8
 800719c:	0800b6ec 	.word	0x0800b6ec
 80071a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80071a2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80071a6:	4553      	cmp	r3, sl
 80071a8:	bfa8      	it	ge
 80071aa:	4653      	movge	r3, sl
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	4699      	mov	r9, r3
 80071b0:	dc36      	bgt.n	8007220 <_printf_float+0x360>
 80071b2:	f04f 0b00 	mov.w	fp, #0
 80071b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071ba:	f104 021a 	add.w	r2, r4, #26
 80071be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80071c0:	9306      	str	r3, [sp, #24]
 80071c2:	eba3 0309 	sub.w	r3, r3, r9
 80071c6:	455b      	cmp	r3, fp
 80071c8:	dc31      	bgt.n	800722e <_printf_float+0x36e>
 80071ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071cc:	459a      	cmp	sl, r3
 80071ce:	dc3a      	bgt.n	8007246 <_printf_float+0x386>
 80071d0:	6823      	ldr	r3, [r4, #0]
 80071d2:	07da      	lsls	r2, r3, #31
 80071d4:	d437      	bmi.n	8007246 <_printf_float+0x386>
 80071d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071d8:	ebaa 0903 	sub.w	r9, sl, r3
 80071dc:	9b06      	ldr	r3, [sp, #24]
 80071de:	ebaa 0303 	sub.w	r3, sl, r3
 80071e2:	4599      	cmp	r9, r3
 80071e4:	bfa8      	it	ge
 80071e6:	4699      	movge	r9, r3
 80071e8:	f1b9 0f00 	cmp.w	r9, #0
 80071ec:	dc33      	bgt.n	8007256 <_printf_float+0x396>
 80071ee:	f04f 0800 	mov.w	r8, #0
 80071f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071f6:	f104 0b1a 	add.w	fp, r4, #26
 80071fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071fc:	ebaa 0303 	sub.w	r3, sl, r3
 8007200:	eba3 0309 	sub.w	r3, r3, r9
 8007204:	4543      	cmp	r3, r8
 8007206:	f77f af79 	ble.w	80070fc <_printf_float+0x23c>
 800720a:	2301      	movs	r3, #1
 800720c:	465a      	mov	r2, fp
 800720e:	4631      	mov	r1, r6
 8007210:	4628      	mov	r0, r5
 8007212:	47b8      	blx	r7
 8007214:	3001      	adds	r0, #1
 8007216:	f43f aeae 	beq.w	8006f76 <_printf_float+0xb6>
 800721a:	f108 0801 	add.w	r8, r8, #1
 800721e:	e7ec      	b.n	80071fa <_printf_float+0x33a>
 8007220:	4642      	mov	r2, r8
 8007222:	4631      	mov	r1, r6
 8007224:	4628      	mov	r0, r5
 8007226:	47b8      	blx	r7
 8007228:	3001      	adds	r0, #1
 800722a:	d1c2      	bne.n	80071b2 <_printf_float+0x2f2>
 800722c:	e6a3      	b.n	8006f76 <_printf_float+0xb6>
 800722e:	2301      	movs	r3, #1
 8007230:	4631      	mov	r1, r6
 8007232:	4628      	mov	r0, r5
 8007234:	9206      	str	r2, [sp, #24]
 8007236:	47b8      	blx	r7
 8007238:	3001      	adds	r0, #1
 800723a:	f43f ae9c 	beq.w	8006f76 <_printf_float+0xb6>
 800723e:	9a06      	ldr	r2, [sp, #24]
 8007240:	f10b 0b01 	add.w	fp, fp, #1
 8007244:	e7bb      	b.n	80071be <_printf_float+0x2fe>
 8007246:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800724a:	4631      	mov	r1, r6
 800724c:	4628      	mov	r0, r5
 800724e:	47b8      	blx	r7
 8007250:	3001      	adds	r0, #1
 8007252:	d1c0      	bne.n	80071d6 <_printf_float+0x316>
 8007254:	e68f      	b.n	8006f76 <_printf_float+0xb6>
 8007256:	9a06      	ldr	r2, [sp, #24]
 8007258:	464b      	mov	r3, r9
 800725a:	4442      	add	r2, r8
 800725c:	4631      	mov	r1, r6
 800725e:	4628      	mov	r0, r5
 8007260:	47b8      	blx	r7
 8007262:	3001      	adds	r0, #1
 8007264:	d1c3      	bne.n	80071ee <_printf_float+0x32e>
 8007266:	e686      	b.n	8006f76 <_printf_float+0xb6>
 8007268:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800726c:	f1ba 0f01 	cmp.w	sl, #1
 8007270:	dc01      	bgt.n	8007276 <_printf_float+0x3b6>
 8007272:	07db      	lsls	r3, r3, #31
 8007274:	d536      	bpl.n	80072e4 <_printf_float+0x424>
 8007276:	2301      	movs	r3, #1
 8007278:	4642      	mov	r2, r8
 800727a:	4631      	mov	r1, r6
 800727c:	4628      	mov	r0, r5
 800727e:	47b8      	blx	r7
 8007280:	3001      	adds	r0, #1
 8007282:	f43f ae78 	beq.w	8006f76 <_printf_float+0xb6>
 8007286:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800728a:	4631      	mov	r1, r6
 800728c:	4628      	mov	r0, r5
 800728e:	47b8      	blx	r7
 8007290:	3001      	adds	r0, #1
 8007292:	f43f ae70 	beq.w	8006f76 <_printf_float+0xb6>
 8007296:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800729a:	2200      	movs	r2, #0
 800729c:	2300      	movs	r3, #0
 800729e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072a2:	f7f9 fc19 	bl	8000ad8 <__aeabi_dcmpeq>
 80072a6:	b9c0      	cbnz	r0, 80072da <_printf_float+0x41a>
 80072a8:	4653      	mov	r3, sl
 80072aa:	f108 0201 	add.w	r2, r8, #1
 80072ae:	4631      	mov	r1, r6
 80072b0:	4628      	mov	r0, r5
 80072b2:	47b8      	blx	r7
 80072b4:	3001      	adds	r0, #1
 80072b6:	d10c      	bne.n	80072d2 <_printf_float+0x412>
 80072b8:	e65d      	b.n	8006f76 <_printf_float+0xb6>
 80072ba:	2301      	movs	r3, #1
 80072bc:	465a      	mov	r2, fp
 80072be:	4631      	mov	r1, r6
 80072c0:	4628      	mov	r0, r5
 80072c2:	47b8      	blx	r7
 80072c4:	3001      	adds	r0, #1
 80072c6:	f43f ae56 	beq.w	8006f76 <_printf_float+0xb6>
 80072ca:	f108 0801 	add.w	r8, r8, #1
 80072ce:	45d0      	cmp	r8, sl
 80072d0:	dbf3      	blt.n	80072ba <_printf_float+0x3fa>
 80072d2:	464b      	mov	r3, r9
 80072d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80072d8:	e6df      	b.n	800709a <_printf_float+0x1da>
 80072da:	f04f 0800 	mov.w	r8, #0
 80072de:	f104 0b1a 	add.w	fp, r4, #26
 80072e2:	e7f4      	b.n	80072ce <_printf_float+0x40e>
 80072e4:	2301      	movs	r3, #1
 80072e6:	4642      	mov	r2, r8
 80072e8:	e7e1      	b.n	80072ae <_printf_float+0x3ee>
 80072ea:	2301      	movs	r3, #1
 80072ec:	464a      	mov	r2, r9
 80072ee:	4631      	mov	r1, r6
 80072f0:	4628      	mov	r0, r5
 80072f2:	47b8      	blx	r7
 80072f4:	3001      	adds	r0, #1
 80072f6:	f43f ae3e 	beq.w	8006f76 <_printf_float+0xb6>
 80072fa:	f108 0801 	add.w	r8, r8, #1
 80072fe:	68e3      	ldr	r3, [r4, #12]
 8007300:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007302:	1a5b      	subs	r3, r3, r1
 8007304:	4543      	cmp	r3, r8
 8007306:	dcf0      	bgt.n	80072ea <_printf_float+0x42a>
 8007308:	e6fc      	b.n	8007104 <_printf_float+0x244>
 800730a:	f04f 0800 	mov.w	r8, #0
 800730e:	f104 0919 	add.w	r9, r4, #25
 8007312:	e7f4      	b.n	80072fe <_printf_float+0x43e>

08007314 <_printf_common>:
 8007314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007318:	4616      	mov	r6, r2
 800731a:	4698      	mov	r8, r3
 800731c:	688a      	ldr	r2, [r1, #8]
 800731e:	690b      	ldr	r3, [r1, #16]
 8007320:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007324:	4293      	cmp	r3, r2
 8007326:	bfb8      	it	lt
 8007328:	4613      	movlt	r3, r2
 800732a:	6033      	str	r3, [r6, #0]
 800732c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007330:	4607      	mov	r7, r0
 8007332:	460c      	mov	r4, r1
 8007334:	b10a      	cbz	r2, 800733a <_printf_common+0x26>
 8007336:	3301      	adds	r3, #1
 8007338:	6033      	str	r3, [r6, #0]
 800733a:	6823      	ldr	r3, [r4, #0]
 800733c:	0699      	lsls	r1, r3, #26
 800733e:	bf42      	ittt	mi
 8007340:	6833      	ldrmi	r3, [r6, #0]
 8007342:	3302      	addmi	r3, #2
 8007344:	6033      	strmi	r3, [r6, #0]
 8007346:	6825      	ldr	r5, [r4, #0]
 8007348:	f015 0506 	ands.w	r5, r5, #6
 800734c:	d106      	bne.n	800735c <_printf_common+0x48>
 800734e:	f104 0a19 	add.w	sl, r4, #25
 8007352:	68e3      	ldr	r3, [r4, #12]
 8007354:	6832      	ldr	r2, [r6, #0]
 8007356:	1a9b      	subs	r3, r3, r2
 8007358:	42ab      	cmp	r3, r5
 800735a:	dc26      	bgt.n	80073aa <_printf_common+0x96>
 800735c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007360:	6822      	ldr	r2, [r4, #0]
 8007362:	3b00      	subs	r3, #0
 8007364:	bf18      	it	ne
 8007366:	2301      	movne	r3, #1
 8007368:	0692      	lsls	r2, r2, #26
 800736a:	d42b      	bmi.n	80073c4 <_printf_common+0xb0>
 800736c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007370:	4641      	mov	r1, r8
 8007372:	4638      	mov	r0, r7
 8007374:	47c8      	blx	r9
 8007376:	3001      	adds	r0, #1
 8007378:	d01e      	beq.n	80073b8 <_printf_common+0xa4>
 800737a:	6823      	ldr	r3, [r4, #0]
 800737c:	6922      	ldr	r2, [r4, #16]
 800737e:	f003 0306 	and.w	r3, r3, #6
 8007382:	2b04      	cmp	r3, #4
 8007384:	bf02      	ittt	eq
 8007386:	68e5      	ldreq	r5, [r4, #12]
 8007388:	6833      	ldreq	r3, [r6, #0]
 800738a:	1aed      	subeq	r5, r5, r3
 800738c:	68a3      	ldr	r3, [r4, #8]
 800738e:	bf0c      	ite	eq
 8007390:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007394:	2500      	movne	r5, #0
 8007396:	4293      	cmp	r3, r2
 8007398:	bfc4      	itt	gt
 800739a:	1a9b      	subgt	r3, r3, r2
 800739c:	18ed      	addgt	r5, r5, r3
 800739e:	2600      	movs	r6, #0
 80073a0:	341a      	adds	r4, #26
 80073a2:	42b5      	cmp	r5, r6
 80073a4:	d11a      	bne.n	80073dc <_printf_common+0xc8>
 80073a6:	2000      	movs	r0, #0
 80073a8:	e008      	b.n	80073bc <_printf_common+0xa8>
 80073aa:	2301      	movs	r3, #1
 80073ac:	4652      	mov	r2, sl
 80073ae:	4641      	mov	r1, r8
 80073b0:	4638      	mov	r0, r7
 80073b2:	47c8      	blx	r9
 80073b4:	3001      	adds	r0, #1
 80073b6:	d103      	bne.n	80073c0 <_printf_common+0xac>
 80073b8:	f04f 30ff 	mov.w	r0, #4294967295
 80073bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073c0:	3501      	adds	r5, #1
 80073c2:	e7c6      	b.n	8007352 <_printf_common+0x3e>
 80073c4:	18e1      	adds	r1, r4, r3
 80073c6:	1c5a      	adds	r2, r3, #1
 80073c8:	2030      	movs	r0, #48	@ 0x30
 80073ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80073ce:	4422      	add	r2, r4
 80073d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80073d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80073d8:	3302      	adds	r3, #2
 80073da:	e7c7      	b.n	800736c <_printf_common+0x58>
 80073dc:	2301      	movs	r3, #1
 80073de:	4622      	mov	r2, r4
 80073e0:	4641      	mov	r1, r8
 80073e2:	4638      	mov	r0, r7
 80073e4:	47c8      	blx	r9
 80073e6:	3001      	adds	r0, #1
 80073e8:	d0e6      	beq.n	80073b8 <_printf_common+0xa4>
 80073ea:	3601      	adds	r6, #1
 80073ec:	e7d9      	b.n	80073a2 <_printf_common+0x8e>
	...

080073f0 <_printf_i>:
 80073f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073f4:	7e0f      	ldrb	r7, [r1, #24]
 80073f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80073f8:	2f78      	cmp	r7, #120	@ 0x78
 80073fa:	4691      	mov	r9, r2
 80073fc:	4680      	mov	r8, r0
 80073fe:	460c      	mov	r4, r1
 8007400:	469a      	mov	sl, r3
 8007402:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007406:	d807      	bhi.n	8007418 <_printf_i+0x28>
 8007408:	2f62      	cmp	r7, #98	@ 0x62
 800740a:	d80a      	bhi.n	8007422 <_printf_i+0x32>
 800740c:	2f00      	cmp	r7, #0
 800740e:	f000 80d2 	beq.w	80075b6 <_printf_i+0x1c6>
 8007412:	2f58      	cmp	r7, #88	@ 0x58
 8007414:	f000 80b9 	beq.w	800758a <_printf_i+0x19a>
 8007418:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800741c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007420:	e03a      	b.n	8007498 <_printf_i+0xa8>
 8007422:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007426:	2b15      	cmp	r3, #21
 8007428:	d8f6      	bhi.n	8007418 <_printf_i+0x28>
 800742a:	a101      	add	r1, pc, #4	@ (adr r1, 8007430 <_printf_i+0x40>)
 800742c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007430:	08007489 	.word	0x08007489
 8007434:	0800749d 	.word	0x0800749d
 8007438:	08007419 	.word	0x08007419
 800743c:	08007419 	.word	0x08007419
 8007440:	08007419 	.word	0x08007419
 8007444:	08007419 	.word	0x08007419
 8007448:	0800749d 	.word	0x0800749d
 800744c:	08007419 	.word	0x08007419
 8007450:	08007419 	.word	0x08007419
 8007454:	08007419 	.word	0x08007419
 8007458:	08007419 	.word	0x08007419
 800745c:	0800759d 	.word	0x0800759d
 8007460:	080074c7 	.word	0x080074c7
 8007464:	08007557 	.word	0x08007557
 8007468:	08007419 	.word	0x08007419
 800746c:	08007419 	.word	0x08007419
 8007470:	080075bf 	.word	0x080075bf
 8007474:	08007419 	.word	0x08007419
 8007478:	080074c7 	.word	0x080074c7
 800747c:	08007419 	.word	0x08007419
 8007480:	08007419 	.word	0x08007419
 8007484:	0800755f 	.word	0x0800755f
 8007488:	6833      	ldr	r3, [r6, #0]
 800748a:	1d1a      	adds	r2, r3, #4
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	6032      	str	r2, [r6, #0]
 8007490:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007494:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007498:	2301      	movs	r3, #1
 800749a:	e09d      	b.n	80075d8 <_printf_i+0x1e8>
 800749c:	6833      	ldr	r3, [r6, #0]
 800749e:	6820      	ldr	r0, [r4, #0]
 80074a0:	1d19      	adds	r1, r3, #4
 80074a2:	6031      	str	r1, [r6, #0]
 80074a4:	0606      	lsls	r6, r0, #24
 80074a6:	d501      	bpl.n	80074ac <_printf_i+0xbc>
 80074a8:	681d      	ldr	r5, [r3, #0]
 80074aa:	e003      	b.n	80074b4 <_printf_i+0xc4>
 80074ac:	0645      	lsls	r5, r0, #25
 80074ae:	d5fb      	bpl.n	80074a8 <_printf_i+0xb8>
 80074b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80074b4:	2d00      	cmp	r5, #0
 80074b6:	da03      	bge.n	80074c0 <_printf_i+0xd0>
 80074b8:	232d      	movs	r3, #45	@ 0x2d
 80074ba:	426d      	negs	r5, r5
 80074bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074c0:	4859      	ldr	r0, [pc, #356]	@ (8007628 <_printf_i+0x238>)
 80074c2:	230a      	movs	r3, #10
 80074c4:	e011      	b.n	80074ea <_printf_i+0xfa>
 80074c6:	6821      	ldr	r1, [r4, #0]
 80074c8:	6833      	ldr	r3, [r6, #0]
 80074ca:	0608      	lsls	r0, r1, #24
 80074cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80074d0:	d402      	bmi.n	80074d8 <_printf_i+0xe8>
 80074d2:	0649      	lsls	r1, r1, #25
 80074d4:	bf48      	it	mi
 80074d6:	b2ad      	uxthmi	r5, r5
 80074d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80074da:	4853      	ldr	r0, [pc, #332]	@ (8007628 <_printf_i+0x238>)
 80074dc:	6033      	str	r3, [r6, #0]
 80074de:	bf14      	ite	ne
 80074e0:	230a      	movne	r3, #10
 80074e2:	2308      	moveq	r3, #8
 80074e4:	2100      	movs	r1, #0
 80074e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80074ea:	6866      	ldr	r6, [r4, #4]
 80074ec:	60a6      	str	r6, [r4, #8]
 80074ee:	2e00      	cmp	r6, #0
 80074f0:	bfa2      	ittt	ge
 80074f2:	6821      	ldrge	r1, [r4, #0]
 80074f4:	f021 0104 	bicge.w	r1, r1, #4
 80074f8:	6021      	strge	r1, [r4, #0]
 80074fa:	b90d      	cbnz	r5, 8007500 <_printf_i+0x110>
 80074fc:	2e00      	cmp	r6, #0
 80074fe:	d04b      	beq.n	8007598 <_printf_i+0x1a8>
 8007500:	4616      	mov	r6, r2
 8007502:	fbb5 f1f3 	udiv	r1, r5, r3
 8007506:	fb03 5711 	mls	r7, r3, r1, r5
 800750a:	5dc7      	ldrb	r7, [r0, r7]
 800750c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007510:	462f      	mov	r7, r5
 8007512:	42bb      	cmp	r3, r7
 8007514:	460d      	mov	r5, r1
 8007516:	d9f4      	bls.n	8007502 <_printf_i+0x112>
 8007518:	2b08      	cmp	r3, #8
 800751a:	d10b      	bne.n	8007534 <_printf_i+0x144>
 800751c:	6823      	ldr	r3, [r4, #0]
 800751e:	07df      	lsls	r7, r3, #31
 8007520:	d508      	bpl.n	8007534 <_printf_i+0x144>
 8007522:	6923      	ldr	r3, [r4, #16]
 8007524:	6861      	ldr	r1, [r4, #4]
 8007526:	4299      	cmp	r1, r3
 8007528:	bfde      	ittt	le
 800752a:	2330      	movle	r3, #48	@ 0x30
 800752c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007530:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007534:	1b92      	subs	r2, r2, r6
 8007536:	6122      	str	r2, [r4, #16]
 8007538:	f8cd a000 	str.w	sl, [sp]
 800753c:	464b      	mov	r3, r9
 800753e:	aa03      	add	r2, sp, #12
 8007540:	4621      	mov	r1, r4
 8007542:	4640      	mov	r0, r8
 8007544:	f7ff fee6 	bl	8007314 <_printf_common>
 8007548:	3001      	adds	r0, #1
 800754a:	d14a      	bne.n	80075e2 <_printf_i+0x1f2>
 800754c:	f04f 30ff 	mov.w	r0, #4294967295
 8007550:	b004      	add	sp, #16
 8007552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007556:	6823      	ldr	r3, [r4, #0]
 8007558:	f043 0320 	orr.w	r3, r3, #32
 800755c:	6023      	str	r3, [r4, #0]
 800755e:	4833      	ldr	r0, [pc, #204]	@ (800762c <_printf_i+0x23c>)
 8007560:	2778      	movs	r7, #120	@ 0x78
 8007562:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007566:	6823      	ldr	r3, [r4, #0]
 8007568:	6831      	ldr	r1, [r6, #0]
 800756a:	061f      	lsls	r7, r3, #24
 800756c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007570:	d402      	bmi.n	8007578 <_printf_i+0x188>
 8007572:	065f      	lsls	r7, r3, #25
 8007574:	bf48      	it	mi
 8007576:	b2ad      	uxthmi	r5, r5
 8007578:	6031      	str	r1, [r6, #0]
 800757a:	07d9      	lsls	r1, r3, #31
 800757c:	bf44      	itt	mi
 800757e:	f043 0320 	orrmi.w	r3, r3, #32
 8007582:	6023      	strmi	r3, [r4, #0]
 8007584:	b11d      	cbz	r5, 800758e <_printf_i+0x19e>
 8007586:	2310      	movs	r3, #16
 8007588:	e7ac      	b.n	80074e4 <_printf_i+0xf4>
 800758a:	4827      	ldr	r0, [pc, #156]	@ (8007628 <_printf_i+0x238>)
 800758c:	e7e9      	b.n	8007562 <_printf_i+0x172>
 800758e:	6823      	ldr	r3, [r4, #0]
 8007590:	f023 0320 	bic.w	r3, r3, #32
 8007594:	6023      	str	r3, [r4, #0]
 8007596:	e7f6      	b.n	8007586 <_printf_i+0x196>
 8007598:	4616      	mov	r6, r2
 800759a:	e7bd      	b.n	8007518 <_printf_i+0x128>
 800759c:	6833      	ldr	r3, [r6, #0]
 800759e:	6825      	ldr	r5, [r4, #0]
 80075a0:	6961      	ldr	r1, [r4, #20]
 80075a2:	1d18      	adds	r0, r3, #4
 80075a4:	6030      	str	r0, [r6, #0]
 80075a6:	062e      	lsls	r6, r5, #24
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	d501      	bpl.n	80075b0 <_printf_i+0x1c0>
 80075ac:	6019      	str	r1, [r3, #0]
 80075ae:	e002      	b.n	80075b6 <_printf_i+0x1c6>
 80075b0:	0668      	lsls	r0, r5, #25
 80075b2:	d5fb      	bpl.n	80075ac <_printf_i+0x1bc>
 80075b4:	8019      	strh	r1, [r3, #0]
 80075b6:	2300      	movs	r3, #0
 80075b8:	6123      	str	r3, [r4, #16]
 80075ba:	4616      	mov	r6, r2
 80075bc:	e7bc      	b.n	8007538 <_printf_i+0x148>
 80075be:	6833      	ldr	r3, [r6, #0]
 80075c0:	1d1a      	adds	r2, r3, #4
 80075c2:	6032      	str	r2, [r6, #0]
 80075c4:	681e      	ldr	r6, [r3, #0]
 80075c6:	6862      	ldr	r2, [r4, #4]
 80075c8:	2100      	movs	r1, #0
 80075ca:	4630      	mov	r0, r6
 80075cc:	f7f8 fe08 	bl	80001e0 <memchr>
 80075d0:	b108      	cbz	r0, 80075d6 <_printf_i+0x1e6>
 80075d2:	1b80      	subs	r0, r0, r6
 80075d4:	6060      	str	r0, [r4, #4]
 80075d6:	6863      	ldr	r3, [r4, #4]
 80075d8:	6123      	str	r3, [r4, #16]
 80075da:	2300      	movs	r3, #0
 80075dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075e0:	e7aa      	b.n	8007538 <_printf_i+0x148>
 80075e2:	6923      	ldr	r3, [r4, #16]
 80075e4:	4632      	mov	r2, r6
 80075e6:	4649      	mov	r1, r9
 80075e8:	4640      	mov	r0, r8
 80075ea:	47d0      	blx	sl
 80075ec:	3001      	adds	r0, #1
 80075ee:	d0ad      	beq.n	800754c <_printf_i+0x15c>
 80075f0:	6823      	ldr	r3, [r4, #0]
 80075f2:	079b      	lsls	r3, r3, #30
 80075f4:	d413      	bmi.n	800761e <_printf_i+0x22e>
 80075f6:	68e0      	ldr	r0, [r4, #12]
 80075f8:	9b03      	ldr	r3, [sp, #12]
 80075fa:	4298      	cmp	r0, r3
 80075fc:	bfb8      	it	lt
 80075fe:	4618      	movlt	r0, r3
 8007600:	e7a6      	b.n	8007550 <_printf_i+0x160>
 8007602:	2301      	movs	r3, #1
 8007604:	4632      	mov	r2, r6
 8007606:	4649      	mov	r1, r9
 8007608:	4640      	mov	r0, r8
 800760a:	47d0      	blx	sl
 800760c:	3001      	adds	r0, #1
 800760e:	d09d      	beq.n	800754c <_printf_i+0x15c>
 8007610:	3501      	adds	r5, #1
 8007612:	68e3      	ldr	r3, [r4, #12]
 8007614:	9903      	ldr	r1, [sp, #12]
 8007616:	1a5b      	subs	r3, r3, r1
 8007618:	42ab      	cmp	r3, r5
 800761a:	dcf2      	bgt.n	8007602 <_printf_i+0x212>
 800761c:	e7eb      	b.n	80075f6 <_printf_i+0x206>
 800761e:	2500      	movs	r5, #0
 8007620:	f104 0619 	add.w	r6, r4, #25
 8007624:	e7f5      	b.n	8007612 <_printf_i+0x222>
 8007626:	bf00      	nop
 8007628:	0800b6ee 	.word	0x0800b6ee
 800762c:	0800b6ff 	.word	0x0800b6ff

08007630 <_scanf_float>:
 8007630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007634:	b087      	sub	sp, #28
 8007636:	4617      	mov	r7, r2
 8007638:	9303      	str	r3, [sp, #12]
 800763a:	688b      	ldr	r3, [r1, #8]
 800763c:	1e5a      	subs	r2, r3, #1
 800763e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007642:	bf81      	itttt	hi
 8007644:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007648:	eb03 0b05 	addhi.w	fp, r3, r5
 800764c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007650:	608b      	strhi	r3, [r1, #8]
 8007652:	680b      	ldr	r3, [r1, #0]
 8007654:	460a      	mov	r2, r1
 8007656:	f04f 0500 	mov.w	r5, #0
 800765a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800765e:	f842 3b1c 	str.w	r3, [r2], #28
 8007662:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007666:	4680      	mov	r8, r0
 8007668:	460c      	mov	r4, r1
 800766a:	bf98      	it	ls
 800766c:	f04f 0b00 	movls.w	fp, #0
 8007670:	9201      	str	r2, [sp, #4]
 8007672:	4616      	mov	r6, r2
 8007674:	46aa      	mov	sl, r5
 8007676:	46a9      	mov	r9, r5
 8007678:	9502      	str	r5, [sp, #8]
 800767a:	68a2      	ldr	r2, [r4, #8]
 800767c:	b152      	cbz	r2, 8007694 <_scanf_float+0x64>
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	2b4e      	cmp	r3, #78	@ 0x4e
 8007684:	d864      	bhi.n	8007750 <_scanf_float+0x120>
 8007686:	2b40      	cmp	r3, #64	@ 0x40
 8007688:	d83c      	bhi.n	8007704 <_scanf_float+0xd4>
 800768a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800768e:	b2c8      	uxtb	r0, r1
 8007690:	280e      	cmp	r0, #14
 8007692:	d93a      	bls.n	800770a <_scanf_float+0xda>
 8007694:	f1b9 0f00 	cmp.w	r9, #0
 8007698:	d003      	beq.n	80076a2 <_scanf_float+0x72>
 800769a:	6823      	ldr	r3, [r4, #0]
 800769c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076a0:	6023      	str	r3, [r4, #0]
 80076a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076a6:	f1ba 0f01 	cmp.w	sl, #1
 80076aa:	f200 8117 	bhi.w	80078dc <_scanf_float+0x2ac>
 80076ae:	9b01      	ldr	r3, [sp, #4]
 80076b0:	429e      	cmp	r6, r3
 80076b2:	f200 8108 	bhi.w	80078c6 <_scanf_float+0x296>
 80076b6:	2001      	movs	r0, #1
 80076b8:	b007      	add	sp, #28
 80076ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076be:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80076c2:	2a0d      	cmp	r2, #13
 80076c4:	d8e6      	bhi.n	8007694 <_scanf_float+0x64>
 80076c6:	a101      	add	r1, pc, #4	@ (adr r1, 80076cc <_scanf_float+0x9c>)
 80076c8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80076cc:	08007813 	.word	0x08007813
 80076d0:	08007695 	.word	0x08007695
 80076d4:	08007695 	.word	0x08007695
 80076d8:	08007695 	.word	0x08007695
 80076dc:	08007873 	.word	0x08007873
 80076e0:	0800784b 	.word	0x0800784b
 80076e4:	08007695 	.word	0x08007695
 80076e8:	08007695 	.word	0x08007695
 80076ec:	08007821 	.word	0x08007821
 80076f0:	08007695 	.word	0x08007695
 80076f4:	08007695 	.word	0x08007695
 80076f8:	08007695 	.word	0x08007695
 80076fc:	08007695 	.word	0x08007695
 8007700:	080077d9 	.word	0x080077d9
 8007704:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007708:	e7db      	b.n	80076c2 <_scanf_float+0x92>
 800770a:	290e      	cmp	r1, #14
 800770c:	d8c2      	bhi.n	8007694 <_scanf_float+0x64>
 800770e:	a001      	add	r0, pc, #4	@ (adr r0, 8007714 <_scanf_float+0xe4>)
 8007710:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007714:	080077c9 	.word	0x080077c9
 8007718:	08007695 	.word	0x08007695
 800771c:	080077c9 	.word	0x080077c9
 8007720:	0800785f 	.word	0x0800785f
 8007724:	08007695 	.word	0x08007695
 8007728:	08007771 	.word	0x08007771
 800772c:	080077af 	.word	0x080077af
 8007730:	080077af 	.word	0x080077af
 8007734:	080077af 	.word	0x080077af
 8007738:	080077af 	.word	0x080077af
 800773c:	080077af 	.word	0x080077af
 8007740:	080077af 	.word	0x080077af
 8007744:	080077af 	.word	0x080077af
 8007748:	080077af 	.word	0x080077af
 800774c:	080077af 	.word	0x080077af
 8007750:	2b6e      	cmp	r3, #110	@ 0x6e
 8007752:	d809      	bhi.n	8007768 <_scanf_float+0x138>
 8007754:	2b60      	cmp	r3, #96	@ 0x60
 8007756:	d8b2      	bhi.n	80076be <_scanf_float+0x8e>
 8007758:	2b54      	cmp	r3, #84	@ 0x54
 800775a:	d07b      	beq.n	8007854 <_scanf_float+0x224>
 800775c:	2b59      	cmp	r3, #89	@ 0x59
 800775e:	d199      	bne.n	8007694 <_scanf_float+0x64>
 8007760:	2d07      	cmp	r5, #7
 8007762:	d197      	bne.n	8007694 <_scanf_float+0x64>
 8007764:	2508      	movs	r5, #8
 8007766:	e02c      	b.n	80077c2 <_scanf_float+0x192>
 8007768:	2b74      	cmp	r3, #116	@ 0x74
 800776a:	d073      	beq.n	8007854 <_scanf_float+0x224>
 800776c:	2b79      	cmp	r3, #121	@ 0x79
 800776e:	e7f6      	b.n	800775e <_scanf_float+0x12e>
 8007770:	6821      	ldr	r1, [r4, #0]
 8007772:	05c8      	lsls	r0, r1, #23
 8007774:	d51b      	bpl.n	80077ae <_scanf_float+0x17e>
 8007776:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800777a:	6021      	str	r1, [r4, #0]
 800777c:	f109 0901 	add.w	r9, r9, #1
 8007780:	f1bb 0f00 	cmp.w	fp, #0
 8007784:	d003      	beq.n	800778e <_scanf_float+0x15e>
 8007786:	3201      	adds	r2, #1
 8007788:	f10b 3bff 	add.w	fp, fp, #4294967295
 800778c:	60a2      	str	r2, [r4, #8]
 800778e:	68a3      	ldr	r3, [r4, #8]
 8007790:	3b01      	subs	r3, #1
 8007792:	60a3      	str	r3, [r4, #8]
 8007794:	6923      	ldr	r3, [r4, #16]
 8007796:	3301      	adds	r3, #1
 8007798:	6123      	str	r3, [r4, #16]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	3b01      	subs	r3, #1
 800779e:	2b00      	cmp	r3, #0
 80077a0:	607b      	str	r3, [r7, #4]
 80077a2:	f340 8087 	ble.w	80078b4 <_scanf_float+0x284>
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	3301      	adds	r3, #1
 80077aa:	603b      	str	r3, [r7, #0]
 80077ac:	e765      	b.n	800767a <_scanf_float+0x4a>
 80077ae:	eb1a 0105 	adds.w	r1, sl, r5
 80077b2:	f47f af6f 	bne.w	8007694 <_scanf_float+0x64>
 80077b6:	6822      	ldr	r2, [r4, #0]
 80077b8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80077bc:	6022      	str	r2, [r4, #0]
 80077be:	460d      	mov	r5, r1
 80077c0:	468a      	mov	sl, r1
 80077c2:	f806 3b01 	strb.w	r3, [r6], #1
 80077c6:	e7e2      	b.n	800778e <_scanf_float+0x15e>
 80077c8:	6822      	ldr	r2, [r4, #0]
 80077ca:	0610      	lsls	r0, r2, #24
 80077cc:	f57f af62 	bpl.w	8007694 <_scanf_float+0x64>
 80077d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80077d4:	6022      	str	r2, [r4, #0]
 80077d6:	e7f4      	b.n	80077c2 <_scanf_float+0x192>
 80077d8:	f1ba 0f00 	cmp.w	sl, #0
 80077dc:	d10e      	bne.n	80077fc <_scanf_float+0x1cc>
 80077de:	f1b9 0f00 	cmp.w	r9, #0
 80077e2:	d10e      	bne.n	8007802 <_scanf_float+0x1d2>
 80077e4:	6822      	ldr	r2, [r4, #0]
 80077e6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80077ea:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80077ee:	d108      	bne.n	8007802 <_scanf_float+0x1d2>
 80077f0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80077f4:	6022      	str	r2, [r4, #0]
 80077f6:	f04f 0a01 	mov.w	sl, #1
 80077fa:	e7e2      	b.n	80077c2 <_scanf_float+0x192>
 80077fc:	f1ba 0f02 	cmp.w	sl, #2
 8007800:	d055      	beq.n	80078ae <_scanf_float+0x27e>
 8007802:	2d01      	cmp	r5, #1
 8007804:	d002      	beq.n	800780c <_scanf_float+0x1dc>
 8007806:	2d04      	cmp	r5, #4
 8007808:	f47f af44 	bne.w	8007694 <_scanf_float+0x64>
 800780c:	3501      	adds	r5, #1
 800780e:	b2ed      	uxtb	r5, r5
 8007810:	e7d7      	b.n	80077c2 <_scanf_float+0x192>
 8007812:	f1ba 0f01 	cmp.w	sl, #1
 8007816:	f47f af3d 	bne.w	8007694 <_scanf_float+0x64>
 800781a:	f04f 0a02 	mov.w	sl, #2
 800781e:	e7d0      	b.n	80077c2 <_scanf_float+0x192>
 8007820:	b97d      	cbnz	r5, 8007842 <_scanf_float+0x212>
 8007822:	f1b9 0f00 	cmp.w	r9, #0
 8007826:	f47f af38 	bne.w	800769a <_scanf_float+0x6a>
 800782a:	6822      	ldr	r2, [r4, #0]
 800782c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007830:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007834:	f040 8108 	bne.w	8007a48 <_scanf_float+0x418>
 8007838:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800783c:	6022      	str	r2, [r4, #0]
 800783e:	2501      	movs	r5, #1
 8007840:	e7bf      	b.n	80077c2 <_scanf_float+0x192>
 8007842:	2d03      	cmp	r5, #3
 8007844:	d0e2      	beq.n	800780c <_scanf_float+0x1dc>
 8007846:	2d05      	cmp	r5, #5
 8007848:	e7de      	b.n	8007808 <_scanf_float+0x1d8>
 800784a:	2d02      	cmp	r5, #2
 800784c:	f47f af22 	bne.w	8007694 <_scanf_float+0x64>
 8007850:	2503      	movs	r5, #3
 8007852:	e7b6      	b.n	80077c2 <_scanf_float+0x192>
 8007854:	2d06      	cmp	r5, #6
 8007856:	f47f af1d 	bne.w	8007694 <_scanf_float+0x64>
 800785a:	2507      	movs	r5, #7
 800785c:	e7b1      	b.n	80077c2 <_scanf_float+0x192>
 800785e:	6822      	ldr	r2, [r4, #0]
 8007860:	0591      	lsls	r1, r2, #22
 8007862:	f57f af17 	bpl.w	8007694 <_scanf_float+0x64>
 8007866:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800786a:	6022      	str	r2, [r4, #0]
 800786c:	f8cd 9008 	str.w	r9, [sp, #8]
 8007870:	e7a7      	b.n	80077c2 <_scanf_float+0x192>
 8007872:	6822      	ldr	r2, [r4, #0]
 8007874:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007878:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800787c:	d006      	beq.n	800788c <_scanf_float+0x25c>
 800787e:	0550      	lsls	r0, r2, #21
 8007880:	f57f af08 	bpl.w	8007694 <_scanf_float+0x64>
 8007884:	f1b9 0f00 	cmp.w	r9, #0
 8007888:	f000 80de 	beq.w	8007a48 <_scanf_float+0x418>
 800788c:	0591      	lsls	r1, r2, #22
 800788e:	bf58      	it	pl
 8007890:	9902      	ldrpl	r1, [sp, #8]
 8007892:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007896:	bf58      	it	pl
 8007898:	eba9 0101 	subpl.w	r1, r9, r1
 800789c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80078a0:	bf58      	it	pl
 80078a2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80078a6:	6022      	str	r2, [r4, #0]
 80078a8:	f04f 0900 	mov.w	r9, #0
 80078ac:	e789      	b.n	80077c2 <_scanf_float+0x192>
 80078ae:	f04f 0a03 	mov.w	sl, #3
 80078b2:	e786      	b.n	80077c2 <_scanf_float+0x192>
 80078b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80078b8:	4639      	mov	r1, r7
 80078ba:	4640      	mov	r0, r8
 80078bc:	4798      	blx	r3
 80078be:	2800      	cmp	r0, #0
 80078c0:	f43f aedb 	beq.w	800767a <_scanf_float+0x4a>
 80078c4:	e6e6      	b.n	8007694 <_scanf_float+0x64>
 80078c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80078ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80078ce:	463a      	mov	r2, r7
 80078d0:	4640      	mov	r0, r8
 80078d2:	4798      	blx	r3
 80078d4:	6923      	ldr	r3, [r4, #16]
 80078d6:	3b01      	subs	r3, #1
 80078d8:	6123      	str	r3, [r4, #16]
 80078da:	e6e8      	b.n	80076ae <_scanf_float+0x7e>
 80078dc:	1e6b      	subs	r3, r5, #1
 80078de:	2b06      	cmp	r3, #6
 80078e0:	d824      	bhi.n	800792c <_scanf_float+0x2fc>
 80078e2:	2d02      	cmp	r5, #2
 80078e4:	d836      	bhi.n	8007954 <_scanf_float+0x324>
 80078e6:	9b01      	ldr	r3, [sp, #4]
 80078e8:	429e      	cmp	r6, r3
 80078ea:	f67f aee4 	bls.w	80076b6 <_scanf_float+0x86>
 80078ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80078f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80078f6:	463a      	mov	r2, r7
 80078f8:	4640      	mov	r0, r8
 80078fa:	4798      	blx	r3
 80078fc:	6923      	ldr	r3, [r4, #16]
 80078fe:	3b01      	subs	r3, #1
 8007900:	6123      	str	r3, [r4, #16]
 8007902:	e7f0      	b.n	80078e6 <_scanf_float+0x2b6>
 8007904:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007908:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800790c:	463a      	mov	r2, r7
 800790e:	4640      	mov	r0, r8
 8007910:	4798      	blx	r3
 8007912:	6923      	ldr	r3, [r4, #16]
 8007914:	3b01      	subs	r3, #1
 8007916:	6123      	str	r3, [r4, #16]
 8007918:	f10a 3aff 	add.w	sl, sl, #4294967295
 800791c:	fa5f fa8a 	uxtb.w	sl, sl
 8007920:	f1ba 0f02 	cmp.w	sl, #2
 8007924:	d1ee      	bne.n	8007904 <_scanf_float+0x2d4>
 8007926:	3d03      	subs	r5, #3
 8007928:	b2ed      	uxtb	r5, r5
 800792a:	1b76      	subs	r6, r6, r5
 800792c:	6823      	ldr	r3, [r4, #0]
 800792e:	05da      	lsls	r2, r3, #23
 8007930:	d530      	bpl.n	8007994 <_scanf_float+0x364>
 8007932:	055b      	lsls	r3, r3, #21
 8007934:	d511      	bpl.n	800795a <_scanf_float+0x32a>
 8007936:	9b01      	ldr	r3, [sp, #4]
 8007938:	429e      	cmp	r6, r3
 800793a:	f67f aebc 	bls.w	80076b6 <_scanf_float+0x86>
 800793e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007942:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007946:	463a      	mov	r2, r7
 8007948:	4640      	mov	r0, r8
 800794a:	4798      	blx	r3
 800794c:	6923      	ldr	r3, [r4, #16]
 800794e:	3b01      	subs	r3, #1
 8007950:	6123      	str	r3, [r4, #16]
 8007952:	e7f0      	b.n	8007936 <_scanf_float+0x306>
 8007954:	46aa      	mov	sl, r5
 8007956:	46b3      	mov	fp, r6
 8007958:	e7de      	b.n	8007918 <_scanf_float+0x2e8>
 800795a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800795e:	6923      	ldr	r3, [r4, #16]
 8007960:	2965      	cmp	r1, #101	@ 0x65
 8007962:	f103 33ff 	add.w	r3, r3, #4294967295
 8007966:	f106 35ff 	add.w	r5, r6, #4294967295
 800796a:	6123      	str	r3, [r4, #16]
 800796c:	d00c      	beq.n	8007988 <_scanf_float+0x358>
 800796e:	2945      	cmp	r1, #69	@ 0x45
 8007970:	d00a      	beq.n	8007988 <_scanf_float+0x358>
 8007972:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007976:	463a      	mov	r2, r7
 8007978:	4640      	mov	r0, r8
 800797a:	4798      	blx	r3
 800797c:	6923      	ldr	r3, [r4, #16]
 800797e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007982:	3b01      	subs	r3, #1
 8007984:	1eb5      	subs	r5, r6, #2
 8007986:	6123      	str	r3, [r4, #16]
 8007988:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800798c:	463a      	mov	r2, r7
 800798e:	4640      	mov	r0, r8
 8007990:	4798      	blx	r3
 8007992:	462e      	mov	r6, r5
 8007994:	6822      	ldr	r2, [r4, #0]
 8007996:	f012 0210 	ands.w	r2, r2, #16
 800799a:	d001      	beq.n	80079a0 <_scanf_float+0x370>
 800799c:	2000      	movs	r0, #0
 800799e:	e68b      	b.n	80076b8 <_scanf_float+0x88>
 80079a0:	7032      	strb	r2, [r6, #0]
 80079a2:	6823      	ldr	r3, [r4, #0]
 80079a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80079a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079ac:	d11c      	bne.n	80079e8 <_scanf_float+0x3b8>
 80079ae:	9b02      	ldr	r3, [sp, #8]
 80079b0:	454b      	cmp	r3, r9
 80079b2:	eba3 0209 	sub.w	r2, r3, r9
 80079b6:	d123      	bne.n	8007a00 <_scanf_float+0x3d0>
 80079b8:	9901      	ldr	r1, [sp, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	4640      	mov	r0, r8
 80079be:	f002 fd5f 	bl	800a480 <_strtod_r>
 80079c2:	9b03      	ldr	r3, [sp, #12]
 80079c4:	6821      	ldr	r1, [r4, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f011 0f02 	tst.w	r1, #2
 80079cc:	ec57 6b10 	vmov	r6, r7, d0
 80079d0:	f103 0204 	add.w	r2, r3, #4
 80079d4:	d01f      	beq.n	8007a16 <_scanf_float+0x3e6>
 80079d6:	9903      	ldr	r1, [sp, #12]
 80079d8:	600a      	str	r2, [r1, #0]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	e9c3 6700 	strd	r6, r7, [r3]
 80079e0:	68e3      	ldr	r3, [r4, #12]
 80079e2:	3301      	adds	r3, #1
 80079e4:	60e3      	str	r3, [r4, #12]
 80079e6:	e7d9      	b.n	800799c <_scanf_float+0x36c>
 80079e8:	9b04      	ldr	r3, [sp, #16]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d0e4      	beq.n	80079b8 <_scanf_float+0x388>
 80079ee:	9905      	ldr	r1, [sp, #20]
 80079f0:	230a      	movs	r3, #10
 80079f2:	3101      	adds	r1, #1
 80079f4:	4640      	mov	r0, r8
 80079f6:	f002 fdc3 	bl	800a580 <_strtol_r>
 80079fa:	9b04      	ldr	r3, [sp, #16]
 80079fc:	9e05      	ldr	r6, [sp, #20]
 80079fe:	1ac2      	subs	r2, r0, r3
 8007a00:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007a04:	429e      	cmp	r6, r3
 8007a06:	bf28      	it	cs
 8007a08:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007a0c:	4910      	ldr	r1, [pc, #64]	@ (8007a50 <_scanf_float+0x420>)
 8007a0e:	4630      	mov	r0, r6
 8007a10:	f000 f954 	bl	8007cbc <siprintf>
 8007a14:	e7d0      	b.n	80079b8 <_scanf_float+0x388>
 8007a16:	f011 0f04 	tst.w	r1, #4
 8007a1a:	9903      	ldr	r1, [sp, #12]
 8007a1c:	600a      	str	r2, [r1, #0]
 8007a1e:	d1dc      	bne.n	80079da <_scanf_float+0x3aa>
 8007a20:	681d      	ldr	r5, [r3, #0]
 8007a22:	4632      	mov	r2, r6
 8007a24:	463b      	mov	r3, r7
 8007a26:	4630      	mov	r0, r6
 8007a28:	4639      	mov	r1, r7
 8007a2a:	f7f9 f887 	bl	8000b3c <__aeabi_dcmpun>
 8007a2e:	b128      	cbz	r0, 8007a3c <_scanf_float+0x40c>
 8007a30:	4808      	ldr	r0, [pc, #32]	@ (8007a54 <_scanf_float+0x424>)
 8007a32:	f000 fb1f 	bl	8008074 <nanf>
 8007a36:	ed85 0a00 	vstr	s0, [r5]
 8007a3a:	e7d1      	b.n	80079e0 <_scanf_float+0x3b0>
 8007a3c:	4630      	mov	r0, r6
 8007a3e:	4639      	mov	r1, r7
 8007a40:	f7f9 f8da 	bl	8000bf8 <__aeabi_d2f>
 8007a44:	6028      	str	r0, [r5, #0]
 8007a46:	e7cb      	b.n	80079e0 <_scanf_float+0x3b0>
 8007a48:	f04f 0900 	mov.w	r9, #0
 8007a4c:	e629      	b.n	80076a2 <_scanf_float+0x72>
 8007a4e:	bf00      	nop
 8007a50:	0800b710 	.word	0x0800b710
 8007a54:	0800baa5 	.word	0x0800baa5

08007a58 <std>:
 8007a58:	2300      	movs	r3, #0
 8007a5a:	b510      	push	{r4, lr}
 8007a5c:	4604      	mov	r4, r0
 8007a5e:	e9c0 3300 	strd	r3, r3, [r0]
 8007a62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007a66:	6083      	str	r3, [r0, #8]
 8007a68:	8181      	strh	r1, [r0, #12]
 8007a6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007a6c:	81c2      	strh	r2, [r0, #14]
 8007a6e:	6183      	str	r3, [r0, #24]
 8007a70:	4619      	mov	r1, r3
 8007a72:	2208      	movs	r2, #8
 8007a74:	305c      	adds	r0, #92	@ 0x5c
 8007a76:	f000 fa19 	bl	8007eac <memset>
 8007a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab0 <std+0x58>)
 8007a7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab4 <std+0x5c>)
 8007a80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007a82:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab8 <std+0x60>)
 8007a84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007a86:	4b0d      	ldr	r3, [pc, #52]	@ (8007abc <std+0x64>)
 8007a88:	6323      	str	r3, [r4, #48]	@ 0x30
 8007a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ac0 <std+0x68>)
 8007a8c:	6224      	str	r4, [r4, #32]
 8007a8e:	429c      	cmp	r4, r3
 8007a90:	d006      	beq.n	8007aa0 <std+0x48>
 8007a92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007a96:	4294      	cmp	r4, r2
 8007a98:	d002      	beq.n	8007aa0 <std+0x48>
 8007a9a:	33d0      	adds	r3, #208	@ 0xd0
 8007a9c:	429c      	cmp	r4, r3
 8007a9e:	d105      	bne.n	8007aac <std+0x54>
 8007aa0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007aa8:	f000 bad2 	b.w	8008050 <__retarget_lock_init_recursive>
 8007aac:	bd10      	pop	{r4, pc}
 8007aae:	bf00      	nop
 8007ab0:	08007cfd 	.word	0x08007cfd
 8007ab4:	08007d1f 	.word	0x08007d1f
 8007ab8:	08007d57 	.word	0x08007d57
 8007abc:	08007d7b 	.word	0x08007d7b
 8007ac0:	20004364 	.word	0x20004364

08007ac4 <stdio_exit_handler>:
 8007ac4:	4a02      	ldr	r2, [pc, #8]	@ (8007ad0 <stdio_exit_handler+0xc>)
 8007ac6:	4903      	ldr	r1, [pc, #12]	@ (8007ad4 <stdio_exit_handler+0x10>)
 8007ac8:	4803      	ldr	r0, [pc, #12]	@ (8007ad8 <stdio_exit_handler+0x14>)
 8007aca:	f000 b869 	b.w	8007ba0 <_fwalk_sglue>
 8007ace:	bf00      	nop
 8007ad0:	20000010 	.word	0x20000010
 8007ad4:	0800abc1 	.word	0x0800abc1
 8007ad8:	20000020 	.word	0x20000020

08007adc <cleanup_stdio>:
 8007adc:	6841      	ldr	r1, [r0, #4]
 8007ade:	4b0c      	ldr	r3, [pc, #48]	@ (8007b10 <cleanup_stdio+0x34>)
 8007ae0:	4299      	cmp	r1, r3
 8007ae2:	b510      	push	{r4, lr}
 8007ae4:	4604      	mov	r4, r0
 8007ae6:	d001      	beq.n	8007aec <cleanup_stdio+0x10>
 8007ae8:	f003 f86a 	bl	800abc0 <_fflush_r>
 8007aec:	68a1      	ldr	r1, [r4, #8]
 8007aee:	4b09      	ldr	r3, [pc, #36]	@ (8007b14 <cleanup_stdio+0x38>)
 8007af0:	4299      	cmp	r1, r3
 8007af2:	d002      	beq.n	8007afa <cleanup_stdio+0x1e>
 8007af4:	4620      	mov	r0, r4
 8007af6:	f003 f863 	bl	800abc0 <_fflush_r>
 8007afa:	68e1      	ldr	r1, [r4, #12]
 8007afc:	4b06      	ldr	r3, [pc, #24]	@ (8007b18 <cleanup_stdio+0x3c>)
 8007afe:	4299      	cmp	r1, r3
 8007b00:	d004      	beq.n	8007b0c <cleanup_stdio+0x30>
 8007b02:	4620      	mov	r0, r4
 8007b04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b08:	f003 b85a 	b.w	800abc0 <_fflush_r>
 8007b0c:	bd10      	pop	{r4, pc}
 8007b0e:	bf00      	nop
 8007b10:	20004364 	.word	0x20004364
 8007b14:	200043cc 	.word	0x200043cc
 8007b18:	20004434 	.word	0x20004434

08007b1c <global_stdio_init.part.0>:
 8007b1c:	b510      	push	{r4, lr}
 8007b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8007b4c <global_stdio_init.part.0+0x30>)
 8007b20:	4c0b      	ldr	r4, [pc, #44]	@ (8007b50 <global_stdio_init.part.0+0x34>)
 8007b22:	4a0c      	ldr	r2, [pc, #48]	@ (8007b54 <global_stdio_init.part.0+0x38>)
 8007b24:	601a      	str	r2, [r3, #0]
 8007b26:	4620      	mov	r0, r4
 8007b28:	2200      	movs	r2, #0
 8007b2a:	2104      	movs	r1, #4
 8007b2c:	f7ff ff94 	bl	8007a58 <std>
 8007b30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007b34:	2201      	movs	r2, #1
 8007b36:	2109      	movs	r1, #9
 8007b38:	f7ff ff8e 	bl	8007a58 <std>
 8007b3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007b40:	2202      	movs	r2, #2
 8007b42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b46:	2112      	movs	r1, #18
 8007b48:	f7ff bf86 	b.w	8007a58 <std>
 8007b4c:	2000449c 	.word	0x2000449c
 8007b50:	20004364 	.word	0x20004364
 8007b54:	08007ac5 	.word	0x08007ac5

08007b58 <__sfp_lock_acquire>:
 8007b58:	4801      	ldr	r0, [pc, #4]	@ (8007b60 <__sfp_lock_acquire+0x8>)
 8007b5a:	f000 ba7a 	b.w	8008052 <__retarget_lock_acquire_recursive>
 8007b5e:	bf00      	nop
 8007b60:	200044a5 	.word	0x200044a5

08007b64 <__sfp_lock_release>:
 8007b64:	4801      	ldr	r0, [pc, #4]	@ (8007b6c <__sfp_lock_release+0x8>)
 8007b66:	f000 ba75 	b.w	8008054 <__retarget_lock_release_recursive>
 8007b6a:	bf00      	nop
 8007b6c:	200044a5 	.word	0x200044a5

08007b70 <__sinit>:
 8007b70:	b510      	push	{r4, lr}
 8007b72:	4604      	mov	r4, r0
 8007b74:	f7ff fff0 	bl	8007b58 <__sfp_lock_acquire>
 8007b78:	6a23      	ldr	r3, [r4, #32]
 8007b7a:	b11b      	cbz	r3, 8007b84 <__sinit+0x14>
 8007b7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b80:	f7ff bff0 	b.w	8007b64 <__sfp_lock_release>
 8007b84:	4b04      	ldr	r3, [pc, #16]	@ (8007b98 <__sinit+0x28>)
 8007b86:	6223      	str	r3, [r4, #32]
 8007b88:	4b04      	ldr	r3, [pc, #16]	@ (8007b9c <__sinit+0x2c>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d1f5      	bne.n	8007b7c <__sinit+0xc>
 8007b90:	f7ff ffc4 	bl	8007b1c <global_stdio_init.part.0>
 8007b94:	e7f2      	b.n	8007b7c <__sinit+0xc>
 8007b96:	bf00      	nop
 8007b98:	08007add 	.word	0x08007add
 8007b9c:	2000449c 	.word	0x2000449c

08007ba0 <_fwalk_sglue>:
 8007ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ba4:	4607      	mov	r7, r0
 8007ba6:	4688      	mov	r8, r1
 8007ba8:	4614      	mov	r4, r2
 8007baa:	2600      	movs	r6, #0
 8007bac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007bb0:	f1b9 0901 	subs.w	r9, r9, #1
 8007bb4:	d505      	bpl.n	8007bc2 <_fwalk_sglue+0x22>
 8007bb6:	6824      	ldr	r4, [r4, #0]
 8007bb8:	2c00      	cmp	r4, #0
 8007bba:	d1f7      	bne.n	8007bac <_fwalk_sglue+0xc>
 8007bbc:	4630      	mov	r0, r6
 8007bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bc2:	89ab      	ldrh	r3, [r5, #12]
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d907      	bls.n	8007bd8 <_fwalk_sglue+0x38>
 8007bc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007bcc:	3301      	adds	r3, #1
 8007bce:	d003      	beq.n	8007bd8 <_fwalk_sglue+0x38>
 8007bd0:	4629      	mov	r1, r5
 8007bd2:	4638      	mov	r0, r7
 8007bd4:	47c0      	blx	r8
 8007bd6:	4306      	orrs	r6, r0
 8007bd8:	3568      	adds	r5, #104	@ 0x68
 8007bda:	e7e9      	b.n	8007bb0 <_fwalk_sglue+0x10>

08007bdc <iprintf>:
 8007bdc:	b40f      	push	{r0, r1, r2, r3}
 8007bde:	b507      	push	{r0, r1, r2, lr}
 8007be0:	4906      	ldr	r1, [pc, #24]	@ (8007bfc <iprintf+0x20>)
 8007be2:	ab04      	add	r3, sp, #16
 8007be4:	6808      	ldr	r0, [r1, #0]
 8007be6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bea:	6881      	ldr	r1, [r0, #8]
 8007bec:	9301      	str	r3, [sp, #4]
 8007bee:	f002 fe4b 	bl	800a888 <_vfiprintf_r>
 8007bf2:	b003      	add	sp, #12
 8007bf4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007bf8:	b004      	add	sp, #16
 8007bfa:	4770      	bx	lr
 8007bfc:	2000001c 	.word	0x2000001c

08007c00 <_puts_r>:
 8007c00:	6a03      	ldr	r3, [r0, #32]
 8007c02:	b570      	push	{r4, r5, r6, lr}
 8007c04:	6884      	ldr	r4, [r0, #8]
 8007c06:	4605      	mov	r5, r0
 8007c08:	460e      	mov	r6, r1
 8007c0a:	b90b      	cbnz	r3, 8007c10 <_puts_r+0x10>
 8007c0c:	f7ff ffb0 	bl	8007b70 <__sinit>
 8007c10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c12:	07db      	lsls	r3, r3, #31
 8007c14:	d405      	bmi.n	8007c22 <_puts_r+0x22>
 8007c16:	89a3      	ldrh	r3, [r4, #12]
 8007c18:	0598      	lsls	r0, r3, #22
 8007c1a:	d402      	bmi.n	8007c22 <_puts_r+0x22>
 8007c1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c1e:	f000 fa18 	bl	8008052 <__retarget_lock_acquire_recursive>
 8007c22:	89a3      	ldrh	r3, [r4, #12]
 8007c24:	0719      	lsls	r1, r3, #28
 8007c26:	d502      	bpl.n	8007c2e <_puts_r+0x2e>
 8007c28:	6923      	ldr	r3, [r4, #16]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d135      	bne.n	8007c9a <_puts_r+0x9a>
 8007c2e:	4621      	mov	r1, r4
 8007c30:	4628      	mov	r0, r5
 8007c32:	f000 f8e5 	bl	8007e00 <__swsetup_r>
 8007c36:	b380      	cbz	r0, 8007c9a <_puts_r+0x9a>
 8007c38:	f04f 35ff 	mov.w	r5, #4294967295
 8007c3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c3e:	07da      	lsls	r2, r3, #31
 8007c40:	d405      	bmi.n	8007c4e <_puts_r+0x4e>
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	059b      	lsls	r3, r3, #22
 8007c46:	d402      	bmi.n	8007c4e <_puts_r+0x4e>
 8007c48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c4a:	f000 fa03 	bl	8008054 <__retarget_lock_release_recursive>
 8007c4e:	4628      	mov	r0, r5
 8007c50:	bd70      	pop	{r4, r5, r6, pc}
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	da04      	bge.n	8007c60 <_puts_r+0x60>
 8007c56:	69a2      	ldr	r2, [r4, #24]
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	dc17      	bgt.n	8007c8c <_puts_r+0x8c>
 8007c5c:	290a      	cmp	r1, #10
 8007c5e:	d015      	beq.n	8007c8c <_puts_r+0x8c>
 8007c60:	6823      	ldr	r3, [r4, #0]
 8007c62:	1c5a      	adds	r2, r3, #1
 8007c64:	6022      	str	r2, [r4, #0]
 8007c66:	7019      	strb	r1, [r3, #0]
 8007c68:	68a3      	ldr	r3, [r4, #8]
 8007c6a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007c6e:	3b01      	subs	r3, #1
 8007c70:	60a3      	str	r3, [r4, #8]
 8007c72:	2900      	cmp	r1, #0
 8007c74:	d1ed      	bne.n	8007c52 <_puts_r+0x52>
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	da11      	bge.n	8007c9e <_puts_r+0x9e>
 8007c7a:	4622      	mov	r2, r4
 8007c7c:	210a      	movs	r1, #10
 8007c7e:	4628      	mov	r0, r5
 8007c80:	f000 f87f 	bl	8007d82 <__swbuf_r>
 8007c84:	3001      	adds	r0, #1
 8007c86:	d0d7      	beq.n	8007c38 <_puts_r+0x38>
 8007c88:	250a      	movs	r5, #10
 8007c8a:	e7d7      	b.n	8007c3c <_puts_r+0x3c>
 8007c8c:	4622      	mov	r2, r4
 8007c8e:	4628      	mov	r0, r5
 8007c90:	f000 f877 	bl	8007d82 <__swbuf_r>
 8007c94:	3001      	adds	r0, #1
 8007c96:	d1e7      	bne.n	8007c68 <_puts_r+0x68>
 8007c98:	e7ce      	b.n	8007c38 <_puts_r+0x38>
 8007c9a:	3e01      	subs	r6, #1
 8007c9c:	e7e4      	b.n	8007c68 <_puts_r+0x68>
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	1c5a      	adds	r2, r3, #1
 8007ca2:	6022      	str	r2, [r4, #0]
 8007ca4:	220a      	movs	r2, #10
 8007ca6:	701a      	strb	r2, [r3, #0]
 8007ca8:	e7ee      	b.n	8007c88 <_puts_r+0x88>
	...

08007cac <puts>:
 8007cac:	4b02      	ldr	r3, [pc, #8]	@ (8007cb8 <puts+0xc>)
 8007cae:	4601      	mov	r1, r0
 8007cb0:	6818      	ldr	r0, [r3, #0]
 8007cb2:	f7ff bfa5 	b.w	8007c00 <_puts_r>
 8007cb6:	bf00      	nop
 8007cb8:	2000001c 	.word	0x2000001c

08007cbc <siprintf>:
 8007cbc:	b40e      	push	{r1, r2, r3}
 8007cbe:	b500      	push	{lr}
 8007cc0:	b09c      	sub	sp, #112	@ 0x70
 8007cc2:	ab1d      	add	r3, sp, #116	@ 0x74
 8007cc4:	9002      	str	r0, [sp, #8]
 8007cc6:	9006      	str	r0, [sp, #24]
 8007cc8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007ccc:	4809      	ldr	r0, [pc, #36]	@ (8007cf4 <siprintf+0x38>)
 8007cce:	9107      	str	r1, [sp, #28]
 8007cd0:	9104      	str	r1, [sp, #16]
 8007cd2:	4909      	ldr	r1, [pc, #36]	@ (8007cf8 <siprintf+0x3c>)
 8007cd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cd8:	9105      	str	r1, [sp, #20]
 8007cda:	6800      	ldr	r0, [r0, #0]
 8007cdc:	9301      	str	r3, [sp, #4]
 8007cde:	a902      	add	r1, sp, #8
 8007ce0:	f002 fcac 	bl	800a63c <_svfiprintf_r>
 8007ce4:	9b02      	ldr	r3, [sp, #8]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	701a      	strb	r2, [r3, #0]
 8007cea:	b01c      	add	sp, #112	@ 0x70
 8007cec:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cf0:	b003      	add	sp, #12
 8007cf2:	4770      	bx	lr
 8007cf4:	2000001c 	.word	0x2000001c
 8007cf8:	ffff0208 	.word	0xffff0208

08007cfc <__sread>:
 8007cfc:	b510      	push	{r4, lr}
 8007cfe:	460c      	mov	r4, r1
 8007d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d04:	f000 f956 	bl	8007fb4 <_read_r>
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	bfab      	itete	ge
 8007d0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007d0e:	89a3      	ldrhlt	r3, [r4, #12]
 8007d10:	181b      	addge	r3, r3, r0
 8007d12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d16:	bfac      	ite	ge
 8007d18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d1a:	81a3      	strhlt	r3, [r4, #12]
 8007d1c:	bd10      	pop	{r4, pc}

08007d1e <__swrite>:
 8007d1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d22:	461f      	mov	r7, r3
 8007d24:	898b      	ldrh	r3, [r1, #12]
 8007d26:	05db      	lsls	r3, r3, #23
 8007d28:	4605      	mov	r5, r0
 8007d2a:	460c      	mov	r4, r1
 8007d2c:	4616      	mov	r6, r2
 8007d2e:	d505      	bpl.n	8007d3c <__swrite+0x1e>
 8007d30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d34:	2302      	movs	r3, #2
 8007d36:	2200      	movs	r2, #0
 8007d38:	f000 f92a 	bl	8007f90 <_lseek_r>
 8007d3c:	89a3      	ldrh	r3, [r4, #12]
 8007d3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d46:	81a3      	strh	r3, [r4, #12]
 8007d48:	4632      	mov	r2, r6
 8007d4a:	463b      	mov	r3, r7
 8007d4c:	4628      	mov	r0, r5
 8007d4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d52:	f000 b941 	b.w	8007fd8 <_write_r>

08007d56 <__sseek>:
 8007d56:	b510      	push	{r4, lr}
 8007d58:	460c      	mov	r4, r1
 8007d5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d5e:	f000 f917 	bl	8007f90 <_lseek_r>
 8007d62:	1c43      	adds	r3, r0, #1
 8007d64:	89a3      	ldrh	r3, [r4, #12]
 8007d66:	bf15      	itete	ne
 8007d68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007d6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007d6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007d72:	81a3      	strheq	r3, [r4, #12]
 8007d74:	bf18      	it	ne
 8007d76:	81a3      	strhne	r3, [r4, #12]
 8007d78:	bd10      	pop	{r4, pc}

08007d7a <__sclose>:
 8007d7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d7e:	f000 b8a1 	b.w	8007ec4 <_close_r>

08007d82 <__swbuf_r>:
 8007d82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d84:	460e      	mov	r6, r1
 8007d86:	4614      	mov	r4, r2
 8007d88:	4605      	mov	r5, r0
 8007d8a:	b118      	cbz	r0, 8007d94 <__swbuf_r+0x12>
 8007d8c:	6a03      	ldr	r3, [r0, #32]
 8007d8e:	b90b      	cbnz	r3, 8007d94 <__swbuf_r+0x12>
 8007d90:	f7ff feee 	bl	8007b70 <__sinit>
 8007d94:	69a3      	ldr	r3, [r4, #24]
 8007d96:	60a3      	str	r3, [r4, #8]
 8007d98:	89a3      	ldrh	r3, [r4, #12]
 8007d9a:	071a      	lsls	r2, r3, #28
 8007d9c:	d501      	bpl.n	8007da2 <__swbuf_r+0x20>
 8007d9e:	6923      	ldr	r3, [r4, #16]
 8007da0:	b943      	cbnz	r3, 8007db4 <__swbuf_r+0x32>
 8007da2:	4621      	mov	r1, r4
 8007da4:	4628      	mov	r0, r5
 8007da6:	f000 f82b 	bl	8007e00 <__swsetup_r>
 8007daa:	b118      	cbz	r0, 8007db4 <__swbuf_r+0x32>
 8007dac:	f04f 37ff 	mov.w	r7, #4294967295
 8007db0:	4638      	mov	r0, r7
 8007db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007db4:	6823      	ldr	r3, [r4, #0]
 8007db6:	6922      	ldr	r2, [r4, #16]
 8007db8:	1a98      	subs	r0, r3, r2
 8007dba:	6963      	ldr	r3, [r4, #20]
 8007dbc:	b2f6      	uxtb	r6, r6
 8007dbe:	4283      	cmp	r3, r0
 8007dc0:	4637      	mov	r7, r6
 8007dc2:	dc05      	bgt.n	8007dd0 <__swbuf_r+0x4e>
 8007dc4:	4621      	mov	r1, r4
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	f002 fefa 	bl	800abc0 <_fflush_r>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	d1ed      	bne.n	8007dac <__swbuf_r+0x2a>
 8007dd0:	68a3      	ldr	r3, [r4, #8]
 8007dd2:	3b01      	subs	r3, #1
 8007dd4:	60a3      	str	r3, [r4, #8]
 8007dd6:	6823      	ldr	r3, [r4, #0]
 8007dd8:	1c5a      	adds	r2, r3, #1
 8007dda:	6022      	str	r2, [r4, #0]
 8007ddc:	701e      	strb	r6, [r3, #0]
 8007dde:	6962      	ldr	r2, [r4, #20]
 8007de0:	1c43      	adds	r3, r0, #1
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d004      	beq.n	8007df0 <__swbuf_r+0x6e>
 8007de6:	89a3      	ldrh	r3, [r4, #12]
 8007de8:	07db      	lsls	r3, r3, #31
 8007dea:	d5e1      	bpl.n	8007db0 <__swbuf_r+0x2e>
 8007dec:	2e0a      	cmp	r6, #10
 8007dee:	d1df      	bne.n	8007db0 <__swbuf_r+0x2e>
 8007df0:	4621      	mov	r1, r4
 8007df2:	4628      	mov	r0, r5
 8007df4:	f002 fee4 	bl	800abc0 <_fflush_r>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	d0d9      	beq.n	8007db0 <__swbuf_r+0x2e>
 8007dfc:	e7d6      	b.n	8007dac <__swbuf_r+0x2a>
	...

08007e00 <__swsetup_r>:
 8007e00:	b538      	push	{r3, r4, r5, lr}
 8007e02:	4b29      	ldr	r3, [pc, #164]	@ (8007ea8 <__swsetup_r+0xa8>)
 8007e04:	4605      	mov	r5, r0
 8007e06:	6818      	ldr	r0, [r3, #0]
 8007e08:	460c      	mov	r4, r1
 8007e0a:	b118      	cbz	r0, 8007e14 <__swsetup_r+0x14>
 8007e0c:	6a03      	ldr	r3, [r0, #32]
 8007e0e:	b90b      	cbnz	r3, 8007e14 <__swsetup_r+0x14>
 8007e10:	f7ff feae 	bl	8007b70 <__sinit>
 8007e14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e18:	0719      	lsls	r1, r3, #28
 8007e1a:	d422      	bmi.n	8007e62 <__swsetup_r+0x62>
 8007e1c:	06da      	lsls	r2, r3, #27
 8007e1e:	d407      	bmi.n	8007e30 <__swsetup_r+0x30>
 8007e20:	2209      	movs	r2, #9
 8007e22:	602a      	str	r2, [r5, #0]
 8007e24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e28:	81a3      	strh	r3, [r4, #12]
 8007e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e2e:	e033      	b.n	8007e98 <__swsetup_r+0x98>
 8007e30:	0758      	lsls	r0, r3, #29
 8007e32:	d512      	bpl.n	8007e5a <__swsetup_r+0x5a>
 8007e34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e36:	b141      	cbz	r1, 8007e4a <__swsetup_r+0x4a>
 8007e38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e3c:	4299      	cmp	r1, r3
 8007e3e:	d002      	beq.n	8007e46 <__swsetup_r+0x46>
 8007e40:	4628      	mov	r0, r5
 8007e42:	f000 ff69 	bl	8008d18 <_free_r>
 8007e46:	2300      	movs	r3, #0
 8007e48:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e4a:	89a3      	ldrh	r3, [r4, #12]
 8007e4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007e50:	81a3      	strh	r3, [r4, #12]
 8007e52:	2300      	movs	r3, #0
 8007e54:	6063      	str	r3, [r4, #4]
 8007e56:	6923      	ldr	r3, [r4, #16]
 8007e58:	6023      	str	r3, [r4, #0]
 8007e5a:	89a3      	ldrh	r3, [r4, #12]
 8007e5c:	f043 0308 	orr.w	r3, r3, #8
 8007e60:	81a3      	strh	r3, [r4, #12]
 8007e62:	6923      	ldr	r3, [r4, #16]
 8007e64:	b94b      	cbnz	r3, 8007e7a <__swsetup_r+0x7a>
 8007e66:	89a3      	ldrh	r3, [r4, #12]
 8007e68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007e6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e70:	d003      	beq.n	8007e7a <__swsetup_r+0x7a>
 8007e72:	4621      	mov	r1, r4
 8007e74:	4628      	mov	r0, r5
 8007e76:	f002 fef1 	bl	800ac5c <__smakebuf_r>
 8007e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e7e:	f013 0201 	ands.w	r2, r3, #1
 8007e82:	d00a      	beq.n	8007e9a <__swsetup_r+0x9a>
 8007e84:	2200      	movs	r2, #0
 8007e86:	60a2      	str	r2, [r4, #8]
 8007e88:	6962      	ldr	r2, [r4, #20]
 8007e8a:	4252      	negs	r2, r2
 8007e8c:	61a2      	str	r2, [r4, #24]
 8007e8e:	6922      	ldr	r2, [r4, #16]
 8007e90:	b942      	cbnz	r2, 8007ea4 <__swsetup_r+0xa4>
 8007e92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007e96:	d1c5      	bne.n	8007e24 <__swsetup_r+0x24>
 8007e98:	bd38      	pop	{r3, r4, r5, pc}
 8007e9a:	0799      	lsls	r1, r3, #30
 8007e9c:	bf58      	it	pl
 8007e9e:	6962      	ldrpl	r2, [r4, #20]
 8007ea0:	60a2      	str	r2, [r4, #8]
 8007ea2:	e7f4      	b.n	8007e8e <__swsetup_r+0x8e>
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	e7f7      	b.n	8007e98 <__swsetup_r+0x98>
 8007ea8:	2000001c 	.word	0x2000001c

08007eac <memset>:
 8007eac:	4402      	add	r2, r0
 8007eae:	4603      	mov	r3, r0
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d100      	bne.n	8007eb6 <memset+0xa>
 8007eb4:	4770      	bx	lr
 8007eb6:	f803 1b01 	strb.w	r1, [r3], #1
 8007eba:	e7f9      	b.n	8007eb0 <memset+0x4>

08007ebc <_localeconv_r>:
 8007ebc:	4800      	ldr	r0, [pc, #0]	@ (8007ec0 <_localeconv_r+0x4>)
 8007ebe:	4770      	bx	lr
 8007ec0:	2000015c 	.word	0x2000015c

08007ec4 <_close_r>:
 8007ec4:	b538      	push	{r3, r4, r5, lr}
 8007ec6:	4d06      	ldr	r5, [pc, #24]	@ (8007ee0 <_close_r+0x1c>)
 8007ec8:	2300      	movs	r3, #0
 8007eca:	4604      	mov	r4, r0
 8007ecc:	4608      	mov	r0, r1
 8007ece:	602b      	str	r3, [r5, #0]
 8007ed0:	f7f9 ffce 	bl	8001e70 <_close>
 8007ed4:	1c43      	adds	r3, r0, #1
 8007ed6:	d102      	bne.n	8007ede <_close_r+0x1a>
 8007ed8:	682b      	ldr	r3, [r5, #0]
 8007eda:	b103      	cbz	r3, 8007ede <_close_r+0x1a>
 8007edc:	6023      	str	r3, [r4, #0]
 8007ede:	bd38      	pop	{r3, r4, r5, pc}
 8007ee0:	200044a0 	.word	0x200044a0

08007ee4 <_reclaim_reent>:
 8007ee4:	4b29      	ldr	r3, [pc, #164]	@ (8007f8c <_reclaim_reent+0xa8>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4283      	cmp	r3, r0
 8007eea:	b570      	push	{r4, r5, r6, lr}
 8007eec:	4604      	mov	r4, r0
 8007eee:	d04b      	beq.n	8007f88 <_reclaim_reent+0xa4>
 8007ef0:	69c3      	ldr	r3, [r0, #28]
 8007ef2:	b1ab      	cbz	r3, 8007f20 <_reclaim_reent+0x3c>
 8007ef4:	68db      	ldr	r3, [r3, #12]
 8007ef6:	b16b      	cbz	r3, 8007f14 <_reclaim_reent+0x30>
 8007ef8:	2500      	movs	r5, #0
 8007efa:	69e3      	ldr	r3, [r4, #28]
 8007efc:	68db      	ldr	r3, [r3, #12]
 8007efe:	5959      	ldr	r1, [r3, r5]
 8007f00:	2900      	cmp	r1, #0
 8007f02:	d13b      	bne.n	8007f7c <_reclaim_reent+0x98>
 8007f04:	3504      	adds	r5, #4
 8007f06:	2d80      	cmp	r5, #128	@ 0x80
 8007f08:	d1f7      	bne.n	8007efa <_reclaim_reent+0x16>
 8007f0a:	69e3      	ldr	r3, [r4, #28]
 8007f0c:	4620      	mov	r0, r4
 8007f0e:	68d9      	ldr	r1, [r3, #12]
 8007f10:	f000 ff02 	bl	8008d18 <_free_r>
 8007f14:	69e3      	ldr	r3, [r4, #28]
 8007f16:	6819      	ldr	r1, [r3, #0]
 8007f18:	b111      	cbz	r1, 8007f20 <_reclaim_reent+0x3c>
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	f000 fefc 	bl	8008d18 <_free_r>
 8007f20:	6961      	ldr	r1, [r4, #20]
 8007f22:	b111      	cbz	r1, 8007f2a <_reclaim_reent+0x46>
 8007f24:	4620      	mov	r0, r4
 8007f26:	f000 fef7 	bl	8008d18 <_free_r>
 8007f2a:	69e1      	ldr	r1, [r4, #28]
 8007f2c:	b111      	cbz	r1, 8007f34 <_reclaim_reent+0x50>
 8007f2e:	4620      	mov	r0, r4
 8007f30:	f000 fef2 	bl	8008d18 <_free_r>
 8007f34:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007f36:	b111      	cbz	r1, 8007f3e <_reclaim_reent+0x5a>
 8007f38:	4620      	mov	r0, r4
 8007f3a:	f000 feed 	bl	8008d18 <_free_r>
 8007f3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f40:	b111      	cbz	r1, 8007f48 <_reclaim_reent+0x64>
 8007f42:	4620      	mov	r0, r4
 8007f44:	f000 fee8 	bl	8008d18 <_free_r>
 8007f48:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007f4a:	b111      	cbz	r1, 8007f52 <_reclaim_reent+0x6e>
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	f000 fee3 	bl	8008d18 <_free_r>
 8007f52:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007f54:	b111      	cbz	r1, 8007f5c <_reclaim_reent+0x78>
 8007f56:	4620      	mov	r0, r4
 8007f58:	f000 fede 	bl	8008d18 <_free_r>
 8007f5c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007f5e:	b111      	cbz	r1, 8007f66 <_reclaim_reent+0x82>
 8007f60:	4620      	mov	r0, r4
 8007f62:	f000 fed9 	bl	8008d18 <_free_r>
 8007f66:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007f68:	b111      	cbz	r1, 8007f70 <_reclaim_reent+0x8c>
 8007f6a:	4620      	mov	r0, r4
 8007f6c:	f000 fed4 	bl	8008d18 <_free_r>
 8007f70:	6a23      	ldr	r3, [r4, #32]
 8007f72:	b14b      	cbz	r3, 8007f88 <_reclaim_reent+0xa4>
 8007f74:	4620      	mov	r0, r4
 8007f76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007f7a:	4718      	bx	r3
 8007f7c:	680e      	ldr	r6, [r1, #0]
 8007f7e:	4620      	mov	r0, r4
 8007f80:	f000 feca 	bl	8008d18 <_free_r>
 8007f84:	4631      	mov	r1, r6
 8007f86:	e7bb      	b.n	8007f00 <_reclaim_reent+0x1c>
 8007f88:	bd70      	pop	{r4, r5, r6, pc}
 8007f8a:	bf00      	nop
 8007f8c:	2000001c 	.word	0x2000001c

08007f90 <_lseek_r>:
 8007f90:	b538      	push	{r3, r4, r5, lr}
 8007f92:	4d07      	ldr	r5, [pc, #28]	@ (8007fb0 <_lseek_r+0x20>)
 8007f94:	4604      	mov	r4, r0
 8007f96:	4608      	mov	r0, r1
 8007f98:	4611      	mov	r1, r2
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	602a      	str	r2, [r5, #0]
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	f7f9 ff8d 	bl	8001ebe <_lseek>
 8007fa4:	1c43      	adds	r3, r0, #1
 8007fa6:	d102      	bne.n	8007fae <_lseek_r+0x1e>
 8007fa8:	682b      	ldr	r3, [r5, #0]
 8007faa:	b103      	cbz	r3, 8007fae <_lseek_r+0x1e>
 8007fac:	6023      	str	r3, [r4, #0]
 8007fae:	bd38      	pop	{r3, r4, r5, pc}
 8007fb0:	200044a0 	.word	0x200044a0

08007fb4 <_read_r>:
 8007fb4:	b538      	push	{r3, r4, r5, lr}
 8007fb6:	4d07      	ldr	r5, [pc, #28]	@ (8007fd4 <_read_r+0x20>)
 8007fb8:	4604      	mov	r4, r0
 8007fba:	4608      	mov	r0, r1
 8007fbc:	4611      	mov	r1, r2
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	602a      	str	r2, [r5, #0]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	f7f9 ff37 	bl	8001e36 <_read>
 8007fc8:	1c43      	adds	r3, r0, #1
 8007fca:	d102      	bne.n	8007fd2 <_read_r+0x1e>
 8007fcc:	682b      	ldr	r3, [r5, #0]
 8007fce:	b103      	cbz	r3, 8007fd2 <_read_r+0x1e>
 8007fd0:	6023      	str	r3, [r4, #0]
 8007fd2:	bd38      	pop	{r3, r4, r5, pc}
 8007fd4:	200044a0 	.word	0x200044a0

08007fd8 <_write_r>:
 8007fd8:	b538      	push	{r3, r4, r5, lr}
 8007fda:	4d07      	ldr	r5, [pc, #28]	@ (8007ff8 <_write_r+0x20>)
 8007fdc:	4604      	mov	r4, r0
 8007fde:	4608      	mov	r0, r1
 8007fe0:	4611      	mov	r1, r2
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	602a      	str	r2, [r5, #0]
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	f7f9 f86e 	bl	80010c8 <_write>
 8007fec:	1c43      	adds	r3, r0, #1
 8007fee:	d102      	bne.n	8007ff6 <_write_r+0x1e>
 8007ff0:	682b      	ldr	r3, [r5, #0]
 8007ff2:	b103      	cbz	r3, 8007ff6 <_write_r+0x1e>
 8007ff4:	6023      	str	r3, [r4, #0]
 8007ff6:	bd38      	pop	{r3, r4, r5, pc}
 8007ff8:	200044a0 	.word	0x200044a0

08007ffc <__errno>:
 8007ffc:	4b01      	ldr	r3, [pc, #4]	@ (8008004 <__errno+0x8>)
 8007ffe:	6818      	ldr	r0, [r3, #0]
 8008000:	4770      	bx	lr
 8008002:	bf00      	nop
 8008004:	2000001c 	.word	0x2000001c

08008008 <__libc_init_array>:
 8008008:	b570      	push	{r4, r5, r6, lr}
 800800a:	4d0d      	ldr	r5, [pc, #52]	@ (8008040 <__libc_init_array+0x38>)
 800800c:	4c0d      	ldr	r4, [pc, #52]	@ (8008044 <__libc_init_array+0x3c>)
 800800e:	1b64      	subs	r4, r4, r5
 8008010:	10a4      	asrs	r4, r4, #2
 8008012:	2600      	movs	r6, #0
 8008014:	42a6      	cmp	r6, r4
 8008016:	d109      	bne.n	800802c <__libc_init_array+0x24>
 8008018:	4d0b      	ldr	r5, [pc, #44]	@ (8008048 <__libc_init_array+0x40>)
 800801a:	4c0c      	ldr	r4, [pc, #48]	@ (800804c <__libc_init_array+0x44>)
 800801c:	f003 fade 	bl	800b5dc <_init>
 8008020:	1b64      	subs	r4, r4, r5
 8008022:	10a4      	asrs	r4, r4, #2
 8008024:	2600      	movs	r6, #0
 8008026:	42a6      	cmp	r6, r4
 8008028:	d105      	bne.n	8008036 <__libc_init_array+0x2e>
 800802a:	bd70      	pop	{r4, r5, r6, pc}
 800802c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008030:	4798      	blx	r3
 8008032:	3601      	adds	r6, #1
 8008034:	e7ee      	b.n	8008014 <__libc_init_array+0xc>
 8008036:	f855 3b04 	ldr.w	r3, [r5], #4
 800803a:	4798      	blx	r3
 800803c:	3601      	adds	r6, #1
 800803e:	e7f2      	b.n	8008026 <__libc_init_array+0x1e>
 8008040:	0800bb10 	.word	0x0800bb10
 8008044:	0800bb10 	.word	0x0800bb10
 8008048:	0800bb10 	.word	0x0800bb10
 800804c:	0800bb14 	.word	0x0800bb14

08008050 <__retarget_lock_init_recursive>:
 8008050:	4770      	bx	lr

08008052 <__retarget_lock_acquire_recursive>:
 8008052:	4770      	bx	lr

08008054 <__retarget_lock_release_recursive>:
 8008054:	4770      	bx	lr

08008056 <memcpy>:
 8008056:	440a      	add	r2, r1
 8008058:	4291      	cmp	r1, r2
 800805a:	f100 33ff 	add.w	r3, r0, #4294967295
 800805e:	d100      	bne.n	8008062 <memcpy+0xc>
 8008060:	4770      	bx	lr
 8008062:	b510      	push	{r4, lr}
 8008064:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008068:	f803 4f01 	strb.w	r4, [r3, #1]!
 800806c:	4291      	cmp	r1, r2
 800806e:	d1f9      	bne.n	8008064 <memcpy+0xe>
 8008070:	bd10      	pop	{r4, pc}
	...

08008074 <nanf>:
 8008074:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800807c <nanf+0x8>
 8008078:	4770      	bx	lr
 800807a:	bf00      	nop
 800807c:	7fc00000 	.word	0x7fc00000

08008080 <quorem>:
 8008080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008084:	6903      	ldr	r3, [r0, #16]
 8008086:	690c      	ldr	r4, [r1, #16]
 8008088:	42a3      	cmp	r3, r4
 800808a:	4607      	mov	r7, r0
 800808c:	db7e      	blt.n	800818c <quorem+0x10c>
 800808e:	3c01      	subs	r4, #1
 8008090:	f101 0814 	add.w	r8, r1, #20
 8008094:	00a3      	lsls	r3, r4, #2
 8008096:	f100 0514 	add.w	r5, r0, #20
 800809a:	9300      	str	r3, [sp, #0]
 800809c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080a0:	9301      	str	r3, [sp, #4]
 80080a2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080aa:	3301      	adds	r3, #1
 80080ac:	429a      	cmp	r2, r3
 80080ae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080b2:	fbb2 f6f3 	udiv	r6, r2, r3
 80080b6:	d32e      	bcc.n	8008116 <quorem+0x96>
 80080b8:	f04f 0a00 	mov.w	sl, #0
 80080bc:	46c4      	mov	ip, r8
 80080be:	46ae      	mov	lr, r5
 80080c0:	46d3      	mov	fp, sl
 80080c2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80080c6:	b298      	uxth	r0, r3
 80080c8:	fb06 a000 	mla	r0, r6, r0, sl
 80080cc:	0c02      	lsrs	r2, r0, #16
 80080ce:	0c1b      	lsrs	r3, r3, #16
 80080d0:	fb06 2303 	mla	r3, r6, r3, r2
 80080d4:	f8de 2000 	ldr.w	r2, [lr]
 80080d8:	b280      	uxth	r0, r0
 80080da:	b292      	uxth	r2, r2
 80080dc:	1a12      	subs	r2, r2, r0
 80080de:	445a      	add	r2, fp
 80080e0:	f8de 0000 	ldr.w	r0, [lr]
 80080e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80080ee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80080f2:	b292      	uxth	r2, r2
 80080f4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80080f8:	45e1      	cmp	r9, ip
 80080fa:	f84e 2b04 	str.w	r2, [lr], #4
 80080fe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008102:	d2de      	bcs.n	80080c2 <quorem+0x42>
 8008104:	9b00      	ldr	r3, [sp, #0]
 8008106:	58eb      	ldr	r3, [r5, r3]
 8008108:	b92b      	cbnz	r3, 8008116 <quorem+0x96>
 800810a:	9b01      	ldr	r3, [sp, #4]
 800810c:	3b04      	subs	r3, #4
 800810e:	429d      	cmp	r5, r3
 8008110:	461a      	mov	r2, r3
 8008112:	d32f      	bcc.n	8008174 <quorem+0xf4>
 8008114:	613c      	str	r4, [r7, #16]
 8008116:	4638      	mov	r0, r7
 8008118:	f001 f9c2 	bl	80094a0 <__mcmp>
 800811c:	2800      	cmp	r0, #0
 800811e:	db25      	blt.n	800816c <quorem+0xec>
 8008120:	4629      	mov	r1, r5
 8008122:	2000      	movs	r0, #0
 8008124:	f858 2b04 	ldr.w	r2, [r8], #4
 8008128:	f8d1 c000 	ldr.w	ip, [r1]
 800812c:	fa1f fe82 	uxth.w	lr, r2
 8008130:	fa1f f38c 	uxth.w	r3, ip
 8008134:	eba3 030e 	sub.w	r3, r3, lr
 8008138:	4403      	add	r3, r0
 800813a:	0c12      	lsrs	r2, r2, #16
 800813c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008140:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008144:	b29b      	uxth	r3, r3
 8008146:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800814a:	45c1      	cmp	r9, r8
 800814c:	f841 3b04 	str.w	r3, [r1], #4
 8008150:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008154:	d2e6      	bcs.n	8008124 <quorem+0xa4>
 8008156:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800815a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800815e:	b922      	cbnz	r2, 800816a <quorem+0xea>
 8008160:	3b04      	subs	r3, #4
 8008162:	429d      	cmp	r5, r3
 8008164:	461a      	mov	r2, r3
 8008166:	d30b      	bcc.n	8008180 <quorem+0x100>
 8008168:	613c      	str	r4, [r7, #16]
 800816a:	3601      	adds	r6, #1
 800816c:	4630      	mov	r0, r6
 800816e:	b003      	add	sp, #12
 8008170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008174:	6812      	ldr	r2, [r2, #0]
 8008176:	3b04      	subs	r3, #4
 8008178:	2a00      	cmp	r2, #0
 800817a:	d1cb      	bne.n	8008114 <quorem+0x94>
 800817c:	3c01      	subs	r4, #1
 800817e:	e7c6      	b.n	800810e <quorem+0x8e>
 8008180:	6812      	ldr	r2, [r2, #0]
 8008182:	3b04      	subs	r3, #4
 8008184:	2a00      	cmp	r2, #0
 8008186:	d1ef      	bne.n	8008168 <quorem+0xe8>
 8008188:	3c01      	subs	r4, #1
 800818a:	e7ea      	b.n	8008162 <quorem+0xe2>
 800818c:	2000      	movs	r0, #0
 800818e:	e7ee      	b.n	800816e <quorem+0xee>

08008190 <_dtoa_r>:
 8008190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008194:	69c7      	ldr	r7, [r0, #28]
 8008196:	b099      	sub	sp, #100	@ 0x64
 8008198:	ed8d 0b02 	vstr	d0, [sp, #8]
 800819c:	ec55 4b10 	vmov	r4, r5, d0
 80081a0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80081a2:	9109      	str	r1, [sp, #36]	@ 0x24
 80081a4:	4683      	mov	fp, r0
 80081a6:	920e      	str	r2, [sp, #56]	@ 0x38
 80081a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80081aa:	b97f      	cbnz	r7, 80081cc <_dtoa_r+0x3c>
 80081ac:	2010      	movs	r0, #16
 80081ae:	f000 fdfd 	bl	8008dac <malloc>
 80081b2:	4602      	mov	r2, r0
 80081b4:	f8cb 001c 	str.w	r0, [fp, #28]
 80081b8:	b920      	cbnz	r0, 80081c4 <_dtoa_r+0x34>
 80081ba:	4ba7      	ldr	r3, [pc, #668]	@ (8008458 <_dtoa_r+0x2c8>)
 80081bc:	21ef      	movs	r1, #239	@ 0xef
 80081be:	48a7      	ldr	r0, [pc, #668]	@ (800845c <_dtoa_r+0x2cc>)
 80081c0:	f002 fdee 	bl	800ada0 <__assert_func>
 80081c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80081c8:	6007      	str	r7, [r0, #0]
 80081ca:	60c7      	str	r7, [r0, #12]
 80081cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80081d0:	6819      	ldr	r1, [r3, #0]
 80081d2:	b159      	cbz	r1, 80081ec <_dtoa_r+0x5c>
 80081d4:	685a      	ldr	r2, [r3, #4]
 80081d6:	604a      	str	r2, [r1, #4]
 80081d8:	2301      	movs	r3, #1
 80081da:	4093      	lsls	r3, r2
 80081dc:	608b      	str	r3, [r1, #8]
 80081de:	4658      	mov	r0, fp
 80081e0:	f000 feda 	bl	8008f98 <_Bfree>
 80081e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80081e8:	2200      	movs	r2, #0
 80081ea:	601a      	str	r2, [r3, #0]
 80081ec:	1e2b      	subs	r3, r5, #0
 80081ee:	bfb9      	ittee	lt
 80081f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80081f4:	9303      	strlt	r3, [sp, #12]
 80081f6:	2300      	movge	r3, #0
 80081f8:	6033      	strge	r3, [r6, #0]
 80081fa:	9f03      	ldr	r7, [sp, #12]
 80081fc:	4b98      	ldr	r3, [pc, #608]	@ (8008460 <_dtoa_r+0x2d0>)
 80081fe:	bfbc      	itt	lt
 8008200:	2201      	movlt	r2, #1
 8008202:	6032      	strlt	r2, [r6, #0]
 8008204:	43bb      	bics	r3, r7
 8008206:	d112      	bne.n	800822e <_dtoa_r+0x9e>
 8008208:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800820a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800820e:	6013      	str	r3, [r2, #0]
 8008210:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008214:	4323      	orrs	r3, r4
 8008216:	f000 854d 	beq.w	8008cb4 <_dtoa_r+0xb24>
 800821a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800821c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008474 <_dtoa_r+0x2e4>
 8008220:	2b00      	cmp	r3, #0
 8008222:	f000 854f 	beq.w	8008cc4 <_dtoa_r+0xb34>
 8008226:	f10a 0303 	add.w	r3, sl, #3
 800822a:	f000 bd49 	b.w	8008cc0 <_dtoa_r+0xb30>
 800822e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008232:	2200      	movs	r2, #0
 8008234:	ec51 0b17 	vmov	r0, r1, d7
 8008238:	2300      	movs	r3, #0
 800823a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800823e:	f7f8 fc4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008242:	4680      	mov	r8, r0
 8008244:	b158      	cbz	r0, 800825e <_dtoa_r+0xce>
 8008246:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008248:	2301      	movs	r3, #1
 800824a:	6013      	str	r3, [r2, #0]
 800824c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800824e:	b113      	cbz	r3, 8008256 <_dtoa_r+0xc6>
 8008250:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008252:	4b84      	ldr	r3, [pc, #528]	@ (8008464 <_dtoa_r+0x2d4>)
 8008254:	6013      	str	r3, [r2, #0]
 8008256:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008478 <_dtoa_r+0x2e8>
 800825a:	f000 bd33 	b.w	8008cc4 <_dtoa_r+0xb34>
 800825e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008262:	aa16      	add	r2, sp, #88	@ 0x58
 8008264:	a917      	add	r1, sp, #92	@ 0x5c
 8008266:	4658      	mov	r0, fp
 8008268:	f001 fa3a 	bl	80096e0 <__d2b>
 800826c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008270:	4681      	mov	r9, r0
 8008272:	2e00      	cmp	r6, #0
 8008274:	d077      	beq.n	8008366 <_dtoa_r+0x1d6>
 8008276:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008278:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800827c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008280:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008284:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008288:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800828c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008290:	4619      	mov	r1, r3
 8008292:	2200      	movs	r2, #0
 8008294:	4b74      	ldr	r3, [pc, #464]	@ (8008468 <_dtoa_r+0x2d8>)
 8008296:	f7f7 ffff 	bl	8000298 <__aeabi_dsub>
 800829a:	a369      	add	r3, pc, #420	@ (adr r3, 8008440 <_dtoa_r+0x2b0>)
 800829c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a0:	f7f8 f9b2 	bl	8000608 <__aeabi_dmul>
 80082a4:	a368      	add	r3, pc, #416	@ (adr r3, 8008448 <_dtoa_r+0x2b8>)
 80082a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082aa:	f7f7 fff7 	bl	800029c <__adddf3>
 80082ae:	4604      	mov	r4, r0
 80082b0:	4630      	mov	r0, r6
 80082b2:	460d      	mov	r5, r1
 80082b4:	f7f8 f93e 	bl	8000534 <__aeabi_i2d>
 80082b8:	a365      	add	r3, pc, #404	@ (adr r3, 8008450 <_dtoa_r+0x2c0>)
 80082ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082be:	f7f8 f9a3 	bl	8000608 <__aeabi_dmul>
 80082c2:	4602      	mov	r2, r0
 80082c4:	460b      	mov	r3, r1
 80082c6:	4620      	mov	r0, r4
 80082c8:	4629      	mov	r1, r5
 80082ca:	f7f7 ffe7 	bl	800029c <__adddf3>
 80082ce:	4604      	mov	r4, r0
 80082d0:	460d      	mov	r5, r1
 80082d2:	f7f8 fc49 	bl	8000b68 <__aeabi_d2iz>
 80082d6:	2200      	movs	r2, #0
 80082d8:	4607      	mov	r7, r0
 80082da:	2300      	movs	r3, #0
 80082dc:	4620      	mov	r0, r4
 80082de:	4629      	mov	r1, r5
 80082e0:	f7f8 fc04 	bl	8000aec <__aeabi_dcmplt>
 80082e4:	b140      	cbz	r0, 80082f8 <_dtoa_r+0x168>
 80082e6:	4638      	mov	r0, r7
 80082e8:	f7f8 f924 	bl	8000534 <__aeabi_i2d>
 80082ec:	4622      	mov	r2, r4
 80082ee:	462b      	mov	r3, r5
 80082f0:	f7f8 fbf2 	bl	8000ad8 <__aeabi_dcmpeq>
 80082f4:	b900      	cbnz	r0, 80082f8 <_dtoa_r+0x168>
 80082f6:	3f01      	subs	r7, #1
 80082f8:	2f16      	cmp	r7, #22
 80082fa:	d851      	bhi.n	80083a0 <_dtoa_r+0x210>
 80082fc:	4b5b      	ldr	r3, [pc, #364]	@ (800846c <_dtoa_r+0x2dc>)
 80082fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008306:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800830a:	f7f8 fbef 	bl	8000aec <__aeabi_dcmplt>
 800830e:	2800      	cmp	r0, #0
 8008310:	d048      	beq.n	80083a4 <_dtoa_r+0x214>
 8008312:	3f01      	subs	r7, #1
 8008314:	2300      	movs	r3, #0
 8008316:	9312      	str	r3, [sp, #72]	@ 0x48
 8008318:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800831a:	1b9b      	subs	r3, r3, r6
 800831c:	1e5a      	subs	r2, r3, #1
 800831e:	bf44      	itt	mi
 8008320:	f1c3 0801 	rsbmi	r8, r3, #1
 8008324:	2300      	movmi	r3, #0
 8008326:	9208      	str	r2, [sp, #32]
 8008328:	bf54      	ite	pl
 800832a:	f04f 0800 	movpl.w	r8, #0
 800832e:	9308      	strmi	r3, [sp, #32]
 8008330:	2f00      	cmp	r7, #0
 8008332:	db39      	blt.n	80083a8 <_dtoa_r+0x218>
 8008334:	9b08      	ldr	r3, [sp, #32]
 8008336:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008338:	443b      	add	r3, r7
 800833a:	9308      	str	r3, [sp, #32]
 800833c:	2300      	movs	r3, #0
 800833e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008342:	2b09      	cmp	r3, #9
 8008344:	d864      	bhi.n	8008410 <_dtoa_r+0x280>
 8008346:	2b05      	cmp	r3, #5
 8008348:	bfc4      	itt	gt
 800834a:	3b04      	subgt	r3, #4
 800834c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800834e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008350:	f1a3 0302 	sub.w	r3, r3, #2
 8008354:	bfcc      	ite	gt
 8008356:	2400      	movgt	r4, #0
 8008358:	2401      	movle	r4, #1
 800835a:	2b03      	cmp	r3, #3
 800835c:	d863      	bhi.n	8008426 <_dtoa_r+0x296>
 800835e:	e8df f003 	tbb	[pc, r3]
 8008362:	372a      	.short	0x372a
 8008364:	5535      	.short	0x5535
 8008366:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800836a:	441e      	add	r6, r3
 800836c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008370:	2b20      	cmp	r3, #32
 8008372:	bfc1      	itttt	gt
 8008374:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008378:	409f      	lslgt	r7, r3
 800837a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800837e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008382:	bfd6      	itet	le
 8008384:	f1c3 0320 	rsble	r3, r3, #32
 8008388:	ea47 0003 	orrgt.w	r0, r7, r3
 800838c:	fa04 f003 	lslle.w	r0, r4, r3
 8008390:	f7f8 f8c0 	bl	8000514 <__aeabi_ui2d>
 8008394:	2201      	movs	r2, #1
 8008396:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800839a:	3e01      	subs	r6, #1
 800839c:	9214      	str	r2, [sp, #80]	@ 0x50
 800839e:	e777      	b.n	8008290 <_dtoa_r+0x100>
 80083a0:	2301      	movs	r3, #1
 80083a2:	e7b8      	b.n	8008316 <_dtoa_r+0x186>
 80083a4:	9012      	str	r0, [sp, #72]	@ 0x48
 80083a6:	e7b7      	b.n	8008318 <_dtoa_r+0x188>
 80083a8:	427b      	negs	r3, r7
 80083aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80083ac:	2300      	movs	r3, #0
 80083ae:	eba8 0807 	sub.w	r8, r8, r7
 80083b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80083b4:	e7c4      	b.n	8008340 <_dtoa_r+0x1b0>
 80083b6:	2300      	movs	r3, #0
 80083b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083bc:	2b00      	cmp	r3, #0
 80083be:	dc35      	bgt.n	800842c <_dtoa_r+0x29c>
 80083c0:	2301      	movs	r3, #1
 80083c2:	9300      	str	r3, [sp, #0]
 80083c4:	9307      	str	r3, [sp, #28]
 80083c6:	461a      	mov	r2, r3
 80083c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80083ca:	e00b      	b.n	80083e4 <_dtoa_r+0x254>
 80083cc:	2301      	movs	r3, #1
 80083ce:	e7f3      	b.n	80083b8 <_dtoa_r+0x228>
 80083d0:	2300      	movs	r3, #0
 80083d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083d6:	18fb      	adds	r3, r7, r3
 80083d8:	9300      	str	r3, [sp, #0]
 80083da:	3301      	adds	r3, #1
 80083dc:	2b01      	cmp	r3, #1
 80083de:	9307      	str	r3, [sp, #28]
 80083e0:	bfb8      	it	lt
 80083e2:	2301      	movlt	r3, #1
 80083e4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80083e8:	2100      	movs	r1, #0
 80083ea:	2204      	movs	r2, #4
 80083ec:	f102 0514 	add.w	r5, r2, #20
 80083f0:	429d      	cmp	r5, r3
 80083f2:	d91f      	bls.n	8008434 <_dtoa_r+0x2a4>
 80083f4:	6041      	str	r1, [r0, #4]
 80083f6:	4658      	mov	r0, fp
 80083f8:	f000 fd8e 	bl	8008f18 <_Balloc>
 80083fc:	4682      	mov	sl, r0
 80083fe:	2800      	cmp	r0, #0
 8008400:	d13c      	bne.n	800847c <_dtoa_r+0x2ec>
 8008402:	4b1b      	ldr	r3, [pc, #108]	@ (8008470 <_dtoa_r+0x2e0>)
 8008404:	4602      	mov	r2, r0
 8008406:	f240 11af 	movw	r1, #431	@ 0x1af
 800840a:	e6d8      	b.n	80081be <_dtoa_r+0x2e>
 800840c:	2301      	movs	r3, #1
 800840e:	e7e0      	b.n	80083d2 <_dtoa_r+0x242>
 8008410:	2401      	movs	r4, #1
 8008412:	2300      	movs	r3, #0
 8008414:	9309      	str	r3, [sp, #36]	@ 0x24
 8008416:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008418:	f04f 33ff 	mov.w	r3, #4294967295
 800841c:	9300      	str	r3, [sp, #0]
 800841e:	9307      	str	r3, [sp, #28]
 8008420:	2200      	movs	r2, #0
 8008422:	2312      	movs	r3, #18
 8008424:	e7d0      	b.n	80083c8 <_dtoa_r+0x238>
 8008426:	2301      	movs	r3, #1
 8008428:	930b      	str	r3, [sp, #44]	@ 0x2c
 800842a:	e7f5      	b.n	8008418 <_dtoa_r+0x288>
 800842c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800842e:	9300      	str	r3, [sp, #0]
 8008430:	9307      	str	r3, [sp, #28]
 8008432:	e7d7      	b.n	80083e4 <_dtoa_r+0x254>
 8008434:	3101      	adds	r1, #1
 8008436:	0052      	lsls	r2, r2, #1
 8008438:	e7d8      	b.n	80083ec <_dtoa_r+0x25c>
 800843a:	bf00      	nop
 800843c:	f3af 8000 	nop.w
 8008440:	636f4361 	.word	0x636f4361
 8008444:	3fd287a7 	.word	0x3fd287a7
 8008448:	8b60c8b3 	.word	0x8b60c8b3
 800844c:	3fc68a28 	.word	0x3fc68a28
 8008450:	509f79fb 	.word	0x509f79fb
 8008454:	3fd34413 	.word	0x3fd34413
 8008458:	0800b722 	.word	0x0800b722
 800845c:	0800b739 	.word	0x0800b739
 8008460:	7ff00000 	.word	0x7ff00000
 8008464:	0800b6ed 	.word	0x0800b6ed
 8008468:	3ff80000 	.word	0x3ff80000
 800846c:	0800b830 	.word	0x0800b830
 8008470:	0800b791 	.word	0x0800b791
 8008474:	0800b71e 	.word	0x0800b71e
 8008478:	0800b6ec 	.word	0x0800b6ec
 800847c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008480:	6018      	str	r0, [r3, #0]
 8008482:	9b07      	ldr	r3, [sp, #28]
 8008484:	2b0e      	cmp	r3, #14
 8008486:	f200 80a4 	bhi.w	80085d2 <_dtoa_r+0x442>
 800848a:	2c00      	cmp	r4, #0
 800848c:	f000 80a1 	beq.w	80085d2 <_dtoa_r+0x442>
 8008490:	2f00      	cmp	r7, #0
 8008492:	dd33      	ble.n	80084fc <_dtoa_r+0x36c>
 8008494:	4bad      	ldr	r3, [pc, #692]	@ (800874c <_dtoa_r+0x5bc>)
 8008496:	f007 020f 	and.w	r2, r7, #15
 800849a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800849e:	ed93 7b00 	vldr	d7, [r3]
 80084a2:	05f8      	lsls	r0, r7, #23
 80084a4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80084a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80084ac:	d516      	bpl.n	80084dc <_dtoa_r+0x34c>
 80084ae:	4ba8      	ldr	r3, [pc, #672]	@ (8008750 <_dtoa_r+0x5c0>)
 80084b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80084b8:	f7f8 f9d0 	bl	800085c <__aeabi_ddiv>
 80084bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084c0:	f004 040f 	and.w	r4, r4, #15
 80084c4:	2603      	movs	r6, #3
 80084c6:	4da2      	ldr	r5, [pc, #648]	@ (8008750 <_dtoa_r+0x5c0>)
 80084c8:	b954      	cbnz	r4, 80084e0 <_dtoa_r+0x350>
 80084ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084d2:	f7f8 f9c3 	bl	800085c <__aeabi_ddiv>
 80084d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084da:	e028      	b.n	800852e <_dtoa_r+0x39e>
 80084dc:	2602      	movs	r6, #2
 80084de:	e7f2      	b.n	80084c6 <_dtoa_r+0x336>
 80084e0:	07e1      	lsls	r1, r4, #31
 80084e2:	d508      	bpl.n	80084f6 <_dtoa_r+0x366>
 80084e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084ec:	f7f8 f88c 	bl	8000608 <__aeabi_dmul>
 80084f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084f4:	3601      	adds	r6, #1
 80084f6:	1064      	asrs	r4, r4, #1
 80084f8:	3508      	adds	r5, #8
 80084fa:	e7e5      	b.n	80084c8 <_dtoa_r+0x338>
 80084fc:	f000 80d2 	beq.w	80086a4 <_dtoa_r+0x514>
 8008500:	427c      	negs	r4, r7
 8008502:	4b92      	ldr	r3, [pc, #584]	@ (800874c <_dtoa_r+0x5bc>)
 8008504:	4d92      	ldr	r5, [pc, #584]	@ (8008750 <_dtoa_r+0x5c0>)
 8008506:	f004 020f 	and.w	r2, r4, #15
 800850a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800850e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008512:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008516:	f7f8 f877 	bl	8000608 <__aeabi_dmul>
 800851a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800851e:	1124      	asrs	r4, r4, #4
 8008520:	2300      	movs	r3, #0
 8008522:	2602      	movs	r6, #2
 8008524:	2c00      	cmp	r4, #0
 8008526:	f040 80b2 	bne.w	800868e <_dtoa_r+0x4fe>
 800852a:	2b00      	cmp	r3, #0
 800852c:	d1d3      	bne.n	80084d6 <_dtoa_r+0x346>
 800852e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008530:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008534:	2b00      	cmp	r3, #0
 8008536:	f000 80b7 	beq.w	80086a8 <_dtoa_r+0x518>
 800853a:	4b86      	ldr	r3, [pc, #536]	@ (8008754 <_dtoa_r+0x5c4>)
 800853c:	2200      	movs	r2, #0
 800853e:	4620      	mov	r0, r4
 8008540:	4629      	mov	r1, r5
 8008542:	f7f8 fad3 	bl	8000aec <__aeabi_dcmplt>
 8008546:	2800      	cmp	r0, #0
 8008548:	f000 80ae 	beq.w	80086a8 <_dtoa_r+0x518>
 800854c:	9b07      	ldr	r3, [sp, #28]
 800854e:	2b00      	cmp	r3, #0
 8008550:	f000 80aa 	beq.w	80086a8 <_dtoa_r+0x518>
 8008554:	9b00      	ldr	r3, [sp, #0]
 8008556:	2b00      	cmp	r3, #0
 8008558:	dd37      	ble.n	80085ca <_dtoa_r+0x43a>
 800855a:	1e7b      	subs	r3, r7, #1
 800855c:	9304      	str	r3, [sp, #16]
 800855e:	4620      	mov	r0, r4
 8008560:	4b7d      	ldr	r3, [pc, #500]	@ (8008758 <_dtoa_r+0x5c8>)
 8008562:	2200      	movs	r2, #0
 8008564:	4629      	mov	r1, r5
 8008566:	f7f8 f84f 	bl	8000608 <__aeabi_dmul>
 800856a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800856e:	9c00      	ldr	r4, [sp, #0]
 8008570:	3601      	adds	r6, #1
 8008572:	4630      	mov	r0, r6
 8008574:	f7f7 ffde 	bl	8000534 <__aeabi_i2d>
 8008578:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800857c:	f7f8 f844 	bl	8000608 <__aeabi_dmul>
 8008580:	4b76      	ldr	r3, [pc, #472]	@ (800875c <_dtoa_r+0x5cc>)
 8008582:	2200      	movs	r2, #0
 8008584:	f7f7 fe8a 	bl	800029c <__adddf3>
 8008588:	4605      	mov	r5, r0
 800858a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800858e:	2c00      	cmp	r4, #0
 8008590:	f040 808d 	bne.w	80086ae <_dtoa_r+0x51e>
 8008594:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008598:	4b71      	ldr	r3, [pc, #452]	@ (8008760 <_dtoa_r+0x5d0>)
 800859a:	2200      	movs	r2, #0
 800859c:	f7f7 fe7c 	bl	8000298 <__aeabi_dsub>
 80085a0:	4602      	mov	r2, r0
 80085a2:	460b      	mov	r3, r1
 80085a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80085a8:	462a      	mov	r2, r5
 80085aa:	4633      	mov	r3, r6
 80085ac:	f7f8 fabc 	bl	8000b28 <__aeabi_dcmpgt>
 80085b0:	2800      	cmp	r0, #0
 80085b2:	f040 828b 	bne.w	8008acc <_dtoa_r+0x93c>
 80085b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085ba:	462a      	mov	r2, r5
 80085bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80085c0:	f7f8 fa94 	bl	8000aec <__aeabi_dcmplt>
 80085c4:	2800      	cmp	r0, #0
 80085c6:	f040 8128 	bne.w	800881a <_dtoa_r+0x68a>
 80085ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80085ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80085d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f2c0 815a 	blt.w	800888e <_dtoa_r+0x6fe>
 80085da:	2f0e      	cmp	r7, #14
 80085dc:	f300 8157 	bgt.w	800888e <_dtoa_r+0x6fe>
 80085e0:	4b5a      	ldr	r3, [pc, #360]	@ (800874c <_dtoa_r+0x5bc>)
 80085e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085e6:	ed93 7b00 	vldr	d7, [r3]
 80085ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	ed8d 7b00 	vstr	d7, [sp]
 80085f2:	da03      	bge.n	80085fc <_dtoa_r+0x46c>
 80085f4:	9b07      	ldr	r3, [sp, #28]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	f340 8101 	ble.w	80087fe <_dtoa_r+0x66e>
 80085fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008600:	4656      	mov	r6, sl
 8008602:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008606:	4620      	mov	r0, r4
 8008608:	4629      	mov	r1, r5
 800860a:	f7f8 f927 	bl	800085c <__aeabi_ddiv>
 800860e:	f7f8 faab 	bl	8000b68 <__aeabi_d2iz>
 8008612:	4680      	mov	r8, r0
 8008614:	f7f7 ff8e 	bl	8000534 <__aeabi_i2d>
 8008618:	e9dd 2300 	ldrd	r2, r3, [sp]
 800861c:	f7f7 fff4 	bl	8000608 <__aeabi_dmul>
 8008620:	4602      	mov	r2, r0
 8008622:	460b      	mov	r3, r1
 8008624:	4620      	mov	r0, r4
 8008626:	4629      	mov	r1, r5
 8008628:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800862c:	f7f7 fe34 	bl	8000298 <__aeabi_dsub>
 8008630:	f806 4b01 	strb.w	r4, [r6], #1
 8008634:	9d07      	ldr	r5, [sp, #28]
 8008636:	eba6 040a 	sub.w	r4, r6, sl
 800863a:	42a5      	cmp	r5, r4
 800863c:	4602      	mov	r2, r0
 800863e:	460b      	mov	r3, r1
 8008640:	f040 8117 	bne.w	8008872 <_dtoa_r+0x6e2>
 8008644:	f7f7 fe2a 	bl	800029c <__adddf3>
 8008648:	e9dd 2300 	ldrd	r2, r3, [sp]
 800864c:	4604      	mov	r4, r0
 800864e:	460d      	mov	r5, r1
 8008650:	f7f8 fa6a 	bl	8000b28 <__aeabi_dcmpgt>
 8008654:	2800      	cmp	r0, #0
 8008656:	f040 80f9 	bne.w	800884c <_dtoa_r+0x6bc>
 800865a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800865e:	4620      	mov	r0, r4
 8008660:	4629      	mov	r1, r5
 8008662:	f7f8 fa39 	bl	8000ad8 <__aeabi_dcmpeq>
 8008666:	b118      	cbz	r0, 8008670 <_dtoa_r+0x4e0>
 8008668:	f018 0f01 	tst.w	r8, #1
 800866c:	f040 80ee 	bne.w	800884c <_dtoa_r+0x6bc>
 8008670:	4649      	mov	r1, r9
 8008672:	4658      	mov	r0, fp
 8008674:	f000 fc90 	bl	8008f98 <_Bfree>
 8008678:	2300      	movs	r3, #0
 800867a:	7033      	strb	r3, [r6, #0]
 800867c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800867e:	3701      	adds	r7, #1
 8008680:	601f      	str	r7, [r3, #0]
 8008682:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008684:	2b00      	cmp	r3, #0
 8008686:	f000 831d 	beq.w	8008cc4 <_dtoa_r+0xb34>
 800868a:	601e      	str	r6, [r3, #0]
 800868c:	e31a      	b.n	8008cc4 <_dtoa_r+0xb34>
 800868e:	07e2      	lsls	r2, r4, #31
 8008690:	d505      	bpl.n	800869e <_dtoa_r+0x50e>
 8008692:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008696:	f7f7 ffb7 	bl	8000608 <__aeabi_dmul>
 800869a:	3601      	adds	r6, #1
 800869c:	2301      	movs	r3, #1
 800869e:	1064      	asrs	r4, r4, #1
 80086a0:	3508      	adds	r5, #8
 80086a2:	e73f      	b.n	8008524 <_dtoa_r+0x394>
 80086a4:	2602      	movs	r6, #2
 80086a6:	e742      	b.n	800852e <_dtoa_r+0x39e>
 80086a8:	9c07      	ldr	r4, [sp, #28]
 80086aa:	9704      	str	r7, [sp, #16]
 80086ac:	e761      	b.n	8008572 <_dtoa_r+0x3e2>
 80086ae:	4b27      	ldr	r3, [pc, #156]	@ (800874c <_dtoa_r+0x5bc>)
 80086b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80086b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80086b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086ba:	4454      	add	r4, sl
 80086bc:	2900      	cmp	r1, #0
 80086be:	d053      	beq.n	8008768 <_dtoa_r+0x5d8>
 80086c0:	4928      	ldr	r1, [pc, #160]	@ (8008764 <_dtoa_r+0x5d4>)
 80086c2:	2000      	movs	r0, #0
 80086c4:	f7f8 f8ca 	bl	800085c <__aeabi_ddiv>
 80086c8:	4633      	mov	r3, r6
 80086ca:	462a      	mov	r2, r5
 80086cc:	f7f7 fde4 	bl	8000298 <__aeabi_dsub>
 80086d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80086d4:	4656      	mov	r6, sl
 80086d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086da:	f7f8 fa45 	bl	8000b68 <__aeabi_d2iz>
 80086de:	4605      	mov	r5, r0
 80086e0:	f7f7 ff28 	bl	8000534 <__aeabi_i2d>
 80086e4:	4602      	mov	r2, r0
 80086e6:	460b      	mov	r3, r1
 80086e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086ec:	f7f7 fdd4 	bl	8000298 <__aeabi_dsub>
 80086f0:	3530      	adds	r5, #48	@ 0x30
 80086f2:	4602      	mov	r2, r0
 80086f4:	460b      	mov	r3, r1
 80086f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80086fa:	f806 5b01 	strb.w	r5, [r6], #1
 80086fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008702:	f7f8 f9f3 	bl	8000aec <__aeabi_dcmplt>
 8008706:	2800      	cmp	r0, #0
 8008708:	d171      	bne.n	80087ee <_dtoa_r+0x65e>
 800870a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800870e:	4911      	ldr	r1, [pc, #68]	@ (8008754 <_dtoa_r+0x5c4>)
 8008710:	2000      	movs	r0, #0
 8008712:	f7f7 fdc1 	bl	8000298 <__aeabi_dsub>
 8008716:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800871a:	f7f8 f9e7 	bl	8000aec <__aeabi_dcmplt>
 800871e:	2800      	cmp	r0, #0
 8008720:	f040 8095 	bne.w	800884e <_dtoa_r+0x6be>
 8008724:	42a6      	cmp	r6, r4
 8008726:	f43f af50 	beq.w	80085ca <_dtoa_r+0x43a>
 800872a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800872e:	4b0a      	ldr	r3, [pc, #40]	@ (8008758 <_dtoa_r+0x5c8>)
 8008730:	2200      	movs	r2, #0
 8008732:	f7f7 ff69 	bl	8000608 <__aeabi_dmul>
 8008736:	4b08      	ldr	r3, [pc, #32]	@ (8008758 <_dtoa_r+0x5c8>)
 8008738:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800873c:	2200      	movs	r2, #0
 800873e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008742:	f7f7 ff61 	bl	8000608 <__aeabi_dmul>
 8008746:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800874a:	e7c4      	b.n	80086d6 <_dtoa_r+0x546>
 800874c:	0800b830 	.word	0x0800b830
 8008750:	0800b808 	.word	0x0800b808
 8008754:	3ff00000 	.word	0x3ff00000
 8008758:	40240000 	.word	0x40240000
 800875c:	401c0000 	.word	0x401c0000
 8008760:	40140000 	.word	0x40140000
 8008764:	3fe00000 	.word	0x3fe00000
 8008768:	4631      	mov	r1, r6
 800876a:	4628      	mov	r0, r5
 800876c:	f7f7 ff4c 	bl	8000608 <__aeabi_dmul>
 8008770:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008774:	9415      	str	r4, [sp, #84]	@ 0x54
 8008776:	4656      	mov	r6, sl
 8008778:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800877c:	f7f8 f9f4 	bl	8000b68 <__aeabi_d2iz>
 8008780:	4605      	mov	r5, r0
 8008782:	f7f7 fed7 	bl	8000534 <__aeabi_i2d>
 8008786:	4602      	mov	r2, r0
 8008788:	460b      	mov	r3, r1
 800878a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800878e:	f7f7 fd83 	bl	8000298 <__aeabi_dsub>
 8008792:	3530      	adds	r5, #48	@ 0x30
 8008794:	f806 5b01 	strb.w	r5, [r6], #1
 8008798:	4602      	mov	r2, r0
 800879a:	460b      	mov	r3, r1
 800879c:	42a6      	cmp	r6, r4
 800879e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80087a2:	f04f 0200 	mov.w	r2, #0
 80087a6:	d124      	bne.n	80087f2 <_dtoa_r+0x662>
 80087a8:	4bac      	ldr	r3, [pc, #688]	@ (8008a5c <_dtoa_r+0x8cc>)
 80087aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80087ae:	f7f7 fd75 	bl	800029c <__adddf3>
 80087b2:	4602      	mov	r2, r0
 80087b4:	460b      	mov	r3, r1
 80087b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087ba:	f7f8 f9b5 	bl	8000b28 <__aeabi_dcmpgt>
 80087be:	2800      	cmp	r0, #0
 80087c0:	d145      	bne.n	800884e <_dtoa_r+0x6be>
 80087c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80087c6:	49a5      	ldr	r1, [pc, #660]	@ (8008a5c <_dtoa_r+0x8cc>)
 80087c8:	2000      	movs	r0, #0
 80087ca:	f7f7 fd65 	bl	8000298 <__aeabi_dsub>
 80087ce:	4602      	mov	r2, r0
 80087d0:	460b      	mov	r3, r1
 80087d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087d6:	f7f8 f989 	bl	8000aec <__aeabi_dcmplt>
 80087da:	2800      	cmp	r0, #0
 80087dc:	f43f aef5 	beq.w	80085ca <_dtoa_r+0x43a>
 80087e0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80087e2:	1e73      	subs	r3, r6, #1
 80087e4:	9315      	str	r3, [sp, #84]	@ 0x54
 80087e6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80087ea:	2b30      	cmp	r3, #48	@ 0x30
 80087ec:	d0f8      	beq.n	80087e0 <_dtoa_r+0x650>
 80087ee:	9f04      	ldr	r7, [sp, #16]
 80087f0:	e73e      	b.n	8008670 <_dtoa_r+0x4e0>
 80087f2:	4b9b      	ldr	r3, [pc, #620]	@ (8008a60 <_dtoa_r+0x8d0>)
 80087f4:	f7f7 ff08 	bl	8000608 <__aeabi_dmul>
 80087f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087fc:	e7bc      	b.n	8008778 <_dtoa_r+0x5e8>
 80087fe:	d10c      	bne.n	800881a <_dtoa_r+0x68a>
 8008800:	4b98      	ldr	r3, [pc, #608]	@ (8008a64 <_dtoa_r+0x8d4>)
 8008802:	2200      	movs	r2, #0
 8008804:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008808:	f7f7 fefe 	bl	8000608 <__aeabi_dmul>
 800880c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008810:	f7f8 f980 	bl	8000b14 <__aeabi_dcmpge>
 8008814:	2800      	cmp	r0, #0
 8008816:	f000 8157 	beq.w	8008ac8 <_dtoa_r+0x938>
 800881a:	2400      	movs	r4, #0
 800881c:	4625      	mov	r5, r4
 800881e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008820:	43db      	mvns	r3, r3
 8008822:	9304      	str	r3, [sp, #16]
 8008824:	4656      	mov	r6, sl
 8008826:	2700      	movs	r7, #0
 8008828:	4621      	mov	r1, r4
 800882a:	4658      	mov	r0, fp
 800882c:	f000 fbb4 	bl	8008f98 <_Bfree>
 8008830:	2d00      	cmp	r5, #0
 8008832:	d0dc      	beq.n	80087ee <_dtoa_r+0x65e>
 8008834:	b12f      	cbz	r7, 8008842 <_dtoa_r+0x6b2>
 8008836:	42af      	cmp	r7, r5
 8008838:	d003      	beq.n	8008842 <_dtoa_r+0x6b2>
 800883a:	4639      	mov	r1, r7
 800883c:	4658      	mov	r0, fp
 800883e:	f000 fbab 	bl	8008f98 <_Bfree>
 8008842:	4629      	mov	r1, r5
 8008844:	4658      	mov	r0, fp
 8008846:	f000 fba7 	bl	8008f98 <_Bfree>
 800884a:	e7d0      	b.n	80087ee <_dtoa_r+0x65e>
 800884c:	9704      	str	r7, [sp, #16]
 800884e:	4633      	mov	r3, r6
 8008850:	461e      	mov	r6, r3
 8008852:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008856:	2a39      	cmp	r2, #57	@ 0x39
 8008858:	d107      	bne.n	800886a <_dtoa_r+0x6da>
 800885a:	459a      	cmp	sl, r3
 800885c:	d1f8      	bne.n	8008850 <_dtoa_r+0x6c0>
 800885e:	9a04      	ldr	r2, [sp, #16]
 8008860:	3201      	adds	r2, #1
 8008862:	9204      	str	r2, [sp, #16]
 8008864:	2230      	movs	r2, #48	@ 0x30
 8008866:	f88a 2000 	strb.w	r2, [sl]
 800886a:	781a      	ldrb	r2, [r3, #0]
 800886c:	3201      	adds	r2, #1
 800886e:	701a      	strb	r2, [r3, #0]
 8008870:	e7bd      	b.n	80087ee <_dtoa_r+0x65e>
 8008872:	4b7b      	ldr	r3, [pc, #492]	@ (8008a60 <_dtoa_r+0x8d0>)
 8008874:	2200      	movs	r2, #0
 8008876:	f7f7 fec7 	bl	8000608 <__aeabi_dmul>
 800887a:	2200      	movs	r2, #0
 800887c:	2300      	movs	r3, #0
 800887e:	4604      	mov	r4, r0
 8008880:	460d      	mov	r5, r1
 8008882:	f7f8 f929 	bl	8000ad8 <__aeabi_dcmpeq>
 8008886:	2800      	cmp	r0, #0
 8008888:	f43f aebb 	beq.w	8008602 <_dtoa_r+0x472>
 800888c:	e6f0      	b.n	8008670 <_dtoa_r+0x4e0>
 800888e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008890:	2a00      	cmp	r2, #0
 8008892:	f000 80db 	beq.w	8008a4c <_dtoa_r+0x8bc>
 8008896:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008898:	2a01      	cmp	r2, #1
 800889a:	f300 80bf 	bgt.w	8008a1c <_dtoa_r+0x88c>
 800889e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80088a0:	2a00      	cmp	r2, #0
 80088a2:	f000 80b7 	beq.w	8008a14 <_dtoa_r+0x884>
 80088a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80088aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80088ac:	4646      	mov	r6, r8
 80088ae:	9a08      	ldr	r2, [sp, #32]
 80088b0:	2101      	movs	r1, #1
 80088b2:	441a      	add	r2, r3
 80088b4:	4658      	mov	r0, fp
 80088b6:	4498      	add	r8, r3
 80088b8:	9208      	str	r2, [sp, #32]
 80088ba:	f000 fc6b 	bl	8009194 <__i2b>
 80088be:	4605      	mov	r5, r0
 80088c0:	b15e      	cbz	r6, 80088da <_dtoa_r+0x74a>
 80088c2:	9b08      	ldr	r3, [sp, #32]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	dd08      	ble.n	80088da <_dtoa_r+0x74a>
 80088c8:	42b3      	cmp	r3, r6
 80088ca:	9a08      	ldr	r2, [sp, #32]
 80088cc:	bfa8      	it	ge
 80088ce:	4633      	movge	r3, r6
 80088d0:	eba8 0803 	sub.w	r8, r8, r3
 80088d4:	1af6      	subs	r6, r6, r3
 80088d6:	1ad3      	subs	r3, r2, r3
 80088d8:	9308      	str	r3, [sp, #32]
 80088da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088dc:	b1f3      	cbz	r3, 800891c <_dtoa_r+0x78c>
 80088de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	f000 80b7 	beq.w	8008a54 <_dtoa_r+0x8c4>
 80088e6:	b18c      	cbz	r4, 800890c <_dtoa_r+0x77c>
 80088e8:	4629      	mov	r1, r5
 80088ea:	4622      	mov	r2, r4
 80088ec:	4658      	mov	r0, fp
 80088ee:	f000 fd11 	bl	8009314 <__pow5mult>
 80088f2:	464a      	mov	r2, r9
 80088f4:	4601      	mov	r1, r0
 80088f6:	4605      	mov	r5, r0
 80088f8:	4658      	mov	r0, fp
 80088fa:	f000 fc61 	bl	80091c0 <__multiply>
 80088fe:	4649      	mov	r1, r9
 8008900:	9004      	str	r0, [sp, #16]
 8008902:	4658      	mov	r0, fp
 8008904:	f000 fb48 	bl	8008f98 <_Bfree>
 8008908:	9b04      	ldr	r3, [sp, #16]
 800890a:	4699      	mov	r9, r3
 800890c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800890e:	1b1a      	subs	r2, r3, r4
 8008910:	d004      	beq.n	800891c <_dtoa_r+0x78c>
 8008912:	4649      	mov	r1, r9
 8008914:	4658      	mov	r0, fp
 8008916:	f000 fcfd 	bl	8009314 <__pow5mult>
 800891a:	4681      	mov	r9, r0
 800891c:	2101      	movs	r1, #1
 800891e:	4658      	mov	r0, fp
 8008920:	f000 fc38 	bl	8009194 <__i2b>
 8008924:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008926:	4604      	mov	r4, r0
 8008928:	2b00      	cmp	r3, #0
 800892a:	f000 81cf 	beq.w	8008ccc <_dtoa_r+0xb3c>
 800892e:	461a      	mov	r2, r3
 8008930:	4601      	mov	r1, r0
 8008932:	4658      	mov	r0, fp
 8008934:	f000 fcee 	bl	8009314 <__pow5mult>
 8008938:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800893a:	2b01      	cmp	r3, #1
 800893c:	4604      	mov	r4, r0
 800893e:	f300 8095 	bgt.w	8008a6c <_dtoa_r+0x8dc>
 8008942:	9b02      	ldr	r3, [sp, #8]
 8008944:	2b00      	cmp	r3, #0
 8008946:	f040 8087 	bne.w	8008a58 <_dtoa_r+0x8c8>
 800894a:	9b03      	ldr	r3, [sp, #12]
 800894c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008950:	2b00      	cmp	r3, #0
 8008952:	f040 8089 	bne.w	8008a68 <_dtoa_r+0x8d8>
 8008956:	9b03      	ldr	r3, [sp, #12]
 8008958:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800895c:	0d1b      	lsrs	r3, r3, #20
 800895e:	051b      	lsls	r3, r3, #20
 8008960:	b12b      	cbz	r3, 800896e <_dtoa_r+0x7de>
 8008962:	9b08      	ldr	r3, [sp, #32]
 8008964:	3301      	adds	r3, #1
 8008966:	9308      	str	r3, [sp, #32]
 8008968:	f108 0801 	add.w	r8, r8, #1
 800896c:	2301      	movs	r3, #1
 800896e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008970:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008972:	2b00      	cmp	r3, #0
 8008974:	f000 81b0 	beq.w	8008cd8 <_dtoa_r+0xb48>
 8008978:	6923      	ldr	r3, [r4, #16]
 800897a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800897e:	6918      	ldr	r0, [r3, #16]
 8008980:	f000 fbbc 	bl	80090fc <__hi0bits>
 8008984:	f1c0 0020 	rsb	r0, r0, #32
 8008988:	9b08      	ldr	r3, [sp, #32]
 800898a:	4418      	add	r0, r3
 800898c:	f010 001f 	ands.w	r0, r0, #31
 8008990:	d077      	beq.n	8008a82 <_dtoa_r+0x8f2>
 8008992:	f1c0 0320 	rsb	r3, r0, #32
 8008996:	2b04      	cmp	r3, #4
 8008998:	dd6b      	ble.n	8008a72 <_dtoa_r+0x8e2>
 800899a:	9b08      	ldr	r3, [sp, #32]
 800899c:	f1c0 001c 	rsb	r0, r0, #28
 80089a0:	4403      	add	r3, r0
 80089a2:	4480      	add	r8, r0
 80089a4:	4406      	add	r6, r0
 80089a6:	9308      	str	r3, [sp, #32]
 80089a8:	f1b8 0f00 	cmp.w	r8, #0
 80089ac:	dd05      	ble.n	80089ba <_dtoa_r+0x82a>
 80089ae:	4649      	mov	r1, r9
 80089b0:	4642      	mov	r2, r8
 80089b2:	4658      	mov	r0, fp
 80089b4:	f000 fd08 	bl	80093c8 <__lshift>
 80089b8:	4681      	mov	r9, r0
 80089ba:	9b08      	ldr	r3, [sp, #32]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	dd05      	ble.n	80089cc <_dtoa_r+0x83c>
 80089c0:	4621      	mov	r1, r4
 80089c2:	461a      	mov	r2, r3
 80089c4:	4658      	mov	r0, fp
 80089c6:	f000 fcff 	bl	80093c8 <__lshift>
 80089ca:	4604      	mov	r4, r0
 80089cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d059      	beq.n	8008a86 <_dtoa_r+0x8f6>
 80089d2:	4621      	mov	r1, r4
 80089d4:	4648      	mov	r0, r9
 80089d6:	f000 fd63 	bl	80094a0 <__mcmp>
 80089da:	2800      	cmp	r0, #0
 80089dc:	da53      	bge.n	8008a86 <_dtoa_r+0x8f6>
 80089de:	1e7b      	subs	r3, r7, #1
 80089e0:	9304      	str	r3, [sp, #16]
 80089e2:	4649      	mov	r1, r9
 80089e4:	2300      	movs	r3, #0
 80089e6:	220a      	movs	r2, #10
 80089e8:	4658      	mov	r0, fp
 80089ea:	f000 faf7 	bl	8008fdc <__multadd>
 80089ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089f0:	4681      	mov	r9, r0
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	f000 8172 	beq.w	8008cdc <_dtoa_r+0xb4c>
 80089f8:	2300      	movs	r3, #0
 80089fa:	4629      	mov	r1, r5
 80089fc:	220a      	movs	r2, #10
 80089fe:	4658      	mov	r0, fp
 8008a00:	f000 faec 	bl	8008fdc <__multadd>
 8008a04:	9b00      	ldr	r3, [sp, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	4605      	mov	r5, r0
 8008a0a:	dc67      	bgt.n	8008adc <_dtoa_r+0x94c>
 8008a0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	dc41      	bgt.n	8008a96 <_dtoa_r+0x906>
 8008a12:	e063      	b.n	8008adc <_dtoa_r+0x94c>
 8008a14:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008a16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008a1a:	e746      	b.n	80088aa <_dtoa_r+0x71a>
 8008a1c:	9b07      	ldr	r3, [sp, #28]
 8008a1e:	1e5c      	subs	r4, r3, #1
 8008a20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a22:	42a3      	cmp	r3, r4
 8008a24:	bfbf      	itttt	lt
 8008a26:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008a28:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008a2a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008a2c:	1ae3      	sublt	r3, r4, r3
 8008a2e:	bfb4      	ite	lt
 8008a30:	18d2      	addlt	r2, r2, r3
 8008a32:	1b1c      	subge	r4, r3, r4
 8008a34:	9b07      	ldr	r3, [sp, #28]
 8008a36:	bfbc      	itt	lt
 8008a38:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008a3a:	2400      	movlt	r4, #0
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	bfb5      	itete	lt
 8008a40:	eba8 0603 	sublt.w	r6, r8, r3
 8008a44:	9b07      	ldrge	r3, [sp, #28]
 8008a46:	2300      	movlt	r3, #0
 8008a48:	4646      	movge	r6, r8
 8008a4a:	e730      	b.n	80088ae <_dtoa_r+0x71e>
 8008a4c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008a4e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008a50:	4646      	mov	r6, r8
 8008a52:	e735      	b.n	80088c0 <_dtoa_r+0x730>
 8008a54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a56:	e75c      	b.n	8008912 <_dtoa_r+0x782>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	e788      	b.n	800896e <_dtoa_r+0x7de>
 8008a5c:	3fe00000 	.word	0x3fe00000
 8008a60:	40240000 	.word	0x40240000
 8008a64:	40140000 	.word	0x40140000
 8008a68:	9b02      	ldr	r3, [sp, #8]
 8008a6a:	e780      	b.n	800896e <_dtoa_r+0x7de>
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a70:	e782      	b.n	8008978 <_dtoa_r+0x7e8>
 8008a72:	d099      	beq.n	80089a8 <_dtoa_r+0x818>
 8008a74:	9a08      	ldr	r2, [sp, #32]
 8008a76:	331c      	adds	r3, #28
 8008a78:	441a      	add	r2, r3
 8008a7a:	4498      	add	r8, r3
 8008a7c:	441e      	add	r6, r3
 8008a7e:	9208      	str	r2, [sp, #32]
 8008a80:	e792      	b.n	80089a8 <_dtoa_r+0x818>
 8008a82:	4603      	mov	r3, r0
 8008a84:	e7f6      	b.n	8008a74 <_dtoa_r+0x8e4>
 8008a86:	9b07      	ldr	r3, [sp, #28]
 8008a88:	9704      	str	r7, [sp, #16]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	dc20      	bgt.n	8008ad0 <_dtoa_r+0x940>
 8008a8e:	9300      	str	r3, [sp, #0]
 8008a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	dd1e      	ble.n	8008ad4 <_dtoa_r+0x944>
 8008a96:	9b00      	ldr	r3, [sp, #0]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	f47f aec0 	bne.w	800881e <_dtoa_r+0x68e>
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	2205      	movs	r2, #5
 8008aa2:	4658      	mov	r0, fp
 8008aa4:	f000 fa9a 	bl	8008fdc <__multadd>
 8008aa8:	4601      	mov	r1, r0
 8008aaa:	4604      	mov	r4, r0
 8008aac:	4648      	mov	r0, r9
 8008aae:	f000 fcf7 	bl	80094a0 <__mcmp>
 8008ab2:	2800      	cmp	r0, #0
 8008ab4:	f77f aeb3 	ble.w	800881e <_dtoa_r+0x68e>
 8008ab8:	4656      	mov	r6, sl
 8008aba:	2331      	movs	r3, #49	@ 0x31
 8008abc:	f806 3b01 	strb.w	r3, [r6], #1
 8008ac0:	9b04      	ldr	r3, [sp, #16]
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	9304      	str	r3, [sp, #16]
 8008ac6:	e6ae      	b.n	8008826 <_dtoa_r+0x696>
 8008ac8:	9c07      	ldr	r4, [sp, #28]
 8008aca:	9704      	str	r7, [sp, #16]
 8008acc:	4625      	mov	r5, r4
 8008ace:	e7f3      	b.n	8008ab8 <_dtoa_r+0x928>
 8008ad0:	9b07      	ldr	r3, [sp, #28]
 8008ad2:	9300      	str	r3, [sp, #0]
 8008ad4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	f000 8104 	beq.w	8008ce4 <_dtoa_r+0xb54>
 8008adc:	2e00      	cmp	r6, #0
 8008ade:	dd05      	ble.n	8008aec <_dtoa_r+0x95c>
 8008ae0:	4629      	mov	r1, r5
 8008ae2:	4632      	mov	r2, r6
 8008ae4:	4658      	mov	r0, fp
 8008ae6:	f000 fc6f 	bl	80093c8 <__lshift>
 8008aea:	4605      	mov	r5, r0
 8008aec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d05a      	beq.n	8008ba8 <_dtoa_r+0xa18>
 8008af2:	6869      	ldr	r1, [r5, #4]
 8008af4:	4658      	mov	r0, fp
 8008af6:	f000 fa0f 	bl	8008f18 <_Balloc>
 8008afa:	4606      	mov	r6, r0
 8008afc:	b928      	cbnz	r0, 8008b0a <_dtoa_r+0x97a>
 8008afe:	4b84      	ldr	r3, [pc, #528]	@ (8008d10 <_dtoa_r+0xb80>)
 8008b00:	4602      	mov	r2, r0
 8008b02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b06:	f7ff bb5a 	b.w	80081be <_dtoa_r+0x2e>
 8008b0a:	692a      	ldr	r2, [r5, #16]
 8008b0c:	3202      	adds	r2, #2
 8008b0e:	0092      	lsls	r2, r2, #2
 8008b10:	f105 010c 	add.w	r1, r5, #12
 8008b14:	300c      	adds	r0, #12
 8008b16:	f7ff fa9e 	bl	8008056 <memcpy>
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	4631      	mov	r1, r6
 8008b1e:	4658      	mov	r0, fp
 8008b20:	f000 fc52 	bl	80093c8 <__lshift>
 8008b24:	f10a 0301 	add.w	r3, sl, #1
 8008b28:	9307      	str	r3, [sp, #28]
 8008b2a:	9b00      	ldr	r3, [sp, #0]
 8008b2c:	4453      	add	r3, sl
 8008b2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b30:	9b02      	ldr	r3, [sp, #8]
 8008b32:	f003 0301 	and.w	r3, r3, #1
 8008b36:	462f      	mov	r7, r5
 8008b38:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b3a:	4605      	mov	r5, r0
 8008b3c:	9b07      	ldr	r3, [sp, #28]
 8008b3e:	4621      	mov	r1, r4
 8008b40:	3b01      	subs	r3, #1
 8008b42:	4648      	mov	r0, r9
 8008b44:	9300      	str	r3, [sp, #0]
 8008b46:	f7ff fa9b 	bl	8008080 <quorem>
 8008b4a:	4639      	mov	r1, r7
 8008b4c:	9002      	str	r0, [sp, #8]
 8008b4e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008b52:	4648      	mov	r0, r9
 8008b54:	f000 fca4 	bl	80094a0 <__mcmp>
 8008b58:	462a      	mov	r2, r5
 8008b5a:	9008      	str	r0, [sp, #32]
 8008b5c:	4621      	mov	r1, r4
 8008b5e:	4658      	mov	r0, fp
 8008b60:	f000 fcba 	bl	80094d8 <__mdiff>
 8008b64:	68c2      	ldr	r2, [r0, #12]
 8008b66:	4606      	mov	r6, r0
 8008b68:	bb02      	cbnz	r2, 8008bac <_dtoa_r+0xa1c>
 8008b6a:	4601      	mov	r1, r0
 8008b6c:	4648      	mov	r0, r9
 8008b6e:	f000 fc97 	bl	80094a0 <__mcmp>
 8008b72:	4602      	mov	r2, r0
 8008b74:	4631      	mov	r1, r6
 8008b76:	4658      	mov	r0, fp
 8008b78:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b7a:	f000 fa0d 	bl	8008f98 <_Bfree>
 8008b7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b80:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b82:	9e07      	ldr	r6, [sp, #28]
 8008b84:	ea43 0102 	orr.w	r1, r3, r2
 8008b88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b8a:	4319      	orrs	r1, r3
 8008b8c:	d110      	bne.n	8008bb0 <_dtoa_r+0xa20>
 8008b8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008b92:	d029      	beq.n	8008be8 <_dtoa_r+0xa58>
 8008b94:	9b08      	ldr	r3, [sp, #32]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	dd02      	ble.n	8008ba0 <_dtoa_r+0xa10>
 8008b9a:	9b02      	ldr	r3, [sp, #8]
 8008b9c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008ba0:	9b00      	ldr	r3, [sp, #0]
 8008ba2:	f883 8000 	strb.w	r8, [r3]
 8008ba6:	e63f      	b.n	8008828 <_dtoa_r+0x698>
 8008ba8:	4628      	mov	r0, r5
 8008baa:	e7bb      	b.n	8008b24 <_dtoa_r+0x994>
 8008bac:	2201      	movs	r2, #1
 8008bae:	e7e1      	b.n	8008b74 <_dtoa_r+0x9e4>
 8008bb0:	9b08      	ldr	r3, [sp, #32]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	db04      	blt.n	8008bc0 <_dtoa_r+0xa30>
 8008bb6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bb8:	430b      	orrs	r3, r1
 8008bba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008bbc:	430b      	orrs	r3, r1
 8008bbe:	d120      	bne.n	8008c02 <_dtoa_r+0xa72>
 8008bc0:	2a00      	cmp	r2, #0
 8008bc2:	dded      	ble.n	8008ba0 <_dtoa_r+0xa10>
 8008bc4:	4649      	mov	r1, r9
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	4658      	mov	r0, fp
 8008bca:	f000 fbfd 	bl	80093c8 <__lshift>
 8008bce:	4621      	mov	r1, r4
 8008bd0:	4681      	mov	r9, r0
 8008bd2:	f000 fc65 	bl	80094a0 <__mcmp>
 8008bd6:	2800      	cmp	r0, #0
 8008bd8:	dc03      	bgt.n	8008be2 <_dtoa_r+0xa52>
 8008bda:	d1e1      	bne.n	8008ba0 <_dtoa_r+0xa10>
 8008bdc:	f018 0f01 	tst.w	r8, #1
 8008be0:	d0de      	beq.n	8008ba0 <_dtoa_r+0xa10>
 8008be2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008be6:	d1d8      	bne.n	8008b9a <_dtoa_r+0xa0a>
 8008be8:	9a00      	ldr	r2, [sp, #0]
 8008bea:	2339      	movs	r3, #57	@ 0x39
 8008bec:	7013      	strb	r3, [r2, #0]
 8008bee:	4633      	mov	r3, r6
 8008bf0:	461e      	mov	r6, r3
 8008bf2:	3b01      	subs	r3, #1
 8008bf4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008bf8:	2a39      	cmp	r2, #57	@ 0x39
 8008bfa:	d052      	beq.n	8008ca2 <_dtoa_r+0xb12>
 8008bfc:	3201      	adds	r2, #1
 8008bfe:	701a      	strb	r2, [r3, #0]
 8008c00:	e612      	b.n	8008828 <_dtoa_r+0x698>
 8008c02:	2a00      	cmp	r2, #0
 8008c04:	dd07      	ble.n	8008c16 <_dtoa_r+0xa86>
 8008c06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c0a:	d0ed      	beq.n	8008be8 <_dtoa_r+0xa58>
 8008c0c:	9a00      	ldr	r2, [sp, #0]
 8008c0e:	f108 0301 	add.w	r3, r8, #1
 8008c12:	7013      	strb	r3, [r2, #0]
 8008c14:	e608      	b.n	8008828 <_dtoa_r+0x698>
 8008c16:	9b07      	ldr	r3, [sp, #28]
 8008c18:	9a07      	ldr	r2, [sp, #28]
 8008c1a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008c1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d028      	beq.n	8008c76 <_dtoa_r+0xae6>
 8008c24:	4649      	mov	r1, r9
 8008c26:	2300      	movs	r3, #0
 8008c28:	220a      	movs	r2, #10
 8008c2a:	4658      	mov	r0, fp
 8008c2c:	f000 f9d6 	bl	8008fdc <__multadd>
 8008c30:	42af      	cmp	r7, r5
 8008c32:	4681      	mov	r9, r0
 8008c34:	f04f 0300 	mov.w	r3, #0
 8008c38:	f04f 020a 	mov.w	r2, #10
 8008c3c:	4639      	mov	r1, r7
 8008c3e:	4658      	mov	r0, fp
 8008c40:	d107      	bne.n	8008c52 <_dtoa_r+0xac2>
 8008c42:	f000 f9cb 	bl	8008fdc <__multadd>
 8008c46:	4607      	mov	r7, r0
 8008c48:	4605      	mov	r5, r0
 8008c4a:	9b07      	ldr	r3, [sp, #28]
 8008c4c:	3301      	adds	r3, #1
 8008c4e:	9307      	str	r3, [sp, #28]
 8008c50:	e774      	b.n	8008b3c <_dtoa_r+0x9ac>
 8008c52:	f000 f9c3 	bl	8008fdc <__multadd>
 8008c56:	4629      	mov	r1, r5
 8008c58:	4607      	mov	r7, r0
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	220a      	movs	r2, #10
 8008c5e:	4658      	mov	r0, fp
 8008c60:	f000 f9bc 	bl	8008fdc <__multadd>
 8008c64:	4605      	mov	r5, r0
 8008c66:	e7f0      	b.n	8008c4a <_dtoa_r+0xaba>
 8008c68:	9b00      	ldr	r3, [sp, #0]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	bfcc      	ite	gt
 8008c6e:	461e      	movgt	r6, r3
 8008c70:	2601      	movle	r6, #1
 8008c72:	4456      	add	r6, sl
 8008c74:	2700      	movs	r7, #0
 8008c76:	4649      	mov	r1, r9
 8008c78:	2201      	movs	r2, #1
 8008c7a:	4658      	mov	r0, fp
 8008c7c:	f000 fba4 	bl	80093c8 <__lshift>
 8008c80:	4621      	mov	r1, r4
 8008c82:	4681      	mov	r9, r0
 8008c84:	f000 fc0c 	bl	80094a0 <__mcmp>
 8008c88:	2800      	cmp	r0, #0
 8008c8a:	dcb0      	bgt.n	8008bee <_dtoa_r+0xa5e>
 8008c8c:	d102      	bne.n	8008c94 <_dtoa_r+0xb04>
 8008c8e:	f018 0f01 	tst.w	r8, #1
 8008c92:	d1ac      	bne.n	8008bee <_dtoa_r+0xa5e>
 8008c94:	4633      	mov	r3, r6
 8008c96:	461e      	mov	r6, r3
 8008c98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c9c:	2a30      	cmp	r2, #48	@ 0x30
 8008c9e:	d0fa      	beq.n	8008c96 <_dtoa_r+0xb06>
 8008ca0:	e5c2      	b.n	8008828 <_dtoa_r+0x698>
 8008ca2:	459a      	cmp	sl, r3
 8008ca4:	d1a4      	bne.n	8008bf0 <_dtoa_r+0xa60>
 8008ca6:	9b04      	ldr	r3, [sp, #16]
 8008ca8:	3301      	adds	r3, #1
 8008caa:	9304      	str	r3, [sp, #16]
 8008cac:	2331      	movs	r3, #49	@ 0x31
 8008cae:	f88a 3000 	strb.w	r3, [sl]
 8008cb2:	e5b9      	b.n	8008828 <_dtoa_r+0x698>
 8008cb4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008cb6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008d14 <_dtoa_r+0xb84>
 8008cba:	b11b      	cbz	r3, 8008cc4 <_dtoa_r+0xb34>
 8008cbc:	f10a 0308 	add.w	r3, sl, #8
 8008cc0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008cc2:	6013      	str	r3, [r2, #0]
 8008cc4:	4650      	mov	r0, sl
 8008cc6:	b019      	add	sp, #100	@ 0x64
 8008cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ccc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	f77f ae37 	ble.w	8008942 <_dtoa_r+0x7b2>
 8008cd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cd6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008cd8:	2001      	movs	r0, #1
 8008cda:	e655      	b.n	8008988 <_dtoa_r+0x7f8>
 8008cdc:	9b00      	ldr	r3, [sp, #0]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	f77f aed6 	ble.w	8008a90 <_dtoa_r+0x900>
 8008ce4:	4656      	mov	r6, sl
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	4648      	mov	r0, r9
 8008cea:	f7ff f9c9 	bl	8008080 <quorem>
 8008cee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008cf2:	f806 8b01 	strb.w	r8, [r6], #1
 8008cf6:	9b00      	ldr	r3, [sp, #0]
 8008cf8:	eba6 020a 	sub.w	r2, r6, sl
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	ddb3      	ble.n	8008c68 <_dtoa_r+0xad8>
 8008d00:	4649      	mov	r1, r9
 8008d02:	2300      	movs	r3, #0
 8008d04:	220a      	movs	r2, #10
 8008d06:	4658      	mov	r0, fp
 8008d08:	f000 f968 	bl	8008fdc <__multadd>
 8008d0c:	4681      	mov	r9, r0
 8008d0e:	e7ea      	b.n	8008ce6 <_dtoa_r+0xb56>
 8008d10:	0800b791 	.word	0x0800b791
 8008d14:	0800b715 	.word	0x0800b715

08008d18 <_free_r>:
 8008d18:	b538      	push	{r3, r4, r5, lr}
 8008d1a:	4605      	mov	r5, r0
 8008d1c:	2900      	cmp	r1, #0
 8008d1e:	d041      	beq.n	8008da4 <_free_r+0x8c>
 8008d20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d24:	1f0c      	subs	r4, r1, #4
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	bfb8      	it	lt
 8008d2a:	18e4      	addlt	r4, r4, r3
 8008d2c:	f000 f8e8 	bl	8008f00 <__malloc_lock>
 8008d30:	4a1d      	ldr	r2, [pc, #116]	@ (8008da8 <_free_r+0x90>)
 8008d32:	6813      	ldr	r3, [r2, #0]
 8008d34:	b933      	cbnz	r3, 8008d44 <_free_r+0x2c>
 8008d36:	6063      	str	r3, [r4, #4]
 8008d38:	6014      	str	r4, [r2, #0]
 8008d3a:	4628      	mov	r0, r5
 8008d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d40:	f000 b8e4 	b.w	8008f0c <__malloc_unlock>
 8008d44:	42a3      	cmp	r3, r4
 8008d46:	d908      	bls.n	8008d5a <_free_r+0x42>
 8008d48:	6820      	ldr	r0, [r4, #0]
 8008d4a:	1821      	adds	r1, r4, r0
 8008d4c:	428b      	cmp	r3, r1
 8008d4e:	bf01      	itttt	eq
 8008d50:	6819      	ldreq	r1, [r3, #0]
 8008d52:	685b      	ldreq	r3, [r3, #4]
 8008d54:	1809      	addeq	r1, r1, r0
 8008d56:	6021      	streq	r1, [r4, #0]
 8008d58:	e7ed      	b.n	8008d36 <_free_r+0x1e>
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	685b      	ldr	r3, [r3, #4]
 8008d5e:	b10b      	cbz	r3, 8008d64 <_free_r+0x4c>
 8008d60:	42a3      	cmp	r3, r4
 8008d62:	d9fa      	bls.n	8008d5a <_free_r+0x42>
 8008d64:	6811      	ldr	r1, [r2, #0]
 8008d66:	1850      	adds	r0, r2, r1
 8008d68:	42a0      	cmp	r0, r4
 8008d6a:	d10b      	bne.n	8008d84 <_free_r+0x6c>
 8008d6c:	6820      	ldr	r0, [r4, #0]
 8008d6e:	4401      	add	r1, r0
 8008d70:	1850      	adds	r0, r2, r1
 8008d72:	4283      	cmp	r3, r0
 8008d74:	6011      	str	r1, [r2, #0]
 8008d76:	d1e0      	bne.n	8008d3a <_free_r+0x22>
 8008d78:	6818      	ldr	r0, [r3, #0]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	6053      	str	r3, [r2, #4]
 8008d7e:	4408      	add	r0, r1
 8008d80:	6010      	str	r0, [r2, #0]
 8008d82:	e7da      	b.n	8008d3a <_free_r+0x22>
 8008d84:	d902      	bls.n	8008d8c <_free_r+0x74>
 8008d86:	230c      	movs	r3, #12
 8008d88:	602b      	str	r3, [r5, #0]
 8008d8a:	e7d6      	b.n	8008d3a <_free_r+0x22>
 8008d8c:	6820      	ldr	r0, [r4, #0]
 8008d8e:	1821      	adds	r1, r4, r0
 8008d90:	428b      	cmp	r3, r1
 8008d92:	bf04      	itt	eq
 8008d94:	6819      	ldreq	r1, [r3, #0]
 8008d96:	685b      	ldreq	r3, [r3, #4]
 8008d98:	6063      	str	r3, [r4, #4]
 8008d9a:	bf04      	itt	eq
 8008d9c:	1809      	addeq	r1, r1, r0
 8008d9e:	6021      	streq	r1, [r4, #0]
 8008da0:	6054      	str	r4, [r2, #4]
 8008da2:	e7ca      	b.n	8008d3a <_free_r+0x22>
 8008da4:	bd38      	pop	{r3, r4, r5, pc}
 8008da6:	bf00      	nop
 8008da8:	200044ac 	.word	0x200044ac

08008dac <malloc>:
 8008dac:	4b02      	ldr	r3, [pc, #8]	@ (8008db8 <malloc+0xc>)
 8008dae:	4601      	mov	r1, r0
 8008db0:	6818      	ldr	r0, [r3, #0]
 8008db2:	f000 b825 	b.w	8008e00 <_malloc_r>
 8008db6:	bf00      	nop
 8008db8:	2000001c 	.word	0x2000001c

08008dbc <sbrk_aligned>:
 8008dbc:	b570      	push	{r4, r5, r6, lr}
 8008dbe:	4e0f      	ldr	r6, [pc, #60]	@ (8008dfc <sbrk_aligned+0x40>)
 8008dc0:	460c      	mov	r4, r1
 8008dc2:	6831      	ldr	r1, [r6, #0]
 8008dc4:	4605      	mov	r5, r0
 8008dc6:	b911      	cbnz	r1, 8008dce <sbrk_aligned+0x12>
 8008dc8:	f001 ffd2 	bl	800ad70 <_sbrk_r>
 8008dcc:	6030      	str	r0, [r6, #0]
 8008dce:	4621      	mov	r1, r4
 8008dd0:	4628      	mov	r0, r5
 8008dd2:	f001 ffcd 	bl	800ad70 <_sbrk_r>
 8008dd6:	1c43      	adds	r3, r0, #1
 8008dd8:	d103      	bne.n	8008de2 <sbrk_aligned+0x26>
 8008dda:	f04f 34ff 	mov.w	r4, #4294967295
 8008dde:	4620      	mov	r0, r4
 8008de0:	bd70      	pop	{r4, r5, r6, pc}
 8008de2:	1cc4      	adds	r4, r0, #3
 8008de4:	f024 0403 	bic.w	r4, r4, #3
 8008de8:	42a0      	cmp	r0, r4
 8008dea:	d0f8      	beq.n	8008dde <sbrk_aligned+0x22>
 8008dec:	1a21      	subs	r1, r4, r0
 8008dee:	4628      	mov	r0, r5
 8008df0:	f001 ffbe 	bl	800ad70 <_sbrk_r>
 8008df4:	3001      	adds	r0, #1
 8008df6:	d1f2      	bne.n	8008dde <sbrk_aligned+0x22>
 8008df8:	e7ef      	b.n	8008dda <sbrk_aligned+0x1e>
 8008dfa:	bf00      	nop
 8008dfc:	200044a8 	.word	0x200044a8

08008e00 <_malloc_r>:
 8008e00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e04:	1ccd      	adds	r5, r1, #3
 8008e06:	f025 0503 	bic.w	r5, r5, #3
 8008e0a:	3508      	adds	r5, #8
 8008e0c:	2d0c      	cmp	r5, #12
 8008e0e:	bf38      	it	cc
 8008e10:	250c      	movcc	r5, #12
 8008e12:	2d00      	cmp	r5, #0
 8008e14:	4606      	mov	r6, r0
 8008e16:	db01      	blt.n	8008e1c <_malloc_r+0x1c>
 8008e18:	42a9      	cmp	r1, r5
 8008e1a:	d904      	bls.n	8008e26 <_malloc_r+0x26>
 8008e1c:	230c      	movs	r3, #12
 8008e1e:	6033      	str	r3, [r6, #0]
 8008e20:	2000      	movs	r0, #0
 8008e22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008efc <_malloc_r+0xfc>
 8008e2a:	f000 f869 	bl	8008f00 <__malloc_lock>
 8008e2e:	f8d8 3000 	ldr.w	r3, [r8]
 8008e32:	461c      	mov	r4, r3
 8008e34:	bb44      	cbnz	r4, 8008e88 <_malloc_r+0x88>
 8008e36:	4629      	mov	r1, r5
 8008e38:	4630      	mov	r0, r6
 8008e3a:	f7ff ffbf 	bl	8008dbc <sbrk_aligned>
 8008e3e:	1c43      	adds	r3, r0, #1
 8008e40:	4604      	mov	r4, r0
 8008e42:	d158      	bne.n	8008ef6 <_malloc_r+0xf6>
 8008e44:	f8d8 4000 	ldr.w	r4, [r8]
 8008e48:	4627      	mov	r7, r4
 8008e4a:	2f00      	cmp	r7, #0
 8008e4c:	d143      	bne.n	8008ed6 <_malloc_r+0xd6>
 8008e4e:	2c00      	cmp	r4, #0
 8008e50:	d04b      	beq.n	8008eea <_malloc_r+0xea>
 8008e52:	6823      	ldr	r3, [r4, #0]
 8008e54:	4639      	mov	r1, r7
 8008e56:	4630      	mov	r0, r6
 8008e58:	eb04 0903 	add.w	r9, r4, r3
 8008e5c:	f001 ff88 	bl	800ad70 <_sbrk_r>
 8008e60:	4581      	cmp	r9, r0
 8008e62:	d142      	bne.n	8008eea <_malloc_r+0xea>
 8008e64:	6821      	ldr	r1, [r4, #0]
 8008e66:	1a6d      	subs	r5, r5, r1
 8008e68:	4629      	mov	r1, r5
 8008e6a:	4630      	mov	r0, r6
 8008e6c:	f7ff ffa6 	bl	8008dbc <sbrk_aligned>
 8008e70:	3001      	adds	r0, #1
 8008e72:	d03a      	beq.n	8008eea <_malloc_r+0xea>
 8008e74:	6823      	ldr	r3, [r4, #0]
 8008e76:	442b      	add	r3, r5
 8008e78:	6023      	str	r3, [r4, #0]
 8008e7a:	f8d8 3000 	ldr.w	r3, [r8]
 8008e7e:	685a      	ldr	r2, [r3, #4]
 8008e80:	bb62      	cbnz	r2, 8008edc <_malloc_r+0xdc>
 8008e82:	f8c8 7000 	str.w	r7, [r8]
 8008e86:	e00f      	b.n	8008ea8 <_malloc_r+0xa8>
 8008e88:	6822      	ldr	r2, [r4, #0]
 8008e8a:	1b52      	subs	r2, r2, r5
 8008e8c:	d420      	bmi.n	8008ed0 <_malloc_r+0xd0>
 8008e8e:	2a0b      	cmp	r2, #11
 8008e90:	d917      	bls.n	8008ec2 <_malloc_r+0xc2>
 8008e92:	1961      	adds	r1, r4, r5
 8008e94:	42a3      	cmp	r3, r4
 8008e96:	6025      	str	r5, [r4, #0]
 8008e98:	bf18      	it	ne
 8008e9a:	6059      	strne	r1, [r3, #4]
 8008e9c:	6863      	ldr	r3, [r4, #4]
 8008e9e:	bf08      	it	eq
 8008ea0:	f8c8 1000 	streq.w	r1, [r8]
 8008ea4:	5162      	str	r2, [r4, r5]
 8008ea6:	604b      	str	r3, [r1, #4]
 8008ea8:	4630      	mov	r0, r6
 8008eaa:	f000 f82f 	bl	8008f0c <__malloc_unlock>
 8008eae:	f104 000b 	add.w	r0, r4, #11
 8008eb2:	1d23      	adds	r3, r4, #4
 8008eb4:	f020 0007 	bic.w	r0, r0, #7
 8008eb8:	1ac2      	subs	r2, r0, r3
 8008eba:	bf1c      	itt	ne
 8008ebc:	1a1b      	subne	r3, r3, r0
 8008ebe:	50a3      	strne	r3, [r4, r2]
 8008ec0:	e7af      	b.n	8008e22 <_malloc_r+0x22>
 8008ec2:	6862      	ldr	r2, [r4, #4]
 8008ec4:	42a3      	cmp	r3, r4
 8008ec6:	bf0c      	ite	eq
 8008ec8:	f8c8 2000 	streq.w	r2, [r8]
 8008ecc:	605a      	strne	r2, [r3, #4]
 8008ece:	e7eb      	b.n	8008ea8 <_malloc_r+0xa8>
 8008ed0:	4623      	mov	r3, r4
 8008ed2:	6864      	ldr	r4, [r4, #4]
 8008ed4:	e7ae      	b.n	8008e34 <_malloc_r+0x34>
 8008ed6:	463c      	mov	r4, r7
 8008ed8:	687f      	ldr	r7, [r7, #4]
 8008eda:	e7b6      	b.n	8008e4a <_malloc_r+0x4a>
 8008edc:	461a      	mov	r2, r3
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	42a3      	cmp	r3, r4
 8008ee2:	d1fb      	bne.n	8008edc <_malloc_r+0xdc>
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	6053      	str	r3, [r2, #4]
 8008ee8:	e7de      	b.n	8008ea8 <_malloc_r+0xa8>
 8008eea:	230c      	movs	r3, #12
 8008eec:	6033      	str	r3, [r6, #0]
 8008eee:	4630      	mov	r0, r6
 8008ef0:	f000 f80c 	bl	8008f0c <__malloc_unlock>
 8008ef4:	e794      	b.n	8008e20 <_malloc_r+0x20>
 8008ef6:	6005      	str	r5, [r0, #0]
 8008ef8:	e7d6      	b.n	8008ea8 <_malloc_r+0xa8>
 8008efa:	bf00      	nop
 8008efc:	200044ac 	.word	0x200044ac

08008f00 <__malloc_lock>:
 8008f00:	4801      	ldr	r0, [pc, #4]	@ (8008f08 <__malloc_lock+0x8>)
 8008f02:	f7ff b8a6 	b.w	8008052 <__retarget_lock_acquire_recursive>
 8008f06:	bf00      	nop
 8008f08:	200044a4 	.word	0x200044a4

08008f0c <__malloc_unlock>:
 8008f0c:	4801      	ldr	r0, [pc, #4]	@ (8008f14 <__malloc_unlock+0x8>)
 8008f0e:	f7ff b8a1 	b.w	8008054 <__retarget_lock_release_recursive>
 8008f12:	bf00      	nop
 8008f14:	200044a4 	.word	0x200044a4

08008f18 <_Balloc>:
 8008f18:	b570      	push	{r4, r5, r6, lr}
 8008f1a:	69c6      	ldr	r6, [r0, #28]
 8008f1c:	4604      	mov	r4, r0
 8008f1e:	460d      	mov	r5, r1
 8008f20:	b976      	cbnz	r6, 8008f40 <_Balloc+0x28>
 8008f22:	2010      	movs	r0, #16
 8008f24:	f7ff ff42 	bl	8008dac <malloc>
 8008f28:	4602      	mov	r2, r0
 8008f2a:	61e0      	str	r0, [r4, #28]
 8008f2c:	b920      	cbnz	r0, 8008f38 <_Balloc+0x20>
 8008f2e:	4b18      	ldr	r3, [pc, #96]	@ (8008f90 <_Balloc+0x78>)
 8008f30:	4818      	ldr	r0, [pc, #96]	@ (8008f94 <_Balloc+0x7c>)
 8008f32:	216b      	movs	r1, #107	@ 0x6b
 8008f34:	f001 ff34 	bl	800ada0 <__assert_func>
 8008f38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f3c:	6006      	str	r6, [r0, #0]
 8008f3e:	60c6      	str	r6, [r0, #12]
 8008f40:	69e6      	ldr	r6, [r4, #28]
 8008f42:	68f3      	ldr	r3, [r6, #12]
 8008f44:	b183      	cbz	r3, 8008f68 <_Balloc+0x50>
 8008f46:	69e3      	ldr	r3, [r4, #28]
 8008f48:	68db      	ldr	r3, [r3, #12]
 8008f4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f4e:	b9b8      	cbnz	r0, 8008f80 <_Balloc+0x68>
 8008f50:	2101      	movs	r1, #1
 8008f52:	fa01 f605 	lsl.w	r6, r1, r5
 8008f56:	1d72      	adds	r2, r6, #5
 8008f58:	0092      	lsls	r2, r2, #2
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	f001 ff3e 	bl	800addc <_calloc_r>
 8008f60:	b160      	cbz	r0, 8008f7c <_Balloc+0x64>
 8008f62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f66:	e00e      	b.n	8008f86 <_Balloc+0x6e>
 8008f68:	2221      	movs	r2, #33	@ 0x21
 8008f6a:	2104      	movs	r1, #4
 8008f6c:	4620      	mov	r0, r4
 8008f6e:	f001 ff35 	bl	800addc <_calloc_r>
 8008f72:	69e3      	ldr	r3, [r4, #28]
 8008f74:	60f0      	str	r0, [r6, #12]
 8008f76:	68db      	ldr	r3, [r3, #12]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1e4      	bne.n	8008f46 <_Balloc+0x2e>
 8008f7c:	2000      	movs	r0, #0
 8008f7e:	bd70      	pop	{r4, r5, r6, pc}
 8008f80:	6802      	ldr	r2, [r0, #0]
 8008f82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f86:	2300      	movs	r3, #0
 8008f88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f8c:	e7f7      	b.n	8008f7e <_Balloc+0x66>
 8008f8e:	bf00      	nop
 8008f90:	0800b722 	.word	0x0800b722
 8008f94:	0800b7a2 	.word	0x0800b7a2

08008f98 <_Bfree>:
 8008f98:	b570      	push	{r4, r5, r6, lr}
 8008f9a:	69c6      	ldr	r6, [r0, #28]
 8008f9c:	4605      	mov	r5, r0
 8008f9e:	460c      	mov	r4, r1
 8008fa0:	b976      	cbnz	r6, 8008fc0 <_Bfree+0x28>
 8008fa2:	2010      	movs	r0, #16
 8008fa4:	f7ff ff02 	bl	8008dac <malloc>
 8008fa8:	4602      	mov	r2, r0
 8008faa:	61e8      	str	r0, [r5, #28]
 8008fac:	b920      	cbnz	r0, 8008fb8 <_Bfree+0x20>
 8008fae:	4b09      	ldr	r3, [pc, #36]	@ (8008fd4 <_Bfree+0x3c>)
 8008fb0:	4809      	ldr	r0, [pc, #36]	@ (8008fd8 <_Bfree+0x40>)
 8008fb2:	218f      	movs	r1, #143	@ 0x8f
 8008fb4:	f001 fef4 	bl	800ada0 <__assert_func>
 8008fb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fbc:	6006      	str	r6, [r0, #0]
 8008fbe:	60c6      	str	r6, [r0, #12]
 8008fc0:	b13c      	cbz	r4, 8008fd2 <_Bfree+0x3a>
 8008fc2:	69eb      	ldr	r3, [r5, #28]
 8008fc4:	6862      	ldr	r2, [r4, #4]
 8008fc6:	68db      	ldr	r3, [r3, #12]
 8008fc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fcc:	6021      	str	r1, [r4, #0]
 8008fce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fd2:	bd70      	pop	{r4, r5, r6, pc}
 8008fd4:	0800b722 	.word	0x0800b722
 8008fd8:	0800b7a2 	.word	0x0800b7a2

08008fdc <__multadd>:
 8008fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fe0:	690d      	ldr	r5, [r1, #16]
 8008fe2:	4607      	mov	r7, r0
 8008fe4:	460c      	mov	r4, r1
 8008fe6:	461e      	mov	r6, r3
 8008fe8:	f101 0c14 	add.w	ip, r1, #20
 8008fec:	2000      	movs	r0, #0
 8008fee:	f8dc 3000 	ldr.w	r3, [ip]
 8008ff2:	b299      	uxth	r1, r3
 8008ff4:	fb02 6101 	mla	r1, r2, r1, r6
 8008ff8:	0c1e      	lsrs	r6, r3, #16
 8008ffa:	0c0b      	lsrs	r3, r1, #16
 8008ffc:	fb02 3306 	mla	r3, r2, r6, r3
 8009000:	b289      	uxth	r1, r1
 8009002:	3001      	adds	r0, #1
 8009004:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009008:	4285      	cmp	r5, r0
 800900a:	f84c 1b04 	str.w	r1, [ip], #4
 800900e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009012:	dcec      	bgt.n	8008fee <__multadd+0x12>
 8009014:	b30e      	cbz	r6, 800905a <__multadd+0x7e>
 8009016:	68a3      	ldr	r3, [r4, #8]
 8009018:	42ab      	cmp	r3, r5
 800901a:	dc19      	bgt.n	8009050 <__multadd+0x74>
 800901c:	6861      	ldr	r1, [r4, #4]
 800901e:	4638      	mov	r0, r7
 8009020:	3101      	adds	r1, #1
 8009022:	f7ff ff79 	bl	8008f18 <_Balloc>
 8009026:	4680      	mov	r8, r0
 8009028:	b928      	cbnz	r0, 8009036 <__multadd+0x5a>
 800902a:	4602      	mov	r2, r0
 800902c:	4b0c      	ldr	r3, [pc, #48]	@ (8009060 <__multadd+0x84>)
 800902e:	480d      	ldr	r0, [pc, #52]	@ (8009064 <__multadd+0x88>)
 8009030:	21ba      	movs	r1, #186	@ 0xba
 8009032:	f001 feb5 	bl	800ada0 <__assert_func>
 8009036:	6922      	ldr	r2, [r4, #16]
 8009038:	3202      	adds	r2, #2
 800903a:	f104 010c 	add.w	r1, r4, #12
 800903e:	0092      	lsls	r2, r2, #2
 8009040:	300c      	adds	r0, #12
 8009042:	f7ff f808 	bl	8008056 <memcpy>
 8009046:	4621      	mov	r1, r4
 8009048:	4638      	mov	r0, r7
 800904a:	f7ff ffa5 	bl	8008f98 <_Bfree>
 800904e:	4644      	mov	r4, r8
 8009050:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009054:	3501      	adds	r5, #1
 8009056:	615e      	str	r6, [r3, #20]
 8009058:	6125      	str	r5, [r4, #16]
 800905a:	4620      	mov	r0, r4
 800905c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009060:	0800b791 	.word	0x0800b791
 8009064:	0800b7a2 	.word	0x0800b7a2

08009068 <__s2b>:
 8009068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800906c:	460c      	mov	r4, r1
 800906e:	4615      	mov	r5, r2
 8009070:	461f      	mov	r7, r3
 8009072:	2209      	movs	r2, #9
 8009074:	3308      	adds	r3, #8
 8009076:	4606      	mov	r6, r0
 8009078:	fb93 f3f2 	sdiv	r3, r3, r2
 800907c:	2100      	movs	r1, #0
 800907e:	2201      	movs	r2, #1
 8009080:	429a      	cmp	r2, r3
 8009082:	db09      	blt.n	8009098 <__s2b+0x30>
 8009084:	4630      	mov	r0, r6
 8009086:	f7ff ff47 	bl	8008f18 <_Balloc>
 800908a:	b940      	cbnz	r0, 800909e <__s2b+0x36>
 800908c:	4602      	mov	r2, r0
 800908e:	4b19      	ldr	r3, [pc, #100]	@ (80090f4 <__s2b+0x8c>)
 8009090:	4819      	ldr	r0, [pc, #100]	@ (80090f8 <__s2b+0x90>)
 8009092:	21d3      	movs	r1, #211	@ 0xd3
 8009094:	f001 fe84 	bl	800ada0 <__assert_func>
 8009098:	0052      	lsls	r2, r2, #1
 800909a:	3101      	adds	r1, #1
 800909c:	e7f0      	b.n	8009080 <__s2b+0x18>
 800909e:	9b08      	ldr	r3, [sp, #32]
 80090a0:	6143      	str	r3, [r0, #20]
 80090a2:	2d09      	cmp	r5, #9
 80090a4:	f04f 0301 	mov.w	r3, #1
 80090a8:	6103      	str	r3, [r0, #16]
 80090aa:	dd16      	ble.n	80090da <__s2b+0x72>
 80090ac:	f104 0909 	add.w	r9, r4, #9
 80090b0:	46c8      	mov	r8, r9
 80090b2:	442c      	add	r4, r5
 80090b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80090b8:	4601      	mov	r1, r0
 80090ba:	3b30      	subs	r3, #48	@ 0x30
 80090bc:	220a      	movs	r2, #10
 80090be:	4630      	mov	r0, r6
 80090c0:	f7ff ff8c 	bl	8008fdc <__multadd>
 80090c4:	45a0      	cmp	r8, r4
 80090c6:	d1f5      	bne.n	80090b4 <__s2b+0x4c>
 80090c8:	f1a5 0408 	sub.w	r4, r5, #8
 80090cc:	444c      	add	r4, r9
 80090ce:	1b2d      	subs	r5, r5, r4
 80090d0:	1963      	adds	r3, r4, r5
 80090d2:	42bb      	cmp	r3, r7
 80090d4:	db04      	blt.n	80090e0 <__s2b+0x78>
 80090d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090da:	340a      	adds	r4, #10
 80090dc:	2509      	movs	r5, #9
 80090de:	e7f6      	b.n	80090ce <__s2b+0x66>
 80090e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80090e4:	4601      	mov	r1, r0
 80090e6:	3b30      	subs	r3, #48	@ 0x30
 80090e8:	220a      	movs	r2, #10
 80090ea:	4630      	mov	r0, r6
 80090ec:	f7ff ff76 	bl	8008fdc <__multadd>
 80090f0:	e7ee      	b.n	80090d0 <__s2b+0x68>
 80090f2:	bf00      	nop
 80090f4:	0800b791 	.word	0x0800b791
 80090f8:	0800b7a2 	.word	0x0800b7a2

080090fc <__hi0bits>:
 80090fc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009100:	4603      	mov	r3, r0
 8009102:	bf36      	itet	cc
 8009104:	0403      	lslcc	r3, r0, #16
 8009106:	2000      	movcs	r0, #0
 8009108:	2010      	movcc	r0, #16
 800910a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800910e:	bf3c      	itt	cc
 8009110:	021b      	lslcc	r3, r3, #8
 8009112:	3008      	addcc	r0, #8
 8009114:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009118:	bf3c      	itt	cc
 800911a:	011b      	lslcc	r3, r3, #4
 800911c:	3004      	addcc	r0, #4
 800911e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009122:	bf3c      	itt	cc
 8009124:	009b      	lslcc	r3, r3, #2
 8009126:	3002      	addcc	r0, #2
 8009128:	2b00      	cmp	r3, #0
 800912a:	db05      	blt.n	8009138 <__hi0bits+0x3c>
 800912c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009130:	f100 0001 	add.w	r0, r0, #1
 8009134:	bf08      	it	eq
 8009136:	2020      	moveq	r0, #32
 8009138:	4770      	bx	lr

0800913a <__lo0bits>:
 800913a:	6803      	ldr	r3, [r0, #0]
 800913c:	4602      	mov	r2, r0
 800913e:	f013 0007 	ands.w	r0, r3, #7
 8009142:	d00b      	beq.n	800915c <__lo0bits+0x22>
 8009144:	07d9      	lsls	r1, r3, #31
 8009146:	d421      	bmi.n	800918c <__lo0bits+0x52>
 8009148:	0798      	lsls	r0, r3, #30
 800914a:	bf49      	itett	mi
 800914c:	085b      	lsrmi	r3, r3, #1
 800914e:	089b      	lsrpl	r3, r3, #2
 8009150:	2001      	movmi	r0, #1
 8009152:	6013      	strmi	r3, [r2, #0]
 8009154:	bf5c      	itt	pl
 8009156:	6013      	strpl	r3, [r2, #0]
 8009158:	2002      	movpl	r0, #2
 800915a:	4770      	bx	lr
 800915c:	b299      	uxth	r1, r3
 800915e:	b909      	cbnz	r1, 8009164 <__lo0bits+0x2a>
 8009160:	0c1b      	lsrs	r3, r3, #16
 8009162:	2010      	movs	r0, #16
 8009164:	b2d9      	uxtb	r1, r3
 8009166:	b909      	cbnz	r1, 800916c <__lo0bits+0x32>
 8009168:	3008      	adds	r0, #8
 800916a:	0a1b      	lsrs	r3, r3, #8
 800916c:	0719      	lsls	r1, r3, #28
 800916e:	bf04      	itt	eq
 8009170:	091b      	lsreq	r3, r3, #4
 8009172:	3004      	addeq	r0, #4
 8009174:	0799      	lsls	r1, r3, #30
 8009176:	bf04      	itt	eq
 8009178:	089b      	lsreq	r3, r3, #2
 800917a:	3002      	addeq	r0, #2
 800917c:	07d9      	lsls	r1, r3, #31
 800917e:	d403      	bmi.n	8009188 <__lo0bits+0x4e>
 8009180:	085b      	lsrs	r3, r3, #1
 8009182:	f100 0001 	add.w	r0, r0, #1
 8009186:	d003      	beq.n	8009190 <__lo0bits+0x56>
 8009188:	6013      	str	r3, [r2, #0]
 800918a:	4770      	bx	lr
 800918c:	2000      	movs	r0, #0
 800918e:	4770      	bx	lr
 8009190:	2020      	movs	r0, #32
 8009192:	4770      	bx	lr

08009194 <__i2b>:
 8009194:	b510      	push	{r4, lr}
 8009196:	460c      	mov	r4, r1
 8009198:	2101      	movs	r1, #1
 800919a:	f7ff febd 	bl	8008f18 <_Balloc>
 800919e:	4602      	mov	r2, r0
 80091a0:	b928      	cbnz	r0, 80091ae <__i2b+0x1a>
 80091a2:	4b05      	ldr	r3, [pc, #20]	@ (80091b8 <__i2b+0x24>)
 80091a4:	4805      	ldr	r0, [pc, #20]	@ (80091bc <__i2b+0x28>)
 80091a6:	f240 1145 	movw	r1, #325	@ 0x145
 80091aa:	f001 fdf9 	bl	800ada0 <__assert_func>
 80091ae:	2301      	movs	r3, #1
 80091b0:	6144      	str	r4, [r0, #20]
 80091b2:	6103      	str	r3, [r0, #16]
 80091b4:	bd10      	pop	{r4, pc}
 80091b6:	bf00      	nop
 80091b8:	0800b791 	.word	0x0800b791
 80091bc:	0800b7a2 	.word	0x0800b7a2

080091c0 <__multiply>:
 80091c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091c4:	4614      	mov	r4, r2
 80091c6:	690a      	ldr	r2, [r1, #16]
 80091c8:	6923      	ldr	r3, [r4, #16]
 80091ca:	429a      	cmp	r2, r3
 80091cc:	bfa8      	it	ge
 80091ce:	4623      	movge	r3, r4
 80091d0:	460f      	mov	r7, r1
 80091d2:	bfa4      	itt	ge
 80091d4:	460c      	movge	r4, r1
 80091d6:	461f      	movge	r7, r3
 80091d8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80091dc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80091e0:	68a3      	ldr	r3, [r4, #8]
 80091e2:	6861      	ldr	r1, [r4, #4]
 80091e4:	eb0a 0609 	add.w	r6, sl, r9
 80091e8:	42b3      	cmp	r3, r6
 80091ea:	b085      	sub	sp, #20
 80091ec:	bfb8      	it	lt
 80091ee:	3101      	addlt	r1, #1
 80091f0:	f7ff fe92 	bl	8008f18 <_Balloc>
 80091f4:	b930      	cbnz	r0, 8009204 <__multiply+0x44>
 80091f6:	4602      	mov	r2, r0
 80091f8:	4b44      	ldr	r3, [pc, #272]	@ (800930c <__multiply+0x14c>)
 80091fa:	4845      	ldr	r0, [pc, #276]	@ (8009310 <__multiply+0x150>)
 80091fc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009200:	f001 fdce 	bl	800ada0 <__assert_func>
 8009204:	f100 0514 	add.w	r5, r0, #20
 8009208:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800920c:	462b      	mov	r3, r5
 800920e:	2200      	movs	r2, #0
 8009210:	4543      	cmp	r3, r8
 8009212:	d321      	bcc.n	8009258 <__multiply+0x98>
 8009214:	f107 0114 	add.w	r1, r7, #20
 8009218:	f104 0214 	add.w	r2, r4, #20
 800921c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009220:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009224:	9302      	str	r3, [sp, #8]
 8009226:	1b13      	subs	r3, r2, r4
 8009228:	3b15      	subs	r3, #21
 800922a:	f023 0303 	bic.w	r3, r3, #3
 800922e:	3304      	adds	r3, #4
 8009230:	f104 0715 	add.w	r7, r4, #21
 8009234:	42ba      	cmp	r2, r7
 8009236:	bf38      	it	cc
 8009238:	2304      	movcc	r3, #4
 800923a:	9301      	str	r3, [sp, #4]
 800923c:	9b02      	ldr	r3, [sp, #8]
 800923e:	9103      	str	r1, [sp, #12]
 8009240:	428b      	cmp	r3, r1
 8009242:	d80c      	bhi.n	800925e <__multiply+0x9e>
 8009244:	2e00      	cmp	r6, #0
 8009246:	dd03      	ble.n	8009250 <__multiply+0x90>
 8009248:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800924c:	2b00      	cmp	r3, #0
 800924e:	d05b      	beq.n	8009308 <__multiply+0x148>
 8009250:	6106      	str	r6, [r0, #16]
 8009252:	b005      	add	sp, #20
 8009254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009258:	f843 2b04 	str.w	r2, [r3], #4
 800925c:	e7d8      	b.n	8009210 <__multiply+0x50>
 800925e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009262:	f1ba 0f00 	cmp.w	sl, #0
 8009266:	d024      	beq.n	80092b2 <__multiply+0xf2>
 8009268:	f104 0e14 	add.w	lr, r4, #20
 800926c:	46a9      	mov	r9, r5
 800926e:	f04f 0c00 	mov.w	ip, #0
 8009272:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009276:	f8d9 3000 	ldr.w	r3, [r9]
 800927a:	fa1f fb87 	uxth.w	fp, r7
 800927e:	b29b      	uxth	r3, r3
 8009280:	fb0a 330b 	mla	r3, sl, fp, r3
 8009284:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009288:	f8d9 7000 	ldr.w	r7, [r9]
 800928c:	4463      	add	r3, ip
 800928e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009292:	fb0a c70b 	mla	r7, sl, fp, ip
 8009296:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800929a:	b29b      	uxth	r3, r3
 800929c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80092a0:	4572      	cmp	r2, lr
 80092a2:	f849 3b04 	str.w	r3, [r9], #4
 80092a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80092aa:	d8e2      	bhi.n	8009272 <__multiply+0xb2>
 80092ac:	9b01      	ldr	r3, [sp, #4]
 80092ae:	f845 c003 	str.w	ip, [r5, r3]
 80092b2:	9b03      	ldr	r3, [sp, #12]
 80092b4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80092b8:	3104      	adds	r1, #4
 80092ba:	f1b9 0f00 	cmp.w	r9, #0
 80092be:	d021      	beq.n	8009304 <__multiply+0x144>
 80092c0:	682b      	ldr	r3, [r5, #0]
 80092c2:	f104 0c14 	add.w	ip, r4, #20
 80092c6:	46ae      	mov	lr, r5
 80092c8:	f04f 0a00 	mov.w	sl, #0
 80092cc:	f8bc b000 	ldrh.w	fp, [ip]
 80092d0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80092d4:	fb09 770b 	mla	r7, r9, fp, r7
 80092d8:	4457      	add	r7, sl
 80092da:	b29b      	uxth	r3, r3
 80092dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80092e0:	f84e 3b04 	str.w	r3, [lr], #4
 80092e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80092e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092ec:	f8be 3000 	ldrh.w	r3, [lr]
 80092f0:	fb09 330a 	mla	r3, r9, sl, r3
 80092f4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80092f8:	4562      	cmp	r2, ip
 80092fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092fe:	d8e5      	bhi.n	80092cc <__multiply+0x10c>
 8009300:	9f01      	ldr	r7, [sp, #4]
 8009302:	51eb      	str	r3, [r5, r7]
 8009304:	3504      	adds	r5, #4
 8009306:	e799      	b.n	800923c <__multiply+0x7c>
 8009308:	3e01      	subs	r6, #1
 800930a:	e79b      	b.n	8009244 <__multiply+0x84>
 800930c:	0800b791 	.word	0x0800b791
 8009310:	0800b7a2 	.word	0x0800b7a2

08009314 <__pow5mult>:
 8009314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009318:	4615      	mov	r5, r2
 800931a:	f012 0203 	ands.w	r2, r2, #3
 800931e:	4607      	mov	r7, r0
 8009320:	460e      	mov	r6, r1
 8009322:	d007      	beq.n	8009334 <__pow5mult+0x20>
 8009324:	4c25      	ldr	r4, [pc, #148]	@ (80093bc <__pow5mult+0xa8>)
 8009326:	3a01      	subs	r2, #1
 8009328:	2300      	movs	r3, #0
 800932a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800932e:	f7ff fe55 	bl	8008fdc <__multadd>
 8009332:	4606      	mov	r6, r0
 8009334:	10ad      	asrs	r5, r5, #2
 8009336:	d03d      	beq.n	80093b4 <__pow5mult+0xa0>
 8009338:	69fc      	ldr	r4, [r7, #28]
 800933a:	b97c      	cbnz	r4, 800935c <__pow5mult+0x48>
 800933c:	2010      	movs	r0, #16
 800933e:	f7ff fd35 	bl	8008dac <malloc>
 8009342:	4602      	mov	r2, r0
 8009344:	61f8      	str	r0, [r7, #28]
 8009346:	b928      	cbnz	r0, 8009354 <__pow5mult+0x40>
 8009348:	4b1d      	ldr	r3, [pc, #116]	@ (80093c0 <__pow5mult+0xac>)
 800934a:	481e      	ldr	r0, [pc, #120]	@ (80093c4 <__pow5mult+0xb0>)
 800934c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009350:	f001 fd26 	bl	800ada0 <__assert_func>
 8009354:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009358:	6004      	str	r4, [r0, #0]
 800935a:	60c4      	str	r4, [r0, #12]
 800935c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009360:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009364:	b94c      	cbnz	r4, 800937a <__pow5mult+0x66>
 8009366:	f240 2171 	movw	r1, #625	@ 0x271
 800936a:	4638      	mov	r0, r7
 800936c:	f7ff ff12 	bl	8009194 <__i2b>
 8009370:	2300      	movs	r3, #0
 8009372:	f8c8 0008 	str.w	r0, [r8, #8]
 8009376:	4604      	mov	r4, r0
 8009378:	6003      	str	r3, [r0, #0]
 800937a:	f04f 0900 	mov.w	r9, #0
 800937e:	07eb      	lsls	r3, r5, #31
 8009380:	d50a      	bpl.n	8009398 <__pow5mult+0x84>
 8009382:	4631      	mov	r1, r6
 8009384:	4622      	mov	r2, r4
 8009386:	4638      	mov	r0, r7
 8009388:	f7ff ff1a 	bl	80091c0 <__multiply>
 800938c:	4631      	mov	r1, r6
 800938e:	4680      	mov	r8, r0
 8009390:	4638      	mov	r0, r7
 8009392:	f7ff fe01 	bl	8008f98 <_Bfree>
 8009396:	4646      	mov	r6, r8
 8009398:	106d      	asrs	r5, r5, #1
 800939a:	d00b      	beq.n	80093b4 <__pow5mult+0xa0>
 800939c:	6820      	ldr	r0, [r4, #0]
 800939e:	b938      	cbnz	r0, 80093b0 <__pow5mult+0x9c>
 80093a0:	4622      	mov	r2, r4
 80093a2:	4621      	mov	r1, r4
 80093a4:	4638      	mov	r0, r7
 80093a6:	f7ff ff0b 	bl	80091c0 <__multiply>
 80093aa:	6020      	str	r0, [r4, #0]
 80093ac:	f8c0 9000 	str.w	r9, [r0]
 80093b0:	4604      	mov	r4, r0
 80093b2:	e7e4      	b.n	800937e <__pow5mult+0x6a>
 80093b4:	4630      	mov	r0, r6
 80093b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093ba:	bf00      	nop
 80093bc:	0800b7fc 	.word	0x0800b7fc
 80093c0:	0800b722 	.word	0x0800b722
 80093c4:	0800b7a2 	.word	0x0800b7a2

080093c8 <__lshift>:
 80093c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093cc:	460c      	mov	r4, r1
 80093ce:	6849      	ldr	r1, [r1, #4]
 80093d0:	6923      	ldr	r3, [r4, #16]
 80093d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093d6:	68a3      	ldr	r3, [r4, #8]
 80093d8:	4607      	mov	r7, r0
 80093da:	4691      	mov	r9, r2
 80093dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093e0:	f108 0601 	add.w	r6, r8, #1
 80093e4:	42b3      	cmp	r3, r6
 80093e6:	db0b      	blt.n	8009400 <__lshift+0x38>
 80093e8:	4638      	mov	r0, r7
 80093ea:	f7ff fd95 	bl	8008f18 <_Balloc>
 80093ee:	4605      	mov	r5, r0
 80093f0:	b948      	cbnz	r0, 8009406 <__lshift+0x3e>
 80093f2:	4602      	mov	r2, r0
 80093f4:	4b28      	ldr	r3, [pc, #160]	@ (8009498 <__lshift+0xd0>)
 80093f6:	4829      	ldr	r0, [pc, #164]	@ (800949c <__lshift+0xd4>)
 80093f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80093fc:	f001 fcd0 	bl	800ada0 <__assert_func>
 8009400:	3101      	adds	r1, #1
 8009402:	005b      	lsls	r3, r3, #1
 8009404:	e7ee      	b.n	80093e4 <__lshift+0x1c>
 8009406:	2300      	movs	r3, #0
 8009408:	f100 0114 	add.w	r1, r0, #20
 800940c:	f100 0210 	add.w	r2, r0, #16
 8009410:	4618      	mov	r0, r3
 8009412:	4553      	cmp	r3, sl
 8009414:	db33      	blt.n	800947e <__lshift+0xb6>
 8009416:	6920      	ldr	r0, [r4, #16]
 8009418:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800941c:	f104 0314 	add.w	r3, r4, #20
 8009420:	f019 091f 	ands.w	r9, r9, #31
 8009424:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009428:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800942c:	d02b      	beq.n	8009486 <__lshift+0xbe>
 800942e:	f1c9 0e20 	rsb	lr, r9, #32
 8009432:	468a      	mov	sl, r1
 8009434:	2200      	movs	r2, #0
 8009436:	6818      	ldr	r0, [r3, #0]
 8009438:	fa00 f009 	lsl.w	r0, r0, r9
 800943c:	4310      	orrs	r0, r2
 800943e:	f84a 0b04 	str.w	r0, [sl], #4
 8009442:	f853 2b04 	ldr.w	r2, [r3], #4
 8009446:	459c      	cmp	ip, r3
 8009448:	fa22 f20e 	lsr.w	r2, r2, lr
 800944c:	d8f3      	bhi.n	8009436 <__lshift+0x6e>
 800944e:	ebac 0304 	sub.w	r3, ip, r4
 8009452:	3b15      	subs	r3, #21
 8009454:	f023 0303 	bic.w	r3, r3, #3
 8009458:	3304      	adds	r3, #4
 800945a:	f104 0015 	add.w	r0, r4, #21
 800945e:	4584      	cmp	ip, r0
 8009460:	bf38      	it	cc
 8009462:	2304      	movcc	r3, #4
 8009464:	50ca      	str	r2, [r1, r3]
 8009466:	b10a      	cbz	r2, 800946c <__lshift+0xa4>
 8009468:	f108 0602 	add.w	r6, r8, #2
 800946c:	3e01      	subs	r6, #1
 800946e:	4638      	mov	r0, r7
 8009470:	612e      	str	r6, [r5, #16]
 8009472:	4621      	mov	r1, r4
 8009474:	f7ff fd90 	bl	8008f98 <_Bfree>
 8009478:	4628      	mov	r0, r5
 800947a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800947e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009482:	3301      	adds	r3, #1
 8009484:	e7c5      	b.n	8009412 <__lshift+0x4a>
 8009486:	3904      	subs	r1, #4
 8009488:	f853 2b04 	ldr.w	r2, [r3], #4
 800948c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009490:	459c      	cmp	ip, r3
 8009492:	d8f9      	bhi.n	8009488 <__lshift+0xc0>
 8009494:	e7ea      	b.n	800946c <__lshift+0xa4>
 8009496:	bf00      	nop
 8009498:	0800b791 	.word	0x0800b791
 800949c:	0800b7a2 	.word	0x0800b7a2

080094a0 <__mcmp>:
 80094a0:	690a      	ldr	r2, [r1, #16]
 80094a2:	4603      	mov	r3, r0
 80094a4:	6900      	ldr	r0, [r0, #16]
 80094a6:	1a80      	subs	r0, r0, r2
 80094a8:	b530      	push	{r4, r5, lr}
 80094aa:	d10e      	bne.n	80094ca <__mcmp+0x2a>
 80094ac:	3314      	adds	r3, #20
 80094ae:	3114      	adds	r1, #20
 80094b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80094b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80094b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80094bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80094c0:	4295      	cmp	r5, r2
 80094c2:	d003      	beq.n	80094cc <__mcmp+0x2c>
 80094c4:	d205      	bcs.n	80094d2 <__mcmp+0x32>
 80094c6:	f04f 30ff 	mov.w	r0, #4294967295
 80094ca:	bd30      	pop	{r4, r5, pc}
 80094cc:	42a3      	cmp	r3, r4
 80094ce:	d3f3      	bcc.n	80094b8 <__mcmp+0x18>
 80094d0:	e7fb      	b.n	80094ca <__mcmp+0x2a>
 80094d2:	2001      	movs	r0, #1
 80094d4:	e7f9      	b.n	80094ca <__mcmp+0x2a>
	...

080094d8 <__mdiff>:
 80094d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094dc:	4689      	mov	r9, r1
 80094de:	4606      	mov	r6, r0
 80094e0:	4611      	mov	r1, r2
 80094e2:	4648      	mov	r0, r9
 80094e4:	4614      	mov	r4, r2
 80094e6:	f7ff ffdb 	bl	80094a0 <__mcmp>
 80094ea:	1e05      	subs	r5, r0, #0
 80094ec:	d112      	bne.n	8009514 <__mdiff+0x3c>
 80094ee:	4629      	mov	r1, r5
 80094f0:	4630      	mov	r0, r6
 80094f2:	f7ff fd11 	bl	8008f18 <_Balloc>
 80094f6:	4602      	mov	r2, r0
 80094f8:	b928      	cbnz	r0, 8009506 <__mdiff+0x2e>
 80094fa:	4b3f      	ldr	r3, [pc, #252]	@ (80095f8 <__mdiff+0x120>)
 80094fc:	f240 2137 	movw	r1, #567	@ 0x237
 8009500:	483e      	ldr	r0, [pc, #248]	@ (80095fc <__mdiff+0x124>)
 8009502:	f001 fc4d 	bl	800ada0 <__assert_func>
 8009506:	2301      	movs	r3, #1
 8009508:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800950c:	4610      	mov	r0, r2
 800950e:	b003      	add	sp, #12
 8009510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009514:	bfbc      	itt	lt
 8009516:	464b      	movlt	r3, r9
 8009518:	46a1      	movlt	r9, r4
 800951a:	4630      	mov	r0, r6
 800951c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009520:	bfba      	itte	lt
 8009522:	461c      	movlt	r4, r3
 8009524:	2501      	movlt	r5, #1
 8009526:	2500      	movge	r5, #0
 8009528:	f7ff fcf6 	bl	8008f18 <_Balloc>
 800952c:	4602      	mov	r2, r0
 800952e:	b918      	cbnz	r0, 8009538 <__mdiff+0x60>
 8009530:	4b31      	ldr	r3, [pc, #196]	@ (80095f8 <__mdiff+0x120>)
 8009532:	f240 2145 	movw	r1, #581	@ 0x245
 8009536:	e7e3      	b.n	8009500 <__mdiff+0x28>
 8009538:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800953c:	6926      	ldr	r6, [r4, #16]
 800953e:	60c5      	str	r5, [r0, #12]
 8009540:	f109 0310 	add.w	r3, r9, #16
 8009544:	f109 0514 	add.w	r5, r9, #20
 8009548:	f104 0e14 	add.w	lr, r4, #20
 800954c:	f100 0b14 	add.w	fp, r0, #20
 8009550:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009554:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009558:	9301      	str	r3, [sp, #4]
 800955a:	46d9      	mov	r9, fp
 800955c:	f04f 0c00 	mov.w	ip, #0
 8009560:	9b01      	ldr	r3, [sp, #4]
 8009562:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009566:	f853 af04 	ldr.w	sl, [r3, #4]!
 800956a:	9301      	str	r3, [sp, #4]
 800956c:	fa1f f38a 	uxth.w	r3, sl
 8009570:	4619      	mov	r1, r3
 8009572:	b283      	uxth	r3, r0
 8009574:	1acb      	subs	r3, r1, r3
 8009576:	0c00      	lsrs	r0, r0, #16
 8009578:	4463      	add	r3, ip
 800957a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800957e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009582:	b29b      	uxth	r3, r3
 8009584:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009588:	4576      	cmp	r6, lr
 800958a:	f849 3b04 	str.w	r3, [r9], #4
 800958e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009592:	d8e5      	bhi.n	8009560 <__mdiff+0x88>
 8009594:	1b33      	subs	r3, r6, r4
 8009596:	3b15      	subs	r3, #21
 8009598:	f023 0303 	bic.w	r3, r3, #3
 800959c:	3415      	adds	r4, #21
 800959e:	3304      	adds	r3, #4
 80095a0:	42a6      	cmp	r6, r4
 80095a2:	bf38      	it	cc
 80095a4:	2304      	movcc	r3, #4
 80095a6:	441d      	add	r5, r3
 80095a8:	445b      	add	r3, fp
 80095aa:	461e      	mov	r6, r3
 80095ac:	462c      	mov	r4, r5
 80095ae:	4544      	cmp	r4, r8
 80095b0:	d30e      	bcc.n	80095d0 <__mdiff+0xf8>
 80095b2:	f108 0103 	add.w	r1, r8, #3
 80095b6:	1b49      	subs	r1, r1, r5
 80095b8:	f021 0103 	bic.w	r1, r1, #3
 80095bc:	3d03      	subs	r5, #3
 80095be:	45a8      	cmp	r8, r5
 80095c0:	bf38      	it	cc
 80095c2:	2100      	movcc	r1, #0
 80095c4:	440b      	add	r3, r1
 80095c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80095ca:	b191      	cbz	r1, 80095f2 <__mdiff+0x11a>
 80095cc:	6117      	str	r7, [r2, #16]
 80095ce:	e79d      	b.n	800950c <__mdiff+0x34>
 80095d0:	f854 1b04 	ldr.w	r1, [r4], #4
 80095d4:	46e6      	mov	lr, ip
 80095d6:	0c08      	lsrs	r0, r1, #16
 80095d8:	fa1c fc81 	uxtah	ip, ip, r1
 80095dc:	4471      	add	r1, lr
 80095de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80095e2:	b289      	uxth	r1, r1
 80095e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80095e8:	f846 1b04 	str.w	r1, [r6], #4
 80095ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095f0:	e7dd      	b.n	80095ae <__mdiff+0xd6>
 80095f2:	3f01      	subs	r7, #1
 80095f4:	e7e7      	b.n	80095c6 <__mdiff+0xee>
 80095f6:	bf00      	nop
 80095f8:	0800b791 	.word	0x0800b791
 80095fc:	0800b7a2 	.word	0x0800b7a2

08009600 <__ulp>:
 8009600:	b082      	sub	sp, #8
 8009602:	ed8d 0b00 	vstr	d0, [sp]
 8009606:	9a01      	ldr	r2, [sp, #4]
 8009608:	4b0f      	ldr	r3, [pc, #60]	@ (8009648 <__ulp+0x48>)
 800960a:	4013      	ands	r3, r2
 800960c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009610:	2b00      	cmp	r3, #0
 8009612:	dc08      	bgt.n	8009626 <__ulp+0x26>
 8009614:	425b      	negs	r3, r3
 8009616:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800961a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800961e:	da04      	bge.n	800962a <__ulp+0x2a>
 8009620:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009624:	4113      	asrs	r3, r2
 8009626:	2200      	movs	r2, #0
 8009628:	e008      	b.n	800963c <__ulp+0x3c>
 800962a:	f1a2 0314 	sub.w	r3, r2, #20
 800962e:	2b1e      	cmp	r3, #30
 8009630:	bfda      	itte	le
 8009632:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009636:	40da      	lsrle	r2, r3
 8009638:	2201      	movgt	r2, #1
 800963a:	2300      	movs	r3, #0
 800963c:	4619      	mov	r1, r3
 800963e:	4610      	mov	r0, r2
 8009640:	ec41 0b10 	vmov	d0, r0, r1
 8009644:	b002      	add	sp, #8
 8009646:	4770      	bx	lr
 8009648:	7ff00000 	.word	0x7ff00000

0800964c <__b2d>:
 800964c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009650:	6906      	ldr	r6, [r0, #16]
 8009652:	f100 0814 	add.w	r8, r0, #20
 8009656:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800965a:	1f37      	subs	r7, r6, #4
 800965c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009660:	4610      	mov	r0, r2
 8009662:	f7ff fd4b 	bl	80090fc <__hi0bits>
 8009666:	f1c0 0320 	rsb	r3, r0, #32
 800966a:	280a      	cmp	r0, #10
 800966c:	600b      	str	r3, [r1, #0]
 800966e:	491b      	ldr	r1, [pc, #108]	@ (80096dc <__b2d+0x90>)
 8009670:	dc15      	bgt.n	800969e <__b2d+0x52>
 8009672:	f1c0 0c0b 	rsb	ip, r0, #11
 8009676:	fa22 f30c 	lsr.w	r3, r2, ip
 800967a:	45b8      	cmp	r8, r7
 800967c:	ea43 0501 	orr.w	r5, r3, r1
 8009680:	bf34      	ite	cc
 8009682:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009686:	2300      	movcs	r3, #0
 8009688:	3015      	adds	r0, #21
 800968a:	fa02 f000 	lsl.w	r0, r2, r0
 800968e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009692:	4303      	orrs	r3, r0
 8009694:	461c      	mov	r4, r3
 8009696:	ec45 4b10 	vmov	d0, r4, r5
 800969a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800969e:	45b8      	cmp	r8, r7
 80096a0:	bf3a      	itte	cc
 80096a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80096a6:	f1a6 0708 	subcc.w	r7, r6, #8
 80096aa:	2300      	movcs	r3, #0
 80096ac:	380b      	subs	r0, #11
 80096ae:	d012      	beq.n	80096d6 <__b2d+0x8a>
 80096b0:	f1c0 0120 	rsb	r1, r0, #32
 80096b4:	fa23 f401 	lsr.w	r4, r3, r1
 80096b8:	4082      	lsls	r2, r0
 80096ba:	4322      	orrs	r2, r4
 80096bc:	4547      	cmp	r7, r8
 80096be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80096c2:	bf8c      	ite	hi
 80096c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80096c8:	2200      	movls	r2, #0
 80096ca:	4083      	lsls	r3, r0
 80096cc:	40ca      	lsrs	r2, r1
 80096ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80096d2:	4313      	orrs	r3, r2
 80096d4:	e7de      	b.n	8009694 <__b2d+0x48>
 80096d6:	ea42 0501 	orr.w	r5, r2, r1
 80096da:	e7db      	b.n	8009694 <__b2d+0x48>
 80096dc:	3ff00000 	.word	0x3ff00000

080096e0 <__d2b>:
 80096e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80096e4:	460f      	mov	r7, r1
 80096e6:	2101      	movs	r1, #1
 80096e8:	ec59 8b10 	vmov	r8, r9, d0
 80096ec:	4616      	mov	r6, r2
 80096ee:	f7ff fc13 	bl	8008f18 <_Balloc>
 80096f2:	4604      	mov	r4, r0
 80096f4:	b930      	cbnz	r0, 8009704 <__d2b+0x24>
 80096f6:	4602      	mov	r2, r0
 80096f8:	4b23      	ldr	r3, [pc, #140]	@ (8009788 <__d2b+0xa8>)
 80096fa:	4824      	ldr	r0, [pc, #144]	@ (800978c <__d2b+0xac>)
 80096fc:	f240 310f 	movw	r1, #783	@ 0x30f
 8009700:	f001 fb4e 	bl	800ada0 <__assert_func>
 8009704:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009708:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800970c:	b10d      	cbz	r5, 8009712 <__d2b+0x32>
 800970e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009712:	9301      	str	r3, [sp, #4]
 8009714:	f1b8 0300 	subs.w	r3, r8, #0
 8009718:	d023      	beq.n	8009762 <__d2b+0x82>
 800971a:	4668      	mov	r0, sp
 800971c:	9300      	str	r3, [sp, #0]
 800971e:	f7ff fd0c 	bl	800913a <__lo0bits>
 8009722:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009726:	b1d0      	cbz	r0, 800975e <__d2b+0x7e>
 8009728:	f1c0 0320 	rsb	r3, r0, #32
 800972c:	fa02 f303 	lsl.w	r3, r2, r3
 8009730:	430b      	orrs	r3, r1
 8009732:	40c2      	lsrs	r2, r0
 8009734:	6163      	str	r3, [r4, #20]
 8009736:	9201      	str	r2, [sp, #4]
 8009738:	9b01      	ldr	r3, [sp, #4]
 800973a:	61a3      	str	r3, [r4, #24]
 800973c:	2b00      	cmp	r3, #0
 800973e:	bf0c      	ite	eq
 8009740:	2201      	moveq	r2, #1
 8009742:	2202      	movne	r2, #2
 8009744:	6122      	str	r2, [r4, #16]
 8009746:	b1a5      	cbz	r5, 8009772 <__d2b+0x92>
 8009748:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800974c:	4405      	add	r5, r0
 800974e:	603d      	str	r5, [r7, #0]
 8009750:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009754:	6030      	str	r0, [r6, #0]
 8009756:	4620      	mov	r0, r4
 8009758:	b003      	add	sp, #12
 800975a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800975e:	6161      	str	r1, [r4, #20]
 8009760:	e7ea      	b.n	8009738 <__d2b+0x58>
 8009762:	a801      	add	r0, sp, #4
 8009764:	f7ff fce9 	bl	800913a <__lo0bits>
 8009768:	9b01      	ldr	r3, [sp, #4]
 800976a:	6163      	str	r3, [r4, #20]
 800976c:	3020      	adds	r0, #32
 800976e:	2201      	movs	r2, #1
 8009770:	e7e8      	b.n	8009744 <__d2b+0x64>
 8009772:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009776:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800977a:	6038      	str	r0, [r7, #0]
 800977c:	6918      	ldr	r0, [r3, #16]
 800977e:	f7ff fcbd 	bl	80090fc <__hi0bits>
 8009782:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009786:	e7e5      	b.n	8009754 <__d2b+0x74>
 8009788:	0800b791 	.word	0x0800b791
 800978c:	0800b7a2 	.word	0x0800b7a2

08009790 <__ratio>:
 8009790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009794:	b085      	sub	sp, #20
 8009796:	e9cd 1000 	strd	r1, r0, [sp]
 800979a:	a902      	add	r1, sp, #8
 800979c:	f7ff ff56 	bl	800964c <__b2d>
 80097a0:	9800      	ldr	r0, [sp, #0]
 80097a2:	a903      	add	r1, sp, #12
 80097a4:	ec55 4b10 	vmov	r4, r5, d0
 80097a8:	f7ff ff50 	bl	800964c <__b2d>
 80097ac:	9b01      	ldr	r3, [sp, #4]
 80097ae:	6919      	ldr	r1, [r3, #16]
 80097b0:	9b00      	ldr	r3, [sp, #0]
 80097b2:	691b      	ldr	r3, [r3, #16]
 80097b4:	1ac9      	subs	r1, r1, r3
 80097b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80097ba:	1a9b      	subs	r3, r3, r2
 80097bc:	ec5b ab10 	vmov	sl, fp, d0
 80097c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	bfce      	itee	gt
 80097c8:	462a      	movgt	r2, r5
 80097ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80097ce:	465a      	movle	r2, fp
 80097d0:	462f      	mov	r7, r5
 80097d2:	46d9      	mov	r9, fp
 80097d4:	bfcc      	ite	gt
 80097d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80097da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80097de:	464b      	mov	r3, r9
 80097e0:	4652      	mov	r2, sl
 80097e2:	4620      	mov	r0, r4
 80097e4:	4639      	mov	r1, r7
 80097e6:	f7f7 f839 	bl	800085c <__aeabi_ddiv>
 80097ea:	ec41 0b10 	vmov	d0, r0, r1
 80097ee:	b005      	add	sp, #20
 80097f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080097f4 <__copybits>:
 80097f4:	3901      	subs	r1, #1
 80097f6:	b570      	push	{r4, r5, r6, lr}
 80097f8:	1149      	asrs	r1, r1, #5
 80097fa:	6914      	ldr	r4, [r2, #16]
 80097fc:	3101      	adds	r1, #1
 80097fe:	f102 0314 	add.w	r3, r2, #20
 8009802:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009806:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800980a:	1f05      	subs	r5, r0, #4
 800980c:	42a3      	cmp	r3, r4
 800980e:	d30c      	bcc.n	800982a <__copybits+0x36>
 8009810:	1aa3      	subs	r3, r4, r2
 8009812:	3b11      	subs	r3, #17
 8009814:	f023 0303 	bic.w	r3, r3, #3
 8009818:	3211      	adds	r2, #17
 800981a:	42a2      	cmp	r2, r4
 800981c:	bf88      	it	hi
 800981e:	2300      	movhi	r3, #0
 8009820:	4418      	add	r0, r3
 8009822:	2300      	movs	r3, #0
 8009824:	4288      	cmp	r0, r1
 8009826:	d305      	bcc.n	8009834 <__copybits+0x40>
 8009828:	bd70      	pop	{r4, r5, r6, pc}
 800982a:	f853 6b04 	ldr.w	r6, [r3], #4
 800982e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009832:	e7eb      	b.n	800980c <__copybits+0x18>
 8009834:	f840 3b04 	str.w	r3, [r0], #4
 8009838:	e7f4      	b.n	8009824 <__copybits+0x30>

0800983a <__any_on>:
 800983a:	f100 0214 	add.w	r2, r0, #20
 800983e:	6900      	ldr	r0, [r0, #16]
 8009840:	114b      	asrs	r3, r1, #5
 8009842:	4298      	cmp	r0, r3
 8009844:	b510      	push	{r4, lr}
 8009846:	db11      	blt.n	800986c <__any_on+0x32>
 8009848:	dd0a      	ble.n	8009860 <__any_on+0x26>
 800984a:	f011 011f 	ands.w	r1, r1, #31
 800984e:	d007      	beq.n	8009860 <__any_on+0x26>
 8009850:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009854:	fa24 f001 	lsr.w	r0, r4, r1
 8009858:	fa00 f101 	lsl.w	r1, r0, r1
 800985c:	428c      	cmp	r4, r1
 800985e:	d10b      	bne.n	8009878 <__any_on+0x3e>
 8009860:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009864:	4293      	cmp	r3, r2
 8009866:	d803      	bhi.n	8009870 <__any_on+0x36>
 8009868:	2000      	movs	r0, #0
 800986a:	bd10      	pop	{r4, pc}
 800986c:	4603      	mov	r3, r0
 800986e:	e7f7      	b.n	8009860 <__any_on+0x26>
 8009870:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009874:	2900      	cmp	r1, #0
 8009876:	d0f5      	beq.n	8009864 <__any_on+0x2a>
 8009878:	2001      	movs	r0, #1
 800987a:	e7f6      	b.n	800986a <__any_on+0x30>

0800987c <sulp>:
 800987c:	b570      	push	{r4, r5, r6, lr}
 800987e:	4604      	mov	r4, r0
 8009880:	460d      	mov	r5, r1
 8009882:	ec45 4b10 	vmov	d0, r4, r5
 8009886:	4616      	mov	r6, r2
 8009888:	f7ff feba 	bl	8009600 <__ulp>
 800988c:	ec51 0b10 	vmov	r0, r1, d0
 8009890:	b17e      	cbz	r6, 80098b2 <sulp+0x36>
 8009892:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009896:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800989a:	2b00      	cmp	r3, #0
 800989c:	dd09      	ble.n	80098b2 <sulp+0x36>
 800989e:	051b      	lsls	r3, r3, #20
 80098a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80098a4:	2400      	movs	r4, #0
 80098a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80098aa:	4622      	mov	r2, r4
 80098ac:	462b      	mov	r3, r5
 80098ae:	f7f6 feab 	bl	8000608 <__aeabi_dmul>
 80098b2:	ec41 0b10 	vmov	d0, r0, r1
 80098b6:	bd70      	pop	{r4, r5, r6, pc}

080098b8 <_strtod_l>:
 80098b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098bc:	b09f      	sub	sp, #124	@ 0x7c
 80098be:	460c      	mov	r4, r1
 80098c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80098c2:	2200      	movs	r2, #0
 80098c4:	921a      	str	r2, [sp, #104]	@ 0x68
 80098c6:	9005      	str	r0, [sp, #20]
 80098c8:	f04f 0a00 	mov.w	sl, #0
 80098cc:	f04f 0b00 	mov.w	fp, #0
 80098d0:	460a      	mov	r2, r1
 80098d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80098d4:	7811      	ldrb	r1, [r2, #0]
 80098d6:	292b      	cmp	r1, #43	@ 0x2b
 80098d8:	d04a      	beq.n	8009970 <_strtod_l+0xb8>
 80098da:	d838      	bhi.n	800994e <_strtod_l+0x96>
 80098dc:	290d      	cmp	r1, #13
 80098de:	d832      	bhi.n	8009946 <_strtod_l+0x8e>
 80098e0:	2908      	cmp	r1, #8
 80098e2:	d832      	bhi.n	800994a <_strtod_l+0x92>
 80098e4:	2900      	cmp	r1, #0
 80098e6:	d03b      	beq.n	8009960 <_strtod_l+0xa8>
 80098e8:	2200      	movs	r2, #0
 80098ea:	920b      	str	r2, [sp, #44]	@ 0x2c
 80098ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80098ee:	782a      	ldrb	r2, [r5, #0]
 80098f0:	2a30      	cmp	r2, #48	@ 0x30
 80098f2:	f040 80b3 	bne.w	8009a5c <_strtod_l+0x1a4>
 80098f6:	786a      	ldrb	r2, [r5, #1]
 80098f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80098fc:	2a58      	cmp	r2, #88	@ 0x58
 80098fe:	d16e      	bne.n	80099de <_strtod_l+0x126>
 8009900:	9302      	str	r3, [sp, #8]
 8009902:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009904:	9301      	str	r3, [sp, #4]
 8009906:	ab1a      	add	r3, sp, #104	@ 0x68
 8009908:	9300      	str	r3, [sp, #0]
 800990a:	4a8e      	ldr	r2, [pc, #568]	@ (8009b44 <_strtod_l+0x28c>)
 800990c:	9805      	ldr	r0, [sp, #20]
 800990e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009910:	a919      	add	r1, sp, #100	@ 0x64
 8009912:	f001 fadf 	bl	800aed4 <__gethex>
 8009916:	f010 060f 	ands.w	r6, r0, #15
 800991a:	4604      	mov	r4, r0
 800991c:	d005      	beq.n	800992a <_strtod_l+0x72>
 800991e:	2e06      	cmp	r6, #6
 8009920:	d128      	bne.n	8009974 <_strtod_l+0xbc>
 8009922:	3501      	adds	r5, #1
 8009924:	2300      	movs	r3, #0
 8009926:	9519      	str	r5, [sp, #100]	@ 0x64
 8009928:	930b      	str	r3, [sp, #44]	@ 0x2c
 800992a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800992c:	2b00      	cmp	r3, #0
 800992e:	f040 858e 	bne.w	800a44e <_strtod_l+0xb96>
 8009932:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009934:	b1cb      	cbz	r3, 800996a <_strtod_l+0xb2>
 8009936:	4652      	mov	r2, sl
 8009938:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800993c:	ec43 2b10 	vmov	d0, r2, r3
 8009940:	b01f      	add	sp, #124	@ 0x7c
 8009942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009946:	2920      	cmp	r1, #32
 8009948:	d1ce      	bne.n	80098e8 <_strtod_l+0x30>
 800994a:	3201      	adds	r2, #1
 800994c:	e7c1      	b.n	80098d2 <_strtod_l+0x1a>
 800994e:	292d      	cmp	r1, #45	@ 0x2d
 8009950:	d1ca      	bne.n	80098e8 <_strtod_l+0x30>
 8009952:	2101      	movs	r1, #1
 8009954:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009956:	1c51      	adds	r1, r2, #1
 8009958:	9119      	str	r1, [sp, #100]	@ 0x64
 800995a:	7852      	ldrb	r2, [r2, #1]
 800995c:	2a00      	cmp	r2, #0
 800995e:	d1c5      	bne.n	80098ec <_strtod_l+0x34>
 8009960:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009962:	9419      	str	r4, [sp, #100]	@ 0x64
 8009964:	2b00      	cmp	r3, #0
 8009966:	f040 8570 	bne.w	800a44a <_strtod_l+0xb92>
 800996a:	4652      	mov	r2, sl
 800996c:	465b      	mov	r3, fp
 800996e:	e7e5      	b.n	800993c <_strtod_l+0x84>
 8009970:	2100      	movs	r1, #0
 8009972:	e7ef      	b.n	8009954 <_strtod_l+0x9c>
 8009974:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009976:	b13a      	cbz	r2, 8009988 <_strtod_l+0xd0>
 8009978:	2135      	movs	r1, #53	@ 0x35
 800997a:	a81c      	add	r0, sp, #112	@ 0x70
 800997c:	f7ff ff3a 	bl	80097f4 <__copybits>
 8009980:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009982:	9805      	ldr	r0, [sp, #20]
 8009984:	f7ff fb08 	bl	8008f98 <_Bfree>
 8009988:	3e01      	subs	r6, #1
 800998a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800998c:	2e04      	cmp	r6, #4
 800998e:	d806      	bhi.n	800999e <_strtod_l+0xe6>
 8009990:	e8df f006 	tbb	[pc, r6]
 8009994:	201d0314 	.word	0x201d0314
 8009998:	14          	.byte	0x14
 8009999:	00          	.byte	0x00
 800999a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800999e:	05e1      	lsls	r1, r4, #23
 80099a0:	bf48      	it	mi
 80099a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80099a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80099aa:	0d1b      	lsrs	r3, r3, #20
 80099ac:	051b      	lsls	r3, r3, #20
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d1bb      	bne.n	800992a <_strtod_l+0x72>
 80099b2:	f7fe fb23 	bl	8007ffc <__errno>
 80099b6:	2322      	movs	r3, #34	@ 0x22
 80099b8:	6003      	str	r3, [r0, #0]
 80099ba:	e7b6      	b.n	800992a <_strtod_l+0x72>
 80099bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80099c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80099c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80099c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80099cc:	e7e7      	b.n	800999e <_strtod_l+0xe6>
 80099ce:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009b4c <_strtod_l+0x294>
 80099d2:	e7e4      	b.n	800999e <_strtod_l+0xe6>
 80099d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80099d8:	f04f 3aff 	mov.w	sl, #4294967295
 80099dc:	e7df      	b.n	800999e <_strtod_l+0xe6>
 80099de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099e0:	1c5a      	adds	r2, r3, #1
 80099e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80099e4:	785b      	ldrb	r3, [r3, #1]
 80099e6:	2b30      	cmp	r3, #48	@ 0x30
 80099e8:	d0f9      	beq.n	80099de <_strtod_l+0x126>
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d09d      	beq.n	800992a <_strtod_l+0x72>
 80099ee:	2301      	movs	r3, #1
 80099f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80099f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099f4:	930c      	str	r3, [sp, #48]	@ 0x30
 80099f6:	2300      	movs	r3, #0
 80099f8:	9308      	str	r3, [sp, #32]
 80099fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80099fc:	461f      	mov	r7, r3
 80099fe:	220a      	movs	r2, #10
 8009a00:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009a02:	7805      	ldrb	r5, [r0, #0]
 8009a04:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009a08:	b2d9      	uxtb	r1, r3
 8009a0a:	2909      	cmp	r1, #9
 8009a0c:	d928      	bls.n	8009a60 <_strtod_l+0x1a8>
 8009a0e:	494e      	ldr	r1, [pc, #312]	@ (8009b48 <_strtod_l+0x290>)
 8009a10:	2201      	movs	r2, #1
 8009a12:	f001 f979 	bl	800ad08 <strncmp>
 8009a16:	2800      	cmp	r0, #0
 8009a18:	d032      	beq.n	8009a80 <_strtod_l+0x1c8>
 8009a1a:	2000      	movs	r0, #0
 8009a1c:	462a      	mov	r2, r5
 8009a1e:	4681      	mov	r9, r0
 8009a20:	463d      	mov	r5, r7
 8009a22:	4603      	mov	r3, r0
 8009a24:	2a65      	cmp	r2, #101	@ 0x65
 8009a26:	d001      	beq.n	8009a2c <_strtod_l+0x174>
 8009a28:	2a45      	cmp	r2, #69	@ 0x45
 8009a2a:	d114      	bne.n	8009a56 <_strtod_l+0x19e>
 8009a2c:	b91d      	cbnz	r5, 8009a36 <_strtod_l+0x17e>
 8009a2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a30:	4302      	orrs	r2, r0
 8009a32:	d095      	beq.n	8009960 <_strtod_l+0xa8>
 8009a34:	2500      	movs	r5, #0
 8009a36:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009a38:	1c62      	adds	r2, r4, #1
 8009a3a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a3c:	7862      	ldrb	r2, [r4, #1]
 8009a3e:	2a2b      	cmp	r2, #43	@ 0x2b
 8009a40:	d077      	beq.n	8009b32 <_strtod_l+0x27a>
 8009a42:	2a2d      	cmp	r2, #45	@ 0x2d
 8009a44:	d07b      	beq.n	8009b3e <_strtod_l+0x286>
 8009a46:	f04f 0c00 	mov.w	ip, #0
 8009a4a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009a4e:	2909      	cmp	r1, #9
 8009a50:	f240 8082 	bls.w	8009b58 <_strtod_l+0x2a0>
 8009a54:	9419      	str	r4, [sp, #100]	@ 0x64
 8009a56:	f04f 0800 	mov.w	r8, #0
 8009a5a:	e0a2      	b.n	8009ba2 <_strtod_l+0x2ea>
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	e7c7      	b.n	80099f0 <_strtod_l+0x138>
 8009a60:	2f08      	cmp	r7, #8
 8009a62:	bfd5      	itete	le
 8009a64:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009a66:	9908      	ldrgt	r1, [sp, #32]
 8009a68:	fb02 3301 	mlale	r3, r2, r1, r3
 8009a6c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009a70:	f100 0001 	add.w	r0, r0, #1
 8009a74:	bfd4      	ite	le
 8009a76:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009a78:	9308      	strgt	r3, [sp, #32]
 8009a7a:	3701      	adds	r7, #1
 8009a7c:	9019      	str	r0, [sp, #100]	@ 0x64
 8009a7e:	e7bf      	b.n	8009a00 <_strtod_l+0x148>
 8009a80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a82:	1c5a      	adds	r2, r3, #1
 8009a84:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a86:	785a      	ldrb	r2, [r3, #1]
 8009a88:	b37f      	cbz	r7, 8009aea <_strtod_l+0x232>
 8009a8a:	4681      	mov	r9, r0
 8009a8c:	463d      	mov	r5, r7
 8009a8e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009a92:	2b09      	cmp	r3, #9
 8009a94:	d912      	bls.n	8009abc <_strtod_l+0x204>
 8009a96:	2301      	movs	r3, #1
 8009a98:	e7c4      	b.n	8009a24 <_strtod_l+0x16c>
 8009a9a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a9c:	1c5a      	adds	r2, r3, #1
 8009a9e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009aa0:	785a      	ldrb	r2, [r3, #1]
 8009aa2:	3001      	adds	r0, #1
 8009aa4:	2a30      	cmp	r2, #48	@ 0x30
 8009aa6:	d0f8      	beq.n	8009a9a <_strtod_l+0x1e2>
 8009aa8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009aac:	2b08      	cmp	r3, #8
 8009aae:	f200 84d3 	bhi.w	800a458 <_strtod_l+0xba0>
 8009ab2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ab4:	930c      	str	r3, [sp, #48]	@ 0x30
 8009ab6:	4681      	mov	r9, r0
 8009ab8:	2000      	movs	r0, #0
 8009aba:	4605      	mov	r5, r0
 8009abc:	3a30      	subs	r2, #48	@ 0x30
 8009abe:	f100 0301 	add.w	r3, r0, #1
 8009ac2:	d02a      	beq.n	8009b1a <_strtod_l+0x262>
 8009ac4:	4499      	add	r9, r3
 8009ac6:	eb00 0c05 	add.w	ip, r0, r5
 8009aca:	462b      	mov	r3, r5
 8009acc:	210a      	movs	r1, #10
 8009ace:	4563      	cmp	r3, ip
 8009ad0:	d10d      	bne.n	8009aee <_strtod_l+0x236>
 8009ad2:	1c69      	adds	r1, r5, #1
 8009ad4:	4401      	add	r1, r0
 8009ad6:	4428      	add	r0, r5
 8009ad8:	2808      	cmp	r0, #8
 8009ada:	dc16      	bgt.n	8009b0a <_strtod_l+0x252>
 8009adc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009ade:	230a      	movs	r3, #10
 8009ae0:	fb03 2300 	mla	r3, r3, r0, r2
 8009ae4:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	e018      	b.n	8009b1c <_strtod_l+0x264>
 8009aea:	4638      	mov	r0, r7
 8009aec:	e7da      	b.n	8009aa4 <_strtod_l+0x1ec>
 8009aee:	2b08      	cmp	r3, #8
 8009af0:	f103 0301 	add.w	r3, r3, #1
 8009af4:	dc03      	bgt.n	8009afe <_strtod_l+0x246>
 8009af6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009af8:	434e      	muls	r6, r1
 8009afa:	960a      	str	r6, [sp, #40]	@ 0x28
 8009afc:	e7e7      	b.n	8009ace <_strtod_l+0x216>
 8009afe:	2b10      	cmp	r3, #16
 8009b00:	bfde      	ittt	le
 8009b02:	9e08      	ldrle	r6, [sp, #32]
 8009b04:	434e      	mulle	r6, r1
 8009b06:	9608      	strle	r6, [sp, #32]
 8009b08:	e7e1      	b.n	8009ace <_strtod_l+0x216>
 8009b0a:	280f      	cmp	r0, #15
 8009b0c:	dceb      	bgt.n	8009ae6 <_strtod_l+0x22e>
 8009b0e:	9808      	ldr	r0, [sp, #32]
 8009b10:	230a      	movs	r3, #10
 8009b12:	fb03 2300 	mla	r3, r3, r0, r2
 8009b16:	9308      	str	r3, [sp, #32]
 8009b18:	e7e5      	b.n	8009ae6 <_strtod_l+0x22e>
 8009b1a:	4629      	mov	r1, r5
 8009b1c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b1e:	1c50      	adds	r0, r2, #1
 8009b20:	9019      	str	r0, [sp, #100]	@ 0x64
 8009b22:	7852      	ldrb	r2, [r2, #1]
 8009b24:	4618      	mov	r0, r3
 8009b26:	460d      	mov	r5, r1
 8009b28:	e7b1      	b.n	8009a8e <_strtod_l+0x1d6>
 8009b2a:	f04f 0900 	mov.w	r9, #0
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e77d      	b.n	8009a2e <_strtod_l+0x176>
 8009b32:	f04f 0c00 	mov.w	ip, #0
 8009b36:	1ca2      	adds	r2, r4, #2
 8009b38:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b3a:	78a2      	ldrb	r2, [r4, #2]
 8009b3c:	e785      	b.n	8009a4a <_strtod_l+0x192>
 8009b3e:	f04f 0c01 	mov.w	ip, #1
 8009b42:	e7f8      	b.n	8009b36 <_strtod_l+0x27e>
 8009b44:	0800b910 	.word	0x0800b910
 8009b48:	0800b8f8 	.word	0x0800b8f8
 8009b4c:	7ff00000 	.word	0x7ff00000
 8009b50:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b52:	1c51      	adds	r1, r2, #1
 8009b54:	9119      	str	r1, [sp, #100]	@ 0x64
 8009b56:	7852      	ldrb	r2, [r2, #1]
 8009b58:	2a30      	cmp	r2, #48	@ 0x30
 8009b5a:	d0f9      	beq.n	8009b50 <_strtod_l+0x298>
 8009b5c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009b60:	2908      	cmp	r1, #8
 8009b62:	f63f af78 	bhi.w	8009a56 <_strtod_l+0x19e>
 8009b66:	3a30      	subs	r2, #48	@ 0x30
 8009b68:	920e      	str	r2, [sp, #56]	@ 0x38
 8009b6a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b6c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009b6e:	f04f 080a 	mov.w	r8, #10
 8009b72:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b74:	1c56      	adds	r6, r2, #1
 8009b76:	9619      	str	r6, [sp, #100]	@ 0x64
 8009b78:	7852      	ldrb	r2, [r2, #1]
 8009b7a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009b7e:	f1be 0f09 	cmp.w	lr, #9
 8009b82:	d939      	bls.n	8009bf8 <_strtod_l+0x340>
 8009b84:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009b86:	1a76      	subs	r6, r6, r1
 8009b88:	2e08      	cmp	r6, #8
 8009b8a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009b8e:	dc03      	bgt.n	8009b98 <_strtod_l+0x2e0>
 8009b90:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009b92:	4588      	cmp	r8, r1
 8009b94:	bfa8      	it	ge
 8009b96:	4688      	movge	r8, r1
 8009b98:	f1bc 0f00 	cmp.w	ip, #0
 8009b9c:	d001      	beq.n	8009ba2 <_strtod_l+0x2ea>
 8009b9e:	f1c8 0800 	rsb	r8, r8, #0
 8009ba2:	2d00      	cmp	r5, #0
 8009ba4:	d14e      	bne.n	8009c44 <_strtod_l+0x38c>
 8009ba6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ba8:	4308      	orrs	r0, r1
 8009baa:	f47f aebe 	bne.w	800992a <_strtod_l+0x72>
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	f47f aed6 	bne.w	8009960 <_strtod_l+0xa8>
 8009bb4:	2a69      	cmp	r2, #105	@ 0x69
 8009bb6:	d028      	beq.n	8009c0a <_strtod_l+0x352>
 8009bb8:	dc25      	bgt.n	8009c06 <_strtod_l+0x34e>
 8009bba:	2a49      	cmp	r2, #73	@ 0x49
 8009bbc:	d025      	beq.n	8009c0a <_strtod_l+0x352>
 8009bbe:	2a4e      	cmp	r2, #78	@ 0x4e
 8009bc0:	f47f aece 	bne.w	8009960 <_strtod_l+0xa8>
 8009bc4:	499b      	ldr	r1, [pc, #620]	@ (8009e34 <_strtod_l+0x57c>)
 8009bc6:	a819      	add	r0, sp, #100	@ 0x64
 8009bc8:	f001 fba6 	bl	800b318 <__match>
 8009bcc:	2800      	cmp	r0, #0
 8009bce:	f43f aec7 	beq.w	8009960 <_strtod_l+0xa8>
 8009bd2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	2b28      	cmp	r3, #40	@ 0x28
 8009bd8:	d12e      	bne.n	8009c38 <_strtod_l+0x380>
 8009bda:	4997      	ldr	r1, [pc, #604]	@ (8009e38 <_strtod_l+0x580>)
 8009bdc:	aa1c      	add	r2, sp, #112	@ 0x70
 8009bde:	a819      	add	r0, sp, #100	@ 0x64
 8009be0:	f001 fbae 	bl	800b340 <__hexnan>
 8009be4:	2805      	cmp	r0, #5
 8009be6:	d127      	bne.n	8009c38 <_strtod_l+0x380>
 8009be8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009bea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009bee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009bf2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009bf6:	e698      	b.n	800992a <_strtod_l+0x72>
 8009bf8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009bfa:	fb08 2101 	mla	r1, r8, r1, r2
 8009bfe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009c02:	920e      	str	r2, [sp, #56]	@ 0x38
 8009c04:	e7b5      	b.n	8009b72 <_strtod_l+0x2ba>
 8009c06:	2a6e      	cmp	r2, #110	@ 0x6e
 8009c08:	e7da      	b.n	8009bc0 <_strtod_l+0x308>
 8009c0a:	498c      	ldr	r1, [pc, #560]	@ (8009e3c <_strtod_l+0x584>)
 8009c0c:	a819      	add	r0, sp, #100	@ 0x64
 8009c0e:	f001 fb83 	bl	800b318 <__match>
 8009c12:	2800      	cmp	r0, #0
 8009c14:	f43f aea4 	beq.w	8009960 <_strtod_l+0xa8>
 8009c18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c1a:	4989      	ldr	r1, [pc, #548]	@ (8009e40 <_strtod_l+0x588>)
 8009c1c:	3b01      	subs	r3, #1
 8009c1e:	a819      	add	r0, sp, #100	@ 0x64
 8009c20:	9319      	str	r3, [sp, #100]	@ 0x64
 8009c22:	f001 fb79 	bl	800b318 <__match>
 8009c26:	b910      	cbnz	r0, 8009c2e <_strtod_l+0x376>
 8009c28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c2a:	3301      	adds	r3, #1
 8009c2c:	9319      	str	r3, [sp, #100]	@ 0x64
 8009c2e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009e50 <_strtod_l+0x598>
 8009c32:	f04f 0a00 	mov.w	sl, #0
 8009c36:	e678      	b.n	800992a <_strtod_l+0x72>
 8009c38:	4882      	ldr	r0, [pc, #520]	@ (8009e44 <_strtod_l+0x58c>)
 8009c3a:	f001 f8a9 	bl	800ad90 <nan>
 8009c3e:	ec5b ab10 	vmov	sl, fp, d0
 8009c42:	e672      	b.n	800992a <_strtod_l+0x72>
 8009c44:	eba8 0309 	sub.w	r3, r8, r9
 8009c48:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009c4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c4c:	2f00      	cmp	r7, #0
 8009c4e:	bf08      	it	eq
 8009c50:	462f      	moveq	r7, r5
 8009c52:	2d10      	cmp	r5, #16
 8009c54:	462c      	mov	r4, r5
 8009c56:	bfa8      	it	ge
 8009c58:	2410      	movge	r4, #16
 8009c5a:	f7f6 fc5b 	bl	8000514 <__aeabi_ui2d>
 8009c5e:	2d09      	cmp	r5, #9
 8009c60:	4682      	mov	sl, r0
 8009c62:	468b      	mov	fp, r1
 8009c64:	dc13      	bgt.n	8009c8e <_strtod_l+0x3d6>
 8009c66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	f43f ae5e 	beq.w	800992a <_strtod_l+0x72>
 8009c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c70:	dd78      	ble.n	8009d64 <_strtod_l+0x4ac>
 8009c72:	2b16      	cmp	r3, #22
 8009c74:	dc5f      	bgt.n	8009d36 <_strtod_l+0x47e>
 8009c76:	4974      	ldr	r1, [pc, #464]	@ (8009e48 <_strtod_l+0x590>)
 8009c78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c80:	4652      	mov	r2, sl
 8009c82:	465b      	mov	r3, fp
 8009c84:	f7f6 fcc0 	bl	8000608 <__aeabi_dmul>
 8009c88:	4682      	mov	sl, r0
 8009c8a:	468b      	mov	fp, r1
 8009c8c:	e64d      	b.n	800992a <_strtod_l+0x72>
 8009c8e:	4b6e      	ldr	r3, [pc, #440]	@ (8009e48 <_strtod_l+0x590>)
 8009c90:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c94:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009c98:	f7f6 fcb6 	bl	8000608 <__aeabi_dmul>
 8009c9c:	4682      	mov	sl, r0
 8009c9e:	9808      	ldr	r0, [sp, #32]
 8009ca0:	468b      	mov	fp, r1
 8009ca2:	f7f6 fc37 	bl	8000514 <__aeabi_ui2d>
 8009ca6:	4602      	mov	r2, r0
 8009ca8:	460b      	mov	r3, r1
 8009caa:	4650      	mov	r0, sl
 8009cac:	4659      	mov	r1, fp
 8009cae:	f7f6 faf5 	bl	800029c <__adddf3>
 8009cb2:	2d0f      	cmp	r5, #15
 8009cb4:	4682      	mov	sl, r0
 8009cb6:	468b      	mov	fp, r1
 8009cb8:	ddd5      	ble.n	8009c66 <_strtod_l+0x3ae>
 8009cba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cbc:	1b2c      	subs	r4, r5, r4
 8009cbe:	441c      	add	r4, r3
 8009cc0:	2c00      	cmp	r4, #0
 8009cc2:	f340 8096 	ble.w	8009df2 <_strtod_l+0x53a>
 8009cc6:	f014 030f 	ands.w	r3, r4, #15
 8009cca:	d00a      	beq.n	8009ce2 <_strtod_l+0x42a>
 8009ccc:	495e      	ldr	r1, [pc, #376]	@ (8009e48 <_strtod_l+0x590>)
 8009cce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009cd2:	4652      	mov	r2, sl
 8009cd4:	465b      	mov	r3, fp
 8009cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cda:	f7f6 fc95 	bl	8000608 <__aeabi_dmul>
 8009cde:	4682      	mov	sl, r0
 8009ce0:	468b      	mov	fp, r1
 8009ce2:	f034 040f 	bics.w	r4, r4, #15
 8009ce6:	d073      	beq.n	8009dd0 <_strtod_l+0x518>
 8009ce8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009cec:	dd48      	ble.n	8009d80 <_strtod_l+0x4c8>
 8009cee:	2400      	movs	r4, #0
 8009cf0:	46a0      	mov	r8, r4
 8009cf2:	940a      	str	r4, [sp, #40]	@ 0x28
 8009cf4:	46a1      	mov	r9, r4
 8009cf6:	9a05      	ldr	r2, [sp, #20]
 8009cf8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009e50 <_strtod_l+0x598>
 8009cfc:	2322      	movs	r3, #34	@ 0x22
 8009cfe:	6013      	str	r3, [r2, #0]
 8009d00:	f04f 0a00 	mov.w	sl, #0
 8009d04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f43f ae0f 	beq.w	800992a <_strtod_l+0x72>
 8009d0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009d0e:	9805      	ldr	r0, [sp, #20]
 8009d10:	f7ff f942 	bl	8008f98 <_Bfree>
 8009d14:	9805      	ldr	r0, [sp, #20]
 8009d16:	4649      	mov	r1, r9
 8009d18:	f7ff f93e 	bl	8008f98 <_Bfree>
 8009d1c:	9805      	ldr	r0, [sp, #20]
 8009d1e:	4641      	mov	r1, r8
 8009d20:	f7ff f93a 	bl	8008f98 <_Bfree>
 8009d24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009d26:	9805      	ldr	r0, [sp, #20]
 8009d28:	f7ff f936 	bl	8008f98 <_Bfree>
 8009d2c:	9805      	ldr	r0, [sp, #20]
 8009d2e:	4621      	mov	r1, r4
 8009d30:	f7ff f932 	bl	8008f98 <_Bfree>
 8009d34:	e5f9      	b.n	800992a <_strtod_l+0x72>
 8009d36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d38:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	dbbc      	blt.n	8009cba <_strtod_l+0x402>
 8009d40:	4c41      	ldr	r4, [pc, #260]	@ (8009e48 <_strtod_l+0x590>)
 8009d42:	f1c5 050f 	rsb	r5, r5, #15
 8009d46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009d4a:	4652      	mov	r2, sl
 8009d4c:	465b      	mov	r3, fp
 8009d4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d52:	f7f6 fc59 	bl	8000608 <__aeabi_dmul>
 8009d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d58:	1b5d      	subs	r5, r3, r5
 8009d5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009d5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009d62:	e78f      	b.n	8009c84 <_strtod_l+0x3cc>
 8009d64:	3316      	adds	r3, #22
 8009d66:	dba8      	blt.n	8009cba <_strtod_l+0x402>
 8009d68:	4b37      	ldr	r3, [pc, #220]	@ (8009e48 <_strtod_l+0x590>)
 8009d6a:	eba9 0808 	sub.w	r8, r9, r8
 8009d6e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009d72:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009d76:	4650      	mov	r0, sl
 8009d78:	4659      	mov	r1, fp
 8009d7a:	f7f6 fd6f 	bl	800085c <__aeabi_ddiv>
 8009d7e:	e783      	b.n	8009c88 <_strtod_l+0x3d0>
 8009d80:	4b32      	ldr	r3, [pc, #200]	@ (8009e4c <_strtod_l+0x594>)
 8009d82:	9308      	str	r3, [sp, #32]
 8009d84:	2300      	movs	r3, #0
 8009d86:	1124      	asrs	r4, r4, #4
 8009d88:	4650      	mov	r0, sl
 8009d8a:	4659      	mov	r1, fp
 8009d8c:	461e      	mov	r6, r3
 8009d8e:	2c01      	cmp	r4, #1
 8009d90:	dc21      	bgt.n	8009dd6 <_strtod_l+0x51e>
 8009d92:	b10b      	cbz	r3, 8009d98 <_strtod_l+0x4e0>
 8009d94:	4682      	mov	sl, r0
 8009d96:	468b      	mov	fp, r1
 8009d98:	492c      	ldr	r1, [pc, #176]	@ (8009e4c <_strtod_l+0x594>)
 8009d9a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009d9e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009da2:	4652      	mov	r2, sl
 8009da4:	465b      	mov	r3, fp
 8009da6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009daa:	f7f6 fc2d 	bl	8000608 <__aeabi_dmul>
 8009dae:	4b28      	ldr	r3, [pc, #160]	@ (8009e50 <_strtod_l+0x598>)
 8009db0:	460a      	mov	r2, r1
 8009db2:	400b      	ands	r3, r1
 8009db4:	4927      	ldr	r1, [pc, #156]	@ (8009e54 <_strtod_l+0x59c>)
 8009db6:	428b      	cmp	r3, r1
 8009db8:	4682      	mov	sl, r0
 8009dba:	d898      	bhi.n	8009cee <_strtod_l+0x436>
 8009dbc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009dc0:	428b      	cmp	r3, r1
 8009dc2:	bf86      	itte	hi
 8009dc4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009e58 <_strtod_l+0x5a0>
 8009dc8:	f04f 3aff 	movhi.w	sl, #4294967295
 8009dcc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	9308      	str	r3, [sp, #32]
 8009dd4:	e07a      	b.n	8009ecc <_strtod_l+0x614>
 8009dd6:	07e2      	lsls	r2, r4, #31
 8009dd8:	d505      	bpl.n	8009de6 <_strtod_l+0x52e>
 8009dda:	9b08      	ldr	r3, [sp, #32]
 8009ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de0:	f7f6 fc12 	bl	8000608 <__aeabi_dmul>
 8009de4:	2301      	movs	r3, #1
 8009de6:	9a08      	ldr	r2, [sp, #32]
 8009de8:	3208      	adds	r2, #8
 8009dea:	3601      	adds	r6, #1
 8009dec:	1064      	asrs	r4, r4, #1
 8009dee:	9208      	str	r2, [sp, #32]
 8009df0:	e7cd      	b.n	8009d8e <_strtod_l+0x4d6>
 8009df2:	d0ed      	beq.n	8009dd0 <_strtod_l+0x518>
 8009df4:	4264      	negs	r4, r4
 8009df6:	f014 020f 	ands.w	r2, r4, #15
 8009dfa:	d00a      	beq.n	8009e12 <_strtod_l+0x55a>
 8009dfc:	4b12      	ldr	r3, [pc, #72]	@ (8009e48 <_strtod_l+0x590>)
 8009dfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e02:	4650      	mov	r0, sl
 8009e04:	4659      	mov	r1, fp
 8009e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0a:	f7f6 fd27 	bl	800085c <__aeabi_ddiv>
 8009e0e:	4682      	mov	sl, r0
 8009e10:	468b      	mov	fp, r1
 8009e12:	1124      	asrs	r4, r4, #4
 8009e14:	d0dc      	beq.n	8009dd0 <_strtod_l+0x518>
 8009e16:	2c1f      	cmp	r4, #31
 8009e18:	dd20      	ble.n	8009e5c <_strtod_l+0x5a4>
 8009e1a:	2400      	movs	r4, #0
 8009e1c:	46a0      	mov	r8, r4
 8009e1e:	940a      	str	r4, [sp, #40]	@ 0x28
 8009e20:	46a1      	mov	r9, r4
 8009e22:	9a05      	ldr	r2, [sp, #20]
 8009e24:	2322      	movs	r3, #34	@ 0x22
 8009e26:	f04f 0a00 	mov.w	sl, #0
 8009e2a:	f04f 0b00 	mov.w	fp, #0
 8009e2e:	6013      	str	r3, [r2, #0]
 8009e30:	e768      	b.n	8009d04 <_strtod_l+0x44c>
 8009e32:	bf00      	nop
 8009e34:	0800b6e9 	.word	0x0800b6e9
 8009e38:	0800b8fc 	.word	0x0800b8fc
 8009e3c:	0800b6e1 	.word	0x0800b6e1
 8009e40:	0800b718 	.word	0x0800b718
 8009e44:	0800baa5 	.word	0x0800baa5
 8009e48:	0800b830 	.word	0x0800b830
 8009e4c:	0800b808 	.word	0x0800b808
 8009e50:	7ff00000 	.word	0x7ff00000
 8009e54:	7ca00000 	.word	0x7ca00000
 8009e58:	7fefffff 	.word	0x7fefffff
 8009e5c:	f014 0310 	ands.w	r3, r4, #16
 8009e60:	bf18      	it	ne
 8009e62:	236a      	movne	r3, #106	@ 0x6a
 8009e64:	4ea9      	ldr	r6, [pc, #676]	@ (800a10c <_strtod_l+0x854>)
 8009e66:	9308      	str	r3, [sp, #32]
 8009e68:	4650      	mov	r0, sl
 8009e6a:	4659      	mov	r1, fp
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	07e2      	lsls	r2, r4, #31
 8009e70:	d504      	bpl.n	8009e7c <_strtod_l+0x5c4>
 8009e72:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009e76:	f7f6 fbc7 	bl	8000608 <__aeabi_dmul>
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	1064      	asrs	r4, r4, #1
 8009e7e:	f106 0608 	add.w	r6, r6, #8
 8009e82:	d1f4      	bne.n	8009e6e <_strtod_l+0x5b6>
 8009e84:	b10b      	cbz	r3, 8009e8a <_strtod_l+0x5d2>
 8009e86:	4682      	mov	sl, r0
 8009e88:	468b      	mov	fp, r1
 8009e8a:	9b08      	ldr	r3, [sp, #32]
 8009e8c:	b1b3      	cbz	r3, 8009ebc <_strtod_l+0x604>
 8009e8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009e92:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	4659      	mov	r1, fp
 8009e9a:	dd0f      	ble.n	8009ebc <_strtod_l+0x604>
 8009e9c:	2b1f      	cmp	r3, #31
 8009e9e:	dd55      	ble.n	8009f4c <_strtod_l+0x694>
 8009ea0:	2b34      	cmp	r3, #52	@ 0x34
 8009ea2:	bfde      	ittt	le
 8009ea4:	f04f 33ff 	movle.w	r3, #4294967295
 8009ea8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009eac:	4093      	lslle	r3, r2
 8009eae:	f04f 0a00 	mov.w	sl, #0
 8009eb2:	bfcc      	ite	gt
 8009eb4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009eb8:	ea03 0b01 	andle.w	fp, r3, r1
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	4650      	mov	r0, sl
 8009ec2:	4659      	mov	r1, fp
 8009ec4:	f7f6 fe08 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ec8:	2800      	cmp	r0, #0
 8009eca:	d1a6      	bne.n	8009e1a <_strtod_l+0x562>
 8009ecc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ece:	9300      	str	r3, [sp, #0]
 8009ed0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009ed2:	9805      	ldr	r0, [sp, #20]
 8009ed4:	462b      	mov	r3, r5
 8009ed6:	463a      	mov	r2, r7
 8009ed8:	f7ff f8c6 	bl	8009068 <__s2b>
 8009edc:	900a      	str	r0, [sp, #40]	@ 0x28
 8009ede:	2800      	cmp	r0, #0
 8009ee0:	f43f af05 	beq.w	8009cee <_strtod_l+0x436>
 8009ee4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ee6:	2a00      	cmp	r2, #0
 8009ee8:	eba9 0308 	sub.w	r3, r9, r8
 8009eec:	bfa8      	it	ge
 8009eee:	2300      	movge	r3, #0
 8009ef0:	9312      	str	r3, [sp, #72]	@ 0x48
 8009ef2:	2400      	movs	r4, #0
 8009ef4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009ef8:	9316      	str	r3, [sp, #88]	@ 0x58
 8009efa:	46a0      	mov	r8, r4
 8009efc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009efe:	9805      	ldr	r0, [sp, #20]
 8009f00:	6859      	ldr	r1, [r3, #4]
 8009f02:	f7ff f809 	bl	8008f18 <_Balloc>
 8009f06:	4681      	mov	r9, r0
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	f43f aef4 	beq.w	8009cf6 <_strtod_l+0x43e>
 8009f0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f10:	691a      	ldr	r2, [r3, #16]
 8009f12:	3202      	adds	r2, #2
 8009f14:	f103 010c 	add.w	r1, r3, #12
 8009f18:	0092      	lsls	r2, r2, #2
 8009f1a:	300c      	adds	r0, #12
 8009f1c:	f7fe f89b 	bl	8008056 <memcpy>
 8009f20:	ec4b ab10 	vmov	d0, sl, fp
 8009f24:	9805      	ldr	r0, [sp, #20]
 8009f26:	aa1c      	add	r2, sp, #112	@ 0x70
 8009f28:	a91b      	add	r1, sp, #108	@ 0x6c
 8009f2a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009f2e:	f7ff fbd7 	bl	80096e0 <__d2b>
 8009f32:	901a      	str	r0, [sp, #104]	@ 0x68
 8009f34:	2800      	cmp	r0, #0
 8009f36:	f43f aede 	beq.w	8009cf6 <_strtod_l+0x43e>
 8009f3a:	9805      	ldr	r0, [sp, #20]
 8009f3c:	2101      	movs	r1, #1
 8009f3e:	f7ff f929 	bl	8009194 <__i2b>
 8009f42:	4680      	mov	r8, r0
 8009f44:	b948      	cbnz	r0, 8009f5a <_strtod_l+0x6a2>
 8009f46:	f04f 0800 	mov.w	r8, #0
 8009f4a:	e6d4      	b.n	8009cf6 <_strtod_l+0x43e>
 8009f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f50:	fa02 f303 	lsl.w	r3, r2, r3
 8009f54:	ea03 0a0a 	and.w	sl, r3, sl
 8009f58:	e7b0      	b.n	8009ebc <_strtod_l+0x604>
 8009f5a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009f5c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009f5e:	2d00      	cmp	r5, #0
 8009f60:	bfab      	itete	ge
 8009f62:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009f64:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009f66:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009f68:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009f6a:	bfac      	ite	ge
 8009f6c:	18ef      	addge	r7, r5, r3
 8009f6e:	1b5e      	sublt	r6, r3, r5
 8009f70:	9b08      	ldr	r3, [sp, #32]
 8009f72:	1aed      	subs	r5, r5, r3
 8009f74:	4415      	add	r5, r2
 8009f76:	4b66      	ldr	r3, [pc, #408]	@ (800a110 <_strtod_l+0x858>)
 8009f78:	3d01      	subs	r5, #1
 8009f7a:	429d      	cmp	r5, r3
 8009f7c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009f80:	da50      	bge.n	800a024 <_strtod_l+0x76c>
 8009f82:	1b5b      	subs	r3, r3, r5
 8009f84:	2b1f      	cmp	r3, #31
 8009f86:	eba2 0203 	sub.w	r2, r2, r3
 8009f8a:	f04f 0101 	mov.w	r1, #1
 8009f8e:	dc3d      	bgt.n	800a00c <_strtod_l+0x754>
 8009f90:	fa01 f303 	lsl.w	r3, r1, r3
 8009f94:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f96:	2300      	movs	r3, #0
 8009f98:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f9a:	18bd      	adds	r5, r7, r2
 8009f9c:	9b08      	ldr	r3, [sp, #32]
 8009f9e:	42af      	cmp	r7, r5
 8009fa0:	4416      	add	r6, r2
 8009fa2:	441e      	add	r6, r3
 8009fa4:	463b      	mov	r3, r7
 8009fa6:	bfa8      	it	ge
 8009fa8:	462b      	movge	r3, r5
 8009faa:	42b3      	cmp	r3, r6
 8009fac:	bfa8      	it	ge
 8009fae:	4633      	movge	r3, r6
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	bfc2      	ittt	gt
 8009fb4:	1aed      	subgt	r5, r5, r3
 8009fb6:	1af6      	subgt	r6, r6, r3
 8009fb8:	1aff      	subgt	r7, r7, r3
 8009fba:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	dd16      	ble.n	8009fee <_strtod_l+0x736>
 8009fc0:	4641      	mov	r1, r8
 8009fc2:	9805      	ldr	r0, [sp, #20]
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	f7ff f9a5 	bl	8009314 <__pow5mult>
 8009fca:	4680      	mov	r8, r0
 8009fcc:	2800      	cmp	r0, #0
 8009fce:	d0ba      	beq.n	8009f46 <_strtod_l+0x68e>
 8009fd0:	4601      	mov	r1, r0
 8009fd2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009fd4:	9805      	ldr	r0, [sp, #20]
 8009fd6:	f7ff f8f3 	bl	80091c0 <__multiply>
 8009fda:	900e      	str	r0, [sp, #56]	@ 0x38
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	f43f ae8a 	beq.w	8009cf6 <_strtod_l+0x43e>
 8009fe2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fe4:	9805      	ldr	r0, [sp, #20]
 8009fe6:	f7fe ffd7 	bl	8008f98 <_Bfree>
 8009fea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fec:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fee:	2d00      	cmp	r5, #0
 8009ff0:	dc1d      	bgt.n	800a02e <_strtod_l+0x776>
 8009ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	dd23      	ble.n	800a040 <_strtod_l+0x788>
 8009ff8:	4649      	mov	r1, r9
 8009ffa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009ffc:	9805      	ldr	r0, [sp, #20]
 8009ffe:	f7ff f989 	bl	8009314 <__pow5mult>
 800a002:	4681      	mov	r9, r0
 800a004:	b9e0      	cbnz	r0, 800a040 <_strtod_l+0x788>
 800a006:	f04f 0900 	mov.w	r9, #0
 800a00a:	e674      	b.n	8009cf6 <_strtod_l+0x43e>
 800a00c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a010:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a014:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a018:	35e2      	adds	r5, #226	@ 0xe2
 800a01a:	fa01 f305 	lsl.w	r3, r1, r5
 800a01e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a020:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a022:	e7ba      	b.n	8009f9a <_strtod_l+0x6e2>
 800a024:	2300      	movs	r3, #0
 800a026:	9310      	str	r3, [sp, #64]	@ 0x40
 800a028:	2301      	movs	r3, #1
 800a02a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a02c:	e7b5      	b.n	8009f9a <_strtod_l+0x6e2>
 800a02e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a030:	9805      	ldr	r0, [sp, #20]
 800a032:	462a      	mov	r2, r5
 800a034:	f7ff f9c8 	bl	80093c8 <__lshift>
 800a038:	901a      	str	r0, [sp, #104]	@ 0x68
 800a03a:	2800      	cmp	r0, #0
 800a03c:	d1d9      	bne.n	8009ff2 <_strtod_l+0x73a>
 800a03e:	e65a      	b.n	8009cf6 <_strtod_l+0x43e>
 800a040:	2e00      	cmp	r6, #0
 800a042:	dd07      	ble.n	800a054 <_strtod_l+0x79c>
 800a044:	4649      	mov	r1, r9
 800a046:	9805      	ldr	r0, [sp, #20]
 800a048:	4632      	mov	r2, r6
 800a04a:	f7ff f9bd 	bl	80093c8 <__lshift>
 800a04e:	4681      	mov	r9, r0
 800a050:	2800      	cmp	r0, #0
 800a052:	d0d8      	beq.n	800a006 <_strtod_l+0x74e>
 800a054:	2f00      	cmp	r7, #0
 800a056:	dd08      	ble.n	800a06a <_strtod_l+0x7b2>
 800a058:	4641      	mov	r1, r8
 800a05a:	9805      	ldr	r0, [sp, #20]
 800a05c:	463a      	mov	r2, r7
 800a05e:	f7ff f9b3 	bl	80093c8 <__lshift>
 800a062:	4680      	mov	r8, r0
 800a064:	2800      	cmp	r0, #0
 800a066:	f43f ae46 	beq.w	8009cf6 <_strtod_l+0x43e>
 800a06a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a06c:	9805      	ldr	r0, [sp, #20]
 800a06e:	464a      	mov	r2, r9
 800a070:	f7ff fa32 	bl	80094d8 <__mdiff>
 800a074:	4604      	mov	r4, r0
 800a076:	2800      	cmp	r0, #0
 800a078:	f43f ae3d 	beq.w	8009cf6 <_strtod_l+0x43e>
 800a07c:	68c3      	ldr	r3, [r0, #12]
 800a07e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a080:	2300      	movs	r3, #0
 800a082:	60c3      	str	r3, [r0, #12]
 800a084:	4641      	mov	r1, r8
 800a086:	f7ff fa0b 	bl	80094a0 <__mcmp>
 800a08a:	2800      	cmp	r0, #0
 800a08c:	da46      	bge.n	800a11c <_strtod_l+0x864>
 800a08e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a090:	ea53 030a 	orrs.w	r3, r3, sl
 800a094:	d16c      	bne.n	800a170 <_strtod_l+0x8b8>
 800a096:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d168      	bne.n	800a170 <_strtod_l+0x8b8>
 800a09e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a0a2:	0d1b      	lsrs	r3, r3, #20
 800a0a4:	051b      	lsls	r3, r3, #20
 800a0a6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a0aa:	d961      	bls.n	800a170 <_strtod_l+0x8b8>
 800a0ac:	6963      	ldr	r3, [r4, #20]
 800a0ae:	b913      	cbnz	r3, 800a0b6 <_strtod_l+0x7fe>
 800a0b0:	6923      	ldr	r3, [r4, #16]
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	dd5c      	ble.n	800a170 <_strtod_l+0x8b8>
 800a0b6:	4621      	mov	r1, r4
 800a0b8:	2201      	movs	r2, #1
 800a0ba:	9805      	ldr	r0, [sp, #20]
 800a0bc:	f7ff f984 	bl	80093c8 <__lshift>
 800a0c0:	4641      	mov	r1, r8
 800a0c2:	4604      	mov	r4, r0
 800a0c4:	f7ff f9ec 	bl	80094a0 <__mcmp>
 800a0c8:	2800      	cmp	r0, #0
 800a0ca:	dd51      	ble.n	800a170 <_strtod_l+0x8b8>
 800a0cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a0d0:	9a08      	ldr	r2, [sp, #32]
 800a0d2:	0d1b      	lsrs	r3, r3, #20
 800a0d4:	051b      	lsls	r3, r3, #20
 800a0d6:	2a00      	cmp	r2, #0
 800a0d8:	d06b      	beq.n	800a1b2 <_strtod_l+0x8fa>
 800a0da:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a0de:	d868      	bhi.n	800a1b2 <_strtod_l+0x8fa>
 800a0e0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a0e4:	f67f ae9d 	bls.w	8009e22 <_strtod_l+0x56a>
 800a0e8:	4b0a      	ldr	r3, [pc, #40]	@ (800a114 <_strtod_l+0x85c>)
 800a0ea:	4650      	mov	r0, sl
 800a0ec:	4659      	mov	r1, fp
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f7f6 fa8a 	bl	8000608 <__aeabi_dmul>
 800a0f4:	4b08      	ldr	r3, [pc, #32]	@ (800a118 <_strtod_l+0x860>)
 800a0f6:	400b      	ands	r3, r1
 800a0f8:	4682      	mov	sl, r0
 800a0fa:	468b      	mov	fp, r1
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	f47f ae05 	bne.w	8009d0c <_strtod_l+0x454>
 800a102:	9a05      	ldr	r2, [sp, #20]
 800a104:	2322      	movs	r3, #34	@ 0x22
 800a106:	6013      	str	r3, [r2, #0]
 800a108:	e600      	b.n	8009d0c <_strtod_l+0x454>
 800a10a:	bf00      	nop
 800a10c:	0800b928 	.word	0x0800b928
 800a110:	fffffc02 	.word	0xfffffc02
 800a114:	39500000 	.word	0x39500000
 800a118:	7ff00000 	.word	0x7ff00000
 800a11c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a120:	d165      	bne.n	800a1ee <_strtod_l+0x936>
 800a122:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a124:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a128:	b35a      	cbz	r2, 800a182 <_strtod_l+0x8ca>
 800a12a:	4a9f      	ldr	r2, [pc, #636]	@ (800a3a8 <_strtod_l+0xaf0>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d12b      	bne.n	800a188 <_strtod_l+0x8d0>
 800a130:	9b08      	ldr	r3, [sp, #32]
 800a132:	4651      	mov	r1, sl
 800a134:	b303      	cbz	r3, 800a178 <_strtod_l+0x8c0>
 800a136:	4b9d      	ldr	r3, [pc, #628]	@ (800a3ac <_strtod_l+0xaf4>)
 800a138:	465a      	mov	r2, fp
 800a13a:	4013      	ands	r3, r2
 800a13c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a140:	f04f 32ff 	mov.w	r2, #4294967295
 800a144:	d81b      	bhi.n	800a17e <_strtod_l+0x8c6>
 800a146:	0d1b      	lsrs	r3, r3, #20
 800a148:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a14c:	fa02 f303 	lsl.w	r3, r2, r3
 800a150:	4299      	cmp	r1, r3
 800a152:	d119      	bne.n	800a188 <_strtod_l+0x8d0>
 800a154:	4b96      	ldr	r3, [pc, #600]	@ (800a3b0 <_strtod_l+0xaf8>)
 800a156:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a158:	429a      	cmp	r2, r3
 800a15a:	d102      	bne.n	800a162 <_strtod_l+0x8aa>
 800a15c:	3101      	adds	r1, #1
 800a15e:	f43f adca 	beq.w	8009cf6 <_strtod_l+0x43e>
 800a162:	4b92      	ldr	r3, [pc, #584]	@ (800a3ac <_strtod_l+0xaf4>)
 800a164:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a166:	401a      	ands	r2, r3
 800a168:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a16c:	f04f 0a00 	mov.w	sl, #0
 800a170:	9b08      	ldr	r3, [sp, #32]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d1b8      	bne.n	800a0e8 <_strtod_l+0x830>
 800a176:	e5c9      	b.n	8009d0c <_strtod_l+0x454>
 800a178:	f04f 33ff 	mov.w	r3, #4294967295
 800a17c:	e7e8      	b.n	800a150 <_strtod_l+0x898>
 800a17e:	4613      	mov	r3, r2
 800a180:	e7e6      	b.n	800a150 <_strtod_l+0x898>
 800a182:	ea53 030a 	orrs.w	r3, r3, sl
 800a186:	d0a1      	beq.n	800a0cc <_strtod_l+0x814>
 800a188:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a18a:	b1db      	cbz	r3, 800a1c4 <_strtod_l+0x90c>
 800a18c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a18e:	4213      	tst	r3, r2
 800a190:	d0ee      	beq.n	800a170 <_strtod_l+0x8b8>
 800a192:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a194:	9a08      	ldr	r2, [sp, #32]
 800a196:	4650      	mov	r0, sl
 800a198:	4659      	mov	r1, fp
 800a19a:	b1bb      	cbz	r3, 800a1cc <_strtod_l+0x914>
 800a19c:	f7ff fb6e 	bl	800987c <sulp>
 800a1a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1a4:	ec53 2b10 	vmov	r2, r3, d0
 800a1a8:	f7f6 f878 	bl	800029c <__adddf3>
 800a1ac:	4682      	mov	sl, r0
 800a1ae:	468b      	mov	fp, r1
 800a1b0:	e7de      	b.n	800a170 <_strtod_l+0x8b8>
 800a1b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a1b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a1ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a1be:	f04f 3aff 	mov.w	sl, #4294967295
 800a1c2:	e7d5      	b.n	800a170 <_strtod_l+0x8b8>
 800a1c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a1c6:	ea13 0f0a 	tst.w	r3, sl
 800a1ca:	e7e1      	b.n	800a190 <_strtod_l+0x8d8>
 800a1cc:	f7ff fb56 	bl	800987c <sulp>
 800a1d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1d4:	ec53 2b10 	vmov	r2, r3, d0
 800a1d8:	f7f6 f85e 	bl	8000298 <__aeabi_dsub>
 800a1dc:	2200      	movs	r2, #0
 800a1de:	2300      	movs	r3, #0
 800a1e0:	4682      	mov	sl, r0
 800a1e2:	468b      	mov	fp, r1
 800a1e4:	f7f6 fc78 	bl	8000ad8 <__aeabi_dcmpeq>
 800a1e8:	2800      	cmp	r0, #0
 800a1ea:	d0c1      	beq.n	800a170 <_strtod_l+0x8b8>
 800a1ec:	e619      	b.n	8009e22 <_strtod_l+0x56a>
 800a1ee:	4641      	mov	r1, r8
 800a1f0:	4620      	mov	r0, r4
 800a1f2:	f7ff facd 	bl	8009790 <__ratio>
 800a1f6:	ec57 6b10 	vmov	r6, r7, d0
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a200:	4630      	mov	r0, r6
 800a202:	4639      	mov	r1, r7
 800a204:	f7f6 fc7c 	bl	8000b00 <__aeabi_dcmple>
 800a208:	2800      	cmp	r0, #0
 800a20a:	d06f      	beq.n	800a2ec <_strtod_l+0xa34>
 800a20c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d17a      	bne.n	800a308 <_strtod_l+0xa50>
 800a212:	f1ba 0f00 	cmp.w	sl, #0
 800a216:	d158      	bne.n	800a2ca <_strtod_l+0xa12>
 800a218:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a21a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d15a      	bne.n	800a2d8 <_strtod_l+0xa20>
 800a222:	4b64      	ldr	r3, [pc, #400]	@ (800a3b4 <_strtod_l+0xafc>)
 800a224:	2200      	movs	r2, #0
 800a226:	4630      	mov	r0, r6
 800a228:	4639      	mov	r1, r7
 800a22a:	f7f6 fc5f 	bl	8000aec <__aeabi_dcmplt>
 800a22e:	2800      	cmp	r0, #0
 800a230:	d159      	bne.n	800a2e6 <_strtod_l+0xa2e>
 800a232:	4630      	mov	r0, r6
 800a234:	4639      	mov	r1, r7
 800a236:	4b60      	ldr	r3, [pc, #384]	@ (800a3b8 <_strtod_l+0xb00>)
 800a238:	2200      	movs	r2, #0
 800a23a:	f7f6 f9e5 	bl	8000608 <__aeabi_dmul>
 800a23e:	4606      	mov	r6, r0
 800a240:	460f      	mov	r7, r1
 800a242:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a246:	9606      	str	r6, [sp, #24]
 800a248:	9307      	str	r3, [sp, #28]
 800a24a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a24e:	4d57      	ldr	r5, [pc, #348]	@ (800a3ac <_strtod_l+0xaf4>)
 800a250:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a254:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a256:	401d      	ands	r5, r3
 800a258:	4b58      	ldr	r3, [pc, #352]	@ (800a3bc <_strtod_l+0xb04>)
 800a25a:	429d      	cmp	r5, r3
 800a25c:	f040 80b2 	bne.w	800a3c4 <_strtod_l+0xb0c>
 800a260:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a262:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a266:	ec4b ab10 	vmov	d0, sl, fp
 800a26a:	f7ff f9c9 	bl	8009600 <__ulp>
 800a26e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a272:	ec51 0b10 	vmov	r0, r1, d0
 800a276:	f7f6 f9c7 	bl	8000608 <__aeabi_dmul>
 800a27a:	4652      	mov	r2, sl
 800a27c:	465b      	mov	r3, fp
 800a27e:	f7f6 f80d 	bl	800029c <__adddf3>
 800a282:	460b      	mov	r3, r1
 800a284:	4949      	ldr	r1, [pc, #292]	@ (800a3ac <_strtod_l+0xaf4>)
 800a286:	4a4e      	ldr	r2, [pc, #312]	@ (800a3c0 <_strtod_l+0xb08>)
 800a288:	4019      	ands	r1, r3
 800a28a:	4291      	cmp	r1, r2
 800a28c:	4682      	mov	sl, r0
 800a28e:	d942      	bls.n	800a316 <_strtod_l+0xa5e>
 800a290:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a292:	4b47      	ldr	r3, [pc, #284]	@ (800a3b0 <_strtod_l+0xaf8>)
 800a294:	429a      	cmp	r2, r3
 800a296:	d103      	bne.n	800a2a0 <_strtod_l+0x9e8>
 800a298:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a29a:	3301      	adds	r3, #1
 800a29c:	f43f ad2b 	beq.w	8009cf6 <_strtod_l+0x43e>
 800a2a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a3b0 <_strtod_l+0xaf8>
 800a2a4:	f04f 3aff 	mov.w	sl, #4294967295
 800a2a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a2aa:	9805      	ldr	r0, [sp, #20]
 800a2ac:	f7fe fe74 	bl	8008f98 <_Bfree>
 800a2b0:	9805      	ldr	r0, [sp, #20]
 800a2b2:	4649      	mov	r1, r9
 800a2b4:	f7fe fe70 	bl	8008f98 <_Bfree>
 800a2b8:	9805      	ldr	r0, [sp, #20]
 800a2ba:	4641      	mov	r1, r8
 800a2bc:	f7fe fe6c 	bl	8008f98 <_Bfree>
 800a2c0:	9805      	ldr	r0, [sp, #20]
 800a2c2:	4621      	mov	r1, r4
 800a2c4:	f7fe fe68 	bl	8008f98 <_Bfree>
 800a2c8:	e618      	b.n	8009efc <_strtod_l+0x644>
 800a2ca:	f1ba 0f01 	cmp.w	sl, #1
 800a2ce:	d103      	bne.n	800a2d8 <_strtod_l+0xa20>
 800a2d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	f43f ada5 	beq.w	8009e22 <_strtod_l+0x56a>
 800a2d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a388 <_strtod_l+0xad0>
 800a2dc:	4f35      	ldr	r7, [pc, #212]	@ (800a3b4 <_strtod_l+0xafc>)
 800a2de:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a2e2:	2600      	movs	r6, #0
 800a2e4:	e7b1      	b.n	800a24a <_strtod_l+0x992>
 800a2e6:	4f34      	ldr	r7, [pc, #208]	@ (800a3b8 <_strtod_l+0xb00>)
 800a2e8:	2600      	movs	r6, #0
 800a2ea:	e7aa      	b.n	800a242 <_strtod_l+0x98a>
 800a2ec:	4b32      	ldr	r3, [pc, #200]	@ (800a3b8 <_strtod_l+0xb00>)
 800a2ee:	4630      	mov	r0, r6
 800a2f0:	4639      	mov	r1, r7
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f7f6 f988 	bl	8000608 <__aeabi_dmul>
 800a2f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2fa:	4606      	mov	r6, r0
 800a2fc:	460f      	mov	r7, r1
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d09f      	beq.n	800a242 <_strtod_l+0x98a>
 800a302:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a306:	e7a0      	b.n	800a24a <_strtod_l+0x992>
 800a308:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a390 <_strtod_l+0xad8>
 800a30c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a310:	ec57 6b17 	vmov	r6, r7, d7
 800a314:	e799      	b.n	800a24a <_strtod_l+0x992>
 800a316:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a31a:	9b08      	ldr	r3, [sp, #32]
 800a31c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a320:	2b00      	cmp	r3, #0
 800a322:	d1c1      	bne.n	800a2a8 <_strtod_l+0x9f0>
 800a324:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a328:	0d1b      	lsrs	r3, r3, #20
 800a32a:	051b      	lsls	r3, r3, #20
 800a32c:	429d      	cmp	r5, r3
 800a32e:	d1bb      	bne.n	800a2a8 <_strtod_l+0x9f0>
 800a330:	4630      	mov	r0, r6
 800a332:	4639      	mov	r1, r7
 800a334:	f7f6 fcc8 	bl	8000cc8 <__aeabi_d2lz>
 800a338:	f7f6 f938 	bl	80005ac <__aeabi_l2d>
 800a33c:	4602      	mov	r2, r0
 800a33e:	460b      	mov	r3, r1
 800a340:	4630      	mov	r0, r6
 800a342:	4639      	mov	r1, r7
 800a344:	f7f5 ffa8 	bl	8000298 <__aeabi_dsub>
 800a348:	460b      	mov	r3, r1
 800a34a:	4602      	mov	r2, r0
 800a34c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a350:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a356:	ea46 060a 	orr.w	r6, r6, sl
 800a35a:	431e      	orrs	r6, r3
 800a35c:	d06f      	beq.n	800a43e <_strtod_l+0xb86>
 800a35e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a398 <_strtod_l+0xae0>)
 800a360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a364:	f7f6 fbc2 	bl	8000aec <__aeabi_dcmplt>
 800a368:	2800      	cmp	r0, #0
 800a36a:	f47f accf 	bne.w	8009d0c <_strtod_l+0x454>
 800a36e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a3a0 <_strtod_l+0xae8>)
 800a370:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a374:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a378:	f7f6 fbd6 	bl	8000b28 <__aeabi_dcmpgt>
 800a37c:	2800      	cmp	r0, #0
 800a37e:	d093      	beq.n	800a2a8 <_strtod_l+0x9f0>
 800a380:	e4c4      	b.n	8009d0c <_strtod_l+0x454>
 800a382:	bf00      	nop
 800a384:	f3af 8000 	nop.w
 800a388:	00000000 	.word	0x00000000
 800a38c:	bff00000 	.word	0xbff00000
 800a390:	00000000 	.word	0x00000000
 800a394:	3ff00000 	.word	0x3ff00000
 800a398:	94a03595 	.word	0x94a03595
 800a39c:	3fdfffff 	.word	0x3fdfffff
 800a3a0:	35afe535 	.word	0x35afe535
 800a3a4:	3fe00000 	.word	0x3fe00000
 800a3a8:	000fffff 	.word	0x000fffff
 800a3ac:	7ff00000 	.word	0x7ff00000
 800a3b0:	7fefffff 	.word	0x7fefffff
 800a3b4:	3ff00000 	.word	0x3ff00000
 800a3b8:	3fe00000 	.word	0x3fe00000
 800a3bc:	7fe00000 	.word	0x7fe00000
 800a3c0:	7c9fffff 	.word	0x7c9fffff
 800a3c4:	9b08      	ldr	r3, [sp, #32]
 800a3c6:	b323      	cbz	r3, 800a412 <_strtod_l+0xb5a>
 800a3c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a3cc:	d821      	bhi.n	800a412 <_strtod_l+0xb5a>
 800a3ce:	a328      	add	r3, pc, #160	@ (adr r3, 800a470 <_strtod_l+0xbb8>)
 800a3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3d4:	4630      	mov	r0, r6
 800a3d6:	4639      	mov	r1, r7
 800a3d8:	f7f6 fb92 	bl	8000b00 <__aeabi_dcmple>
 800a3dc:	b1a0      	cbz	r0, 800a408 <_strtod_l+0xb50>
 800a3de:	4639      	mov	r1, r7
 800a3e0:	4630      	mov	r0, r6
 800a3e2:	f7f6 fbe9 	bl	8000bb8 <__aeabi_d2uiz>
 800a3e6:	2801      	cmp	r0, #1
 800a3e8:	bf38      	it	cc
 800a3ea:	2001      	movcc	r0, #1
 800a3ec:	f7f6 f892 	bl	8000514 <__aeabi_ui2d>
 800a3f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3f2:	4606      	mov	r6, r0
 800a3f4:	460f      	mov	r7, r1
 800a3f6:	b9fb      	cbnz	r3, 800a438 <_strtod_l+0xb80>
 800a3f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a3fc:	9014      	str	r0, [sp, #80]	@ 0x50
 800a3fe:	9315      	str	r3, [sp, #84]	@ 0x54
 800a400:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a404:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a408:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a40a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a40e:	1b5b      	subs	r3, r3, r5
 800a410:	9311      	str	r3, [sp, #68]	@ 0x44
 800a412:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a416:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a41a:	f7ff f8f1 	bl	8009600 <__ulp>
 800a41e:	4650      	mov	r0, sl
 800a420:	ec53 2b10 	vmov	r2, r3, d0
 800a424:	4659      	mov	r1, fp
 800a426:	f7f6 f8ef 	bl	8000608 <__aeabi_dmul>
 800a42a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a42e:	f7f5 ff35 	bl	800029c <__adddf3>
 800a432:	4682      	mov	sl, r0
 800a434:	468b      	mov	fp, r1
 800a436:	e770      	b.n	800a31a <_strtod_l+0xa62>
 800a438:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a43c:	e7e0      	b.n	800a400 <_strtod_l+0xb48>
 800a43e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a478 <_strtod_l+0xbc0>)
 800a440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a444:	f7f6 fb52 	bl	8000aec <__aeabi_dcmplt>
 800a448:	e798      	b.n	800a37c <_strtod_l+0xac4>
 800a44a:	2300      	movs	r3, #0
 800a44c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a44e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a450:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a452:	6013      	str	r3, [r2, #0]
 800a454:	f7ff ba6d 	b.w	8009932 <_strtod_l+0x7a>
 800a458:	2a65      	cmp	r2, #101	@ 0x65
 800a45a:	f43f ab66 	beq.w	8009b2a <_strtod_l+0x272>
 800a45e:	2a45      	cmp	r2, #69	@ 0x45
 800a460:	f43f ab63 	beq.w	8009b2a <_strtod_l+0x272>
 800a464:	2301      	movs	r3, #1
 800a466:	f7ff bb9e 	b.w	8009ba6 <_strtod_l+0x2ee>
 800a46a:	bf00      	nop
 800a46c:	f3af 8000 	nop.w
 800a470:	ffc00000 	.word	0xffc00000
 800a474:	41dfffff 	.word	0x41dfffff
 800a478:	94a03595 	.word	0x94a03595
 800a47c:	3fcfffff 	.word	0x3fcfffff

0800a480 <_strtod_r>:
 800a480:	4b01      	ldr	r3, [pc, #4]	@ (800a488 <_strtod_r+0x8>)
 800a482:	f7ff ba19 	b.w	80098b8 <_strtod_l>
 800a486:	bf00      	nop
 800a488:	2000006c 	.word	0x2000006c

0800a48c <_strtol_l.constprop.0>:
 800a48c:	2b24      	cmp	r3, #36	@ 0x24
 800a48e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a492:	4686      	mov	lr, r0
 800a494:	4690      	mov	r8, r2
 800a496:	d801      	bhi.n	800a49c <_strtol_l.constprop.0+0x10>
 800a498:	2b01      	cmp	r3, #1
 800a49a:	d106      	bne.n	800a4aa <_strtol_l.constprop.0+0x1e>
 800a49c:	f7fd fdae 	bl	8007ffc <__errno>
 800a4a0:	2316      	movs	r3, #22
 800a4a2:	6003      	str	r3, [r0, #0]
 800a4a4:	2000      	movs	r0, #0
 800a4a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4aa:	4834      	ldr	r0, [pc, #208]	@ (800a57c <_strtol_l.constprop.0+0xf0>)
 800a4ac:	460d      	mov	r5, r1
 800a4ae:	462a      	mov	r2, r5
 800a4b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a4b4:	5d06      	ldrb	r6, [r0, r4]
 800a4b6:	f016 0608 	ands.w	r6, r6, #8
 800a4ba:	d1f8      	bne.n	800a4ae <_strtol_l.constprop.0+0x22>
 800a4bc:	2c2d      	cmp	r4, #45	@ 0x2d
 800a4be:	d12d      	bne.n	800a51c <_strtol_l.constprop.0+0x90>
 800a4c0:	782c      	ldrb	r4, [r5, #0]
 800a4c2:	2601      	movs	r6, #1
 800a4c4:	1c95      	adds	r5, r2, #2
 800a4c6:	f033 0210 	bics.w	r2, r3, #16
 800a4ca:	d109      	bne.n	800a4e0 <_strtol_l.constprop.0+0x54>
 800a4cc:	2c30      	cmp	r4, #48	@ 0x30
 800a4ce:	d12a      	bne.n	800a526 <_strtol_l.constprop.0+0x9a>
 800a4d0:	782a      	ldrb	r2, [r5, #0]
 800a4d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a4d6:	2a58      	cmp	r2, #88	@ 0x58
 800a4d8:	d125      	bne.n	800a526 <_strtol_l.constprop.0+0x9a>
 800a4da:	786c      	ldrb	r4, [r5, #1]
 800a4dc:	2310      	movs	r3, #16
 800a4de:	3502      	adds	r5, #2
 800a4e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a4e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	fbbc f9f3 	udiv	r9, ip, r3
 800a4ee:	4610      	mov	r0, r2
 800a4f0:	fb03 ca19 	mls	sl, r3, r9, ip
 800a4f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a4f8:	2f09      	cmp	r7, #9
 800a4fa:	d81b      	bhi.n	800a534 <_strtol_l.constprop.0+0xa8>
 800a4fc:	463c      	mov	r4, r7
 800a4fe:	42a3      	cmp	r3, r4
 800a500:	dd27      	ble.n	800a552 <_strtol_l.constprop.0+0xc6>
 800a502:	1c57      	adds	r7, r2, #1
 800a504:	d007      	beq.n	800a516 <_strtol_l.constprop.0+0x8a>
 800a506:	4581      	cmp	r9, r0
 800a508:	d320      	bcc.n	800a54c <_strtol_l.constprop.0+0xc0>
 800a50a:	d101      	bne.n	800a510 <_strtol_l.constprop.0+0x84>
 800a50c:	45a2      	cmp	sl, r4
 800a50e:	db1d      	blt.n	800a54c <_strtol_l.constprop.0+0xc0>
 800a510:	fb00 4003 	mla	r0, r0, r3, r4
 800a514:	2201      	movs	r2, #1
 800a516:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a51a:	e7eb      	b.n	800a4f4 <_strtol_l.constprop.0+0x68>
 800a51c:	2c2b      	cmp	r4, #43	@ 0x2b
 800a51e:	bf04      	itt	eq
 800a520:	782c      	ldrbeq	r4, [r5, #0]
 800a522:	1c95      	addeq	r5, r2, #2
 800a524:	e7cf      	b.n	800a4c6 <_strtol_l.constprop.0+0x3a>
 800a526:	2b00      	cmp	r3, #0
 800a528:	d1da      	bne.n	800a4e0 <_strtol_l.constprop.0+0x54>
 800a52a:	2c30      	cmp	r4, #48	@ 0x30
 800a52c:	bf0c      	ite	eq
 800a52e:	2308      	moveq	r3, #8
 800a530:	230a      	movne	r3, #10
 800a532:	e7d5      	b.n	800a4e0 <_strtol_l.constprop.0+0x54>
 800a534:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a538:	2f19      	cmp	r7, #25
 800a53a:	d801      	bhi.n	800a540 <_strtol_l.constprop.0+0xb4>
 800a53c:	3c37      	subs	r4, #55	@ 0x37
 800a53e:	e7de      	b.n	800a4fe <_strtol_l.constprop.0+0x72>
 800a540:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a544:	2f19      	cmp	r7, #25
 800a546:	d804      	bhi.n	800a552 <_strtol_l.constprop.0+0xc6>
 800a548:	3c57      	subs	r4, #87	@ 0x57
 800a54a:	e7d8      	b.n	800a4fe <_strtol_l.constprop.0+0x72>
 800a54c:	f04f 32ff 	mov.w	r2, #4294967295
 800a550:	e7e1      	b.n	800a516 <_strtol_l.constprop.0+0x8a>
 800a552:	1c53      	adds	r3, r2, #1
 800a554:	d108      	bne.n	800a568 <_strtol_l.constprop.0+0xdc>
 800a556:	2322      	movs	r3, #34	@ 0x22
 800a558:	f8ce 3000 	str.w	r3, [lr]
 800a55c:	4660      	mov	r0, ip
 800a55e:	f1b8 0f00 	cmp.w	r8, #0
 800a562:	d0a0      	beq.n	800a4a6 <_strtol_l.constprop.0+0x1a>
 800a564:	1e69      	subs	r1, r5, #1
 800a566:	e006      	b.n	800a576 <_strtol_l.constprop.0+0xea>
 800a568:	b106      	cbz	r6, 800a56c <_strtol_l.constprop.0+0xe0>
 800a56a:	4240      	negs	r0, r0
 800a56c:	f1b8 0f00 	cmp.w	r8, #0
 800a570:	d099      	beq.n	800a4a6 <_strtol_l.constprop.0+0x1a>
 800a572:	2a00      	cmp	r2, #0
 800a574:	d1f6      	bne.n	800a564 <_strtol_l.constprop.0+0xd8>
 800a576:	f8c8 1000 	str.w	r1, [r8]
 800a57a:	e794      	b.n	800a4a6 <_strtol_l.constprop.0+0x1a>
 800a57c:	0800b951 	.word	0x0800b951

0800a580 <_strtol_r>:
 800a580:	f7ff bf84 	b.w	800a48c <_strtol_l.constprop.0>

0800a584 <__ssputs_r>:
 800a584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a588:	688e      	ldr	r6, [r1, #8]
 800a58a:	461f      	mov	r7, r3
 800a58c:	42be      	cmp	r6, r7
 800a58e:	680b      	ldr	r3, [r1, #0]
 800a590:	4682      	mov	sl, r0
 800a592:	460c      	mov	r4, r1
 800a594:	4690      	mov	r8, r2
 800a596:	d82d      	bhi.n	800a5f4 <__ssputs_r+0x70>
 800a598:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a59c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a5a0:	d026      	beq.n	800a5f0 <__ssputs_r+0x6c>
 800a5a2:	6965      	ldr	r5, [r4, #20]
 800a5a4:	6909      	ldr	r1, [r1, #16]
 800a5a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a5aa:	eba3 0901 	sub.w	r9, r3, r1
 800a5ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a5b2:	1c7b      	adds	r3, r7, #1
 800a5b4:	444b      	add	r3, r9
 800a5b6:	106d      	asrs	r5, r5, #1
 800a5b8:	429d      	cmp	r5, r3
 800a5ba:	bf38      	it	cc
 800a5bc:	461d      	movcc	r5, r3
 800a5be:	0553      	lsls	r3, r2, #21
 800a5c0:	d527      	bpl.n	800a612 <__ssputs_r+0x8e>
 800a5c2:	4629      	mov	r1, r5
 800a5c4:	f7fe fc1c 	bl	8008e00 <_malloc_r>
 800a5c8:	4606      	mov	r6, r0
 800a5ca:	b360      	cbz	r0, 800a626 <__ssputs_r+0xa2>
 800a5cc:	6921      	ldr	r1, [r4, #16]
 800a5ce:	464a      	mov	r2, r9
 800a5d0:	f7fd fd41 	bl	8008056 <memcpy>
 800a5d4:	89a3      	ldrh	r3, [r4, #12]
 800a5d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a5da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5de:	81a3      	strh	r3, [r4, #12]
 800a5e0:	6126      	str	r6, [r4, #16]
 800a5e2:	6165      	str	r5, [r4, #20]
 800a5e4:	444e      	add	r6, r9
 800a5e6:	eba5 0509 	sub.w	r5, r5, r9
 800a5ea:	6026      	str	r6, [r4, #0]
 800a5ec:	60a5      	str	r5, [r4, #8]
 800a5ee:	463e      	mov	r6, r7
 800a5f0:	42be      	cmp	r6, r7
 800a5f2:	d900      	bls.n	800a5f6 <__ssputs_r+0x72>
 800a5f4:	463e      	mov	r6, r7
 800a5f6:	6820      	ldr	r0, [r4, #0]
 800a5f8:	4632      	mov	r2, r6
 800a5fa:	4641      	mov	r1, r8
 800a5fc:	f000 fb6a 	bl	800acd4 <memmove>
 800a600:	68a3      	ldr	r3, [r4, #8]
 800a602:	1b9b      	subs	r3, r3, r6
 800a604:	60a3      	str	r3, [r4, #8]
 800a606:	6823      	ldr	r3, [r4, #0]
 800a608:	4433      	add	r3, r6
 800a60a:	6023      	str	r3, [r4, #0]
 800a60c:	2000      	movs	r0, #0
 800a60e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a612:	462a      	mov	r2, r5
 800a614:	f000 ff41 	bl	800b49a <_realloc_r>
 800a618:	4606      	mov	r6, r0
 800a61a:	2800      	cmp	r0, #0
 800a61c:	d1e0      	bne.n	800a5e0 <__ssputs_r+0x5c>
 800a61e:	6921      	ldr	r1, [r4, #16]
 800a620:	4650      	mov	r0, sl
 800a622:	f7fe fb79 	bl	8008d18 <_free_r>
 800a626:	230c      	movs	r3, #12
 800a628:	f8ca 3000 	str.w	r3, [sl]
 800a62c:	89a3      	ldrh	r3, [r4, #12]
 800a62e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a632:	81a3      	strh	r3, [r4, #12]
 800a634:	f04f 30ff 	mov.w	r0, #4294967295
 800a638:	e7e9      	b.n	800a60e <__ssputs_r+0x8a>
	...

0800a63c <_svfiprintf_r>:
 800a63c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a640:	4698      	mov	r8, r3
 800a642:	898b      	ldrh	r3, [r1, #12]
 800a644:	061b      	lsls	r3, r3, #24
 800a646:	b09d      	sub	sp, #116	@ 0x74
 800a648:	4607      	mov	r7, r0
 800a64a:	460d      	mov	r5, r1
 800a64c:	4614      	mov	r4, r2
 800a64e:	d510      	bpl.n	800a672 <_svfiprintf_r+0x36>
 800a650:	690b      	ldr	r3, [r1, #16]
 800a652:	b973      	cbnz	r3, 800a672 <_svfiprintf_r+0x36>
 800a654:	2140      	movs	r1, #64	@ 0x40
 800a656:	f7fe fbd3 	bl	8008e00 <_malloc_r>
 800a65a:	6028      	str	r0, [r5, #0]
 800a65c:	6128      	str	r0, [r5, #16]
 800a65e:	b930      	cbnz	r0, 800a66e <_svfiprintf_r+0x32>
 800a660:	230c      	movs	r3, #12
 800a662:	603b      	str	r3, [r7, #0]
 800a664:	f04f 30ff 	mov.w	r0, #4294967295
 800a668:	b01d      	add	sp, #116	@ 0x74
 800a66a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a66e:	2340      	movs	r3, #64	@ 0x40
 800a670:	616b      	str	r3, [r5, #20]
 800a672:	2300      	movs	r3, #0
 800a674:	9309      	str	r3, [sp, #36]	@ 0x24
 800a676:	2320      	movs	r3, #32
 800a678:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a67c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a680:	2330      	movs	r3, #48	@ 0x30
 800a682:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a820 <_svfiprintf_r+0x1e4>
 800a686:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a68a:	f04f 0901 	mov.w	r9, #1
 800a68e:	4623      	mov	r3, r4
 800a690:	469a      	mov	sl, r3
 800a692:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a696:	b10a      	cbz	r2, 800a69c <_svfiprintf_r+0x60>
 800a698:	2a25      	cmp	r2, #37	@ 0x25
 800a69a:	d1f9      	bne.n	800a690 <_svfiprintf_r+0x54>
 800a69c:	ebba 0b04 	subs.w	fp, sl, r4
 800a6a0:	d00b      	beq.n	800a6ba <_svfiprintf_r+0x7e>
 800a6a2:	465b      	mov	r3, fp
 800a6a4:	4622      	mov	r2, r4
 800a6a6:	4629      	mov	r1, r5
 800a6a8:	4638      	mov	r0, r7
 800a6aa:	f7ff ff6b 	bl	800a584 <__ssputs_r>
 800a6ae:	3001      	adds	r0, #1
 800a6b0:	f000 80a7 	beq.w	800a802 <_svfiprintf_r+0x1c6>
 800a6b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a6b6:	445a      	add	r2, fp
 800a6b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a6ba:	f89a 3000 	ldrb.w	r3, [sl]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	f000 809f 	beq.w	800a802 <_svfiprintf_r+0x1c6>
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	f04f 32ff 	mov.w	r2, #4294967295
 800a6ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6ce:	f10a 0a01 	add.w	sl, sl, #1
 800a6d2:	9304      	str	r3, [sp, #16]
 800a6d4:	9307      	str	r3, [sp, #28]
 800a6d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a6da:	931a      	str	r3, [sp, #104]	@ 0x68
 800a6dc:	4654      	mov	r4, sl
 800a6de:	2205      	movs	r2, #5
 800a6e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6e4:	484e      	ldr	r0, [pc, #312]	@ (800a820 <_svfiprintf_r+0x1e4>)
 800a6e6:	f7f5 fd7b 	bl	80001e0 <memchr>
 800a6ea:	9a04      	ldr	r2, [sp, #16]
 800a6ec:	b9d8      	cbnz	r0, 800a726 <_svfiprintf_r+0xea>
 800a6ee:	06d0      	lsls	r0, r2, #27
 800a6f0:	bf44      	itt	mi
 800a6f2:	2320      	movmi	r3, #32
 800a6f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6f8:	0711      	lsls	r1, r2, #28
 800a6fa:	bf44      	itt	mi
 800a6fc:	232b      	movmi	r3, #43	@ 0x2b
 800a6fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a702:	f89a 3000 	ldrb.w	r3, [sl]
 800a706:	2b2a      	cmp	r3, #42	@ 0x2a
 800a708:	d015      	beq.n	800a736 <_svfiprintf_r+0xfa>
 800a70a:	9a07      	ldr	r2, [sp, #28]
 800a70c:	4654      	mov	r4, sl
 800a70e:	2000      	movs	r0, #0
 800a710:	f04f 0c0a 	mov.w	ip, #10
 800a714:	4621      	mov	r1, r4
 800a716:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a71a:	3b30      	subs	r3, #48	@ 0x30
 800a71c:	2b09      	cmp	r3, #9
 800a71e:	d94b      	bls.n	800a7b8 <_svfiprintf_r+0x17c>
 800a720:	b1b0      	cbz	r0, 800a750 <_svfiprintf_r+0x114>
 800a722:	9207      	str	r2, [sp, #28]
 800a724:	e014      	b.n	800a750 <_svfiprintf_r+0x114>
 800a726:	eba0 0308 	sub.w	r3, r0, r8
 800a72a:	fa09 f303 	lsl.w	r3, r9, r3
 800a72e:	4313      	orrs	r3, r2
 800a730:	9304      	str	r3, [sp, #16]
 800a732:	46a2      	mov	sl, r4
 800a734:	e7d2      	b.n	800a6dc <_svfiprintf_r+0xa0>
 800a736:	9b03      	ldr	r3, [sp, #12]
 800a738:	1d19      	adds	r1, r3, #4
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	9103      	str	r1, [sp, #12]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	bfbb      	ittet	lt
 800a742:	425b      	neglt	r3, r3
 800a744:	f042 0202 	orrlt.w	r2, r2, #2
 800a748:	9307      	strge	r3, [sp, #28]
 800a74a:	9307      	strlt	r3, [sp, #28]
 800a74c:	bfb8      	it	lt
 800a74e:	9204      	strlt	r2, [sp, #16]
 800a750:	7823      	ldrb	r3, [r4, #0]
 800a752:	2b2e      	cmp	r3, #46	@ 0x2e
 800a754:	d10a      	bne.n	800a76c <_svfiprintf_r+0x130>
 800a756:	7863      	ldrb	r3, [r4, #1]
 800a758:	2b2a      	cmp	r3, #42	@ 0x2a
 800a75a:	d132      	bne.n	800a7c2 <_svfiprintf_r+0x186>
 800a75c:	9b03      	ldr	r3, [sp, #12]
 800a75e:	1d1a      	adds	r2, r3, #4
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	9203      	str	r2, [sp, #12]
 800a764:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a768:	3402      	adds	r4, #2
 800a76a:	9305      	str	r3, [sp, #20]
 800a76c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a830 <_svfiprintf_r+0x1f4>
 800a770:	7821      	ldrb	r1, [r4, #0]
 800a772:	2203      	movs	r2, #3
 800a774:	4650      	mov	r0, sl
 800a776:	f7f5 fd33 	bl	80001e0 <memchr>
 800a77a:	b138      	cbz	r0, 800a78c <_svfiprintf_r+0x150>
 800a77c:	9b04      	ldr	r3, [sp, #16]
 800a77e:	eba0 000a 	sub.w	r0, r0, sl
 800a782:	2240      	movs	r2, #64	@ 0x40
 800a784:	4082      	lsls	r2, r0
 800a786:	4313      	orrs	r3, r2
 800a788:	3401      	adds	r4, #1
 800a78a:	9304      	str	r3, [sp, #16]
 800a78c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a790:	4824      	ldr	r0, [pc, #144]	@ (800a824 <_svfiprintf_r+0x1e8>)
 800a792:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a796:	2206      	movs	r2, #6
 800a798:	f7f5 fd22 	bl	80001e0 <memchr>
 800a79c:	2800      	cmp	r0, #0
 800a79e:	d036      	beq.n	800a80e <_svfiprintf_r+0x1d2>
 800a7a0:	4b21      	ldr	r3, [pc, #132]	@ (800a828 <_svfiprintf_r+0x1ec>)
 800a7a2:	bb1b      	cbnz	r3, 800a7ec <_svfiprintf_r+0x1b0>
 800a7a4:	9b03      	ldr	r3, [sp, #12]
 800a7a6:	3307      	adds	r3, #7
 800a7a8:	f023 0307 	bic.w	r3, r3, #7
 800a7ac:	3308      	adds	r3, #8
 800a7ae:	9303      	str	r3, [sp, #12]
 800a7b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7b2:	4433      	add	r3, r6
 800a7b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7b6:	e76a      	b.n	800a68e <_svfiprintf_r+0x52>
 800a7b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7bc:	460c      	mov	r4, r1
 800a7be:	2001      	movs	r0, #1
 800a7c0:	e7a8      	b.n	800a714 <_svfiprintf_r+0xd8>
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	3401      	adds	r4, #1
 800a7c6:	9305      	str	r3, [sp, #20]
 800a7c8:	4619      	mov	r1, r3
 800a7ca:	f04f 0c0a 	mov.w	ip, #10
 800a7ce:	4620      	mov	r0, r4
 800a7d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7d4:	3a30      	subs	r2, #48	@ 0x30
 800a7d6:	2a09      	cmp	r2, #9
 800a7d8:	d903      	bls.n	800a7e2 <_svfiprintf_r+0x1a6>
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d0c6      	beq.n	800a76c <_svfiprintf_r+0x130>
 800a7de:	9105      	str	r1, [sp, #20]
 800a7e0:	e7c4      	b.n	800a76c <_svfiprintf_r+0x130>
 800a7e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7e6:	4604      	mov	r4, r0
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	e7f0      	b.n	800a7ce <_svfiprintf_r+0x192>
 800a7ec:	ab03      	add	r3, sp, #12
 800a7ee:	9300      	str	r3, [sp, #0]
 800a7f0:	462a      	mov	r2, r5
 800a7f2:	4b0e      	ldr	r3, [pc, #56]	@ (800a82c <_svfiprintf_r+0x1f0>)
 800a7f4:	a904      	add	r1, sp, #16
 800a7f6:	4638      	mov	r0, r7
 800a7f8:	f7fc fb62 	bl	8006ec0 <_printf_float>
 800a7fc:	1c42      	adds	r2, r0, #1
 800a7fe:	4606      	mov	r6, r0
 800a800:	d1d6      	bne.n	800a7b0 <_svfiprintf_r+0x174>
 800a802:	89ab      	ldrh	r3, [r5, #12]
 800a804:	065b      	lsls	r3, r3, #25
 800a806:	f53f af2d 	bmi.w	800a664 <_svfiprintf_r+0x28>
 800a80a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a80c:	e72c      	b.n	800a668 <_svfiprintf_r+0x2c>
 800a80e:	ab03      	add	r3, sp, #12
 800a810:	9300      	str	r3, [sp, #0]
 800a812:	462a      	mov	r2, r5
 800a814:	4b05      	ldr	r3, [pc, #20]	@ (800a82c <_svfiprintf_r+0x1f0>)
 800a816:	a904      	add	r1, sp, #16
 800a818:	4638      	mov	r0, r7
 800a81a:	f7fc fde9 	bl	80073f0 <_printf_i>
 800a81e:	e7ed      	b.n	800a7fc <_svfiprintf_r+0x1c0>
 800a820:	0800ba51 	.word	0x0800ba51
 800a824:	0800ba5b 	.word	0x0800ba5b
 800a828:	08006ec1 	.word	0x08006ec1
 800a82c:	0800a585 	.word	0x0800a585
 800a830:	0800ba57 	.word	0x0800ba57

0800a834 <__sfputc_r>:
 800a834:	6893      	ldr	r3, [r2, #8]
 800a836:	3b01      	subs	r3, #1
 800a838:	2b00      	cmp	r3, #0
 800a83a:	b410      	push	{r4}
 800a83c:	6093      	str	r3, [r2, #8]
 800a83e:	da08      	bge.n	800a852 <__sfputc_r+0x1e>
 800a840:	6994      	ldr	r4, [r2, #24]
 800a842:	42a3      	cmp	r3, r4
 800a844:	db01      	blt.n	800a84a <__sfputc_r+0x16>
 800a846:	290a      	cmp	r1, #10
 800a848:	d103      	bne.n	800a852 <__sfputc_r+0x1e>
 800a84a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a84e:	f7fd ba98 	b.w	8007d82 <__swbuf_r>
 800a852:	6813      	ldr	r3, [r2, #0]
 800a854:	1c58      	adds	r0, r3, #1
 800a856:	6010      	str	r0, [r2, #0]
 800a858:	7019      	strb	r1, [r3, #0]
 800a85a:	4608      	mov	r0, r1
 800a85c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a860:	4770      	bx	lr

0800a862 <__sfputs_r>:
 800a862:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a864:	4606      	mov	r6, r0
 800a866:	460f      	mov	r7, r1
 800a868:	4614      	mov	r4, r2
 800a86a:	18d5      	adds	r5, r2, r3
 800a86c:	42ac      	cmp	r4, r5
 800a86e:	d101      	bne.n	800a874 <__sfputs_r+0x12>
 800a870:	2000      	movs	r0, #0
 800a872:	e007      	b.n	800a884 <__sfputs_r+0x22>
 800a874:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a878:	463a      	mov	r2, r7
 800a87a:	4630      	mov	r0, r6
 800a87c:	f7ff ffda 	bl	800a834 <__sfputc_r>
 800a880:	1c43      	adds	r3, r0, #1
 800a882:	d1f3      	bne.n	800a86c <__sfputs_r+0xa>
 800a884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a888 <_vfiprintf_r>:
 800a888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a88c:	460d      	mov	r5, r1
 800a88e:	b09d      	sub	sp, #116	@ 0x74
 800a890:	4614      	mov	r4, r2
 800a892:	4698      	mov	r8, r3
 800a894:	4606      	mov	r6, r0
 800a896:	b118      	cbz	r0, 800a8a0 <_vfiprintf_r+0x18>
 800a898:	6a03      	ldr	r3, [r0, #32]
 800a89a:	b90b      	cbnz	r3, 800a8a0 <_vfiprintf_r+0x18>
 800a89c:	f7fd f968 	bl	8007b70 <__sinit>
 800a8a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8a2:	07d9      	lsls	r1, r3, #31
 800a8a4:	d405      	bmi.n	800a8b2 <_vfiprintf_r+0x2a>
 800a8a6:	89ab      	ldrh	r3, [r5, #12]
 800a8a8:	059a      	lsls	r2, r3, #22
 800a8aa:	d402      	bmi.n	800a8b2 <_vfiprintf_r+0x2a>
 800a8ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8ae:	f7fd fbd0 	bl	8008052 <__retarget_lock_acquire_recursive>
 800a8b2:	89ab      	ldrh	r3, [r5, #12]
 800a8b4:	071b      	lsls	r3, r3, #28
 800a8b6:	d501      	bpl.n	800a8bc <_vfiprintf_r+0x34>
 800a8b8:	692b      	ldr	r3, [r5, #16]
 800a8ba:	b99b      	cbnz	r3, 800a8e4 <_vfiprintf_r+0x5c>
 800a8bc:	4629      	mov	r1, r5
 800a8be:	4630      	mov	r0, r6
 800a8c0:	f7fd fa9e 	bl	8007e00 <__swsetup_r>
 800a8c4:	b170      	cbz	r0, 800a8e4 <_vfiprintf_r+0x5c>
 800a8c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8c8:	07dc      	lsls	r4, r3, #31
 800a8ca:	d504      	bpl.n	800a8d6 <_vfiprintf_r+0x4e>
 800a8cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a8d0:	b01d      	add	sp, #116	@ 0x74
 800a8d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8d6:	89ab      	ldrh	r3, [r5, #12]
 800a8d8:	0598      	lsls	r0, r3, #22
 800a8da:	d4f7      	bmi.n	800a8cc <_vfiprintf_r+0x44>
 800a8dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8de:	f7fd fbb9 	bl	8008054 <__retarget_lock_release_recursive>
 800a8e2:	e7f3      	b.n	800a8cc <_vfiprintf_r+0x44>
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8e8:	2320      	movs	r3, #32
 800a8ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a8ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8f2:	2330      	movs	r3, #48	@ 0x30
 800a8f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aaa4 <_vfiprintf_r+0x21c>
 800a8f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a8fc:	f04f 0901 	mov.w	r9, #1
 800a900:	4623      	mov	r3, r4
 800a902:	469a      	mov	sl, r3
 800a904:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a908:	b10a      	cbz	r2, 800a90e <_vfiprintf_r+0x86>
 800a90a:	2a25      	cmp	r2, #37	@ 0x25
 800a90c:	d1f9      	bne.n	800a902 <_vfiprintf_r+0x7a>
 800a90e:	ebba 0b04 	subs.w	fp, sl, r4
 800a912:	d00b      	beq.n	800a92c <_vfiprintf_r+0xa4>
 800a914:	465b      	mov	r3, fp
 800a916:	4622      	mov	r2, r4
 800a918:	4629      	mov	r1, r5
 800a91a:	4630      	mov	r0, r6
 800a91c:	f7ff ffa1 	bl	800a862 <__sfputs_r>
 800a920:	3001      	adds	r0, #1
 800a922:	f000 80a7 	beq.w	800aa74 <_vfiprintf_r+0x1ec>
 800a926:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a928:	445a      	add	r2, fp
 800a92a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a92c:	f89a 3000 	ldrb.w	r3, [sl]
 800a930:	2b00      	cmp	r3, #0
 800a932:	f000 809f 	beq.w	800aa74 <_vfiprintf_r+0x1ec>
 800a936:	2300      	movs	r3, #0
 800a938:	f04f 32ff 	mov.w	r2, #4294967295
 800a93c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a940:	f10a 0a01 	add.w	sl, sl, #1
 800a944:	9304      	str	r3, [sp, #16]
 800a946:	9307      	str	r3, [sp, #28]
 800a948:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a94c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a94e:	4654      	mov	r4, sl
 800a950:	2205      	movs	r2, #5
 800a952:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a956:	4853      	ldr	r0, [pc, #332]	@ (800aaa4 <_vfiprintf_r+0x21c>)
 800a958:	f7f5 fc42 	bl	80001e0 <memchr>
 800a95c:	9a04      	ldr	r2, [sp, #16]
 800a95e:	b9d8      	cbnz	r0, 800a998 <_vfiprintf_r+0x110>
 800a960:	06d1      	lsls	r1, r2, #27
 800a962:	bf44      	itt	mi
 800a964:	2320      	movmi	r3, #32
 800a966:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a96a:	0713      	lsls	r3, r2, #28
 800a96c:	bf44      	itt	mi
 800a96e:	232b      	movmi	r3, #43	@ 0x2b
 800a970:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a974:	f89a 3000 	ldrb.w	r3, [sl]
 800a978:	2b2a      	cmp	r3, #42	@ 0x2a
 800a97a:	d015      	beq.n	800a9a8 <_vfiprintf_r+0x120>
 800a97c:	9a07      	ldr	r2, [sp, #28]
 800a97e:	4654      	mov	r4, sl
 800a980:	2000      	movs	r0, #0
 800a982:	f04f 0c0a 	mov.w	ip, #10
 800a986:	4621      	mov	r1, r4
 800a988:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a98c:	3b30      	subs	r3, #48	@ 0x30
 800a98e:	2b09      	cmp	r3, #9
 800a990:	d94b      	bls.n	800aa2a <_vfiprintf_r+0x1a2>
 800a992:	b1b0      	cbz	r0, 800a9c2 <_vfiprintf_r+0x13a>
 800a994:	9207      	str	r2, [sp, #28]
 800a996:	e014      	b.n	800a9c2 <_vfiprintf_r+0x13a>
 800a998:	eba0 0308 	sub.w	r3, r0, r8
 800a99c:	fa09 f303 	lsl.w	r3, r9, r3
 800a9a0:	4313      	orrs	r3, r2
 800a9a2:	9304      	str	r3, [sp, #16]
 800a9a4:	46a2      	mov	sl, r4
 800a9a6:	e7d2      	b.n	800a94e <_vfiprintf_r+0xc6>
 800a9a8:	9b03      	ldr	r3, [sp, #12]
 800a9aa:	1d19      	adds	r1, r3, #4
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	9103      	str	r1, [sp, #12]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	bfbb      	ittet	lt
 800a9b4:	425b      	neglt	r3, r3
 800a9b6:	f042 0202 	orrlt.w	r2, r2, #2
 800a9ba:	9307      	strge	r3, [sp, #28]
 800a9bc:	9307      	strlt	r3, [sp, #28]
 800a9be:	bfb8      	it	lt
 800a9c0:	9204      	strlt	r2, [sp, #16]
 800a9c2:	7823      	ldrb	r3, [r4, #0]
 800a9c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9c6:	d10a      	bne.n	800a9de <_vfiprintf_r+0x156>
 800a9c8:	7863      	ldrb	r3, [r4, #1]
 800a9ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9cc:	d132      	bne.n	800aa34 <_vfiprintf_r+0x1ac>
 800a9ce:	9b03      	ldr	r3, [sp, #12]
 800a9d0:	1d1a      	adds	r2, r3, #4
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	9203      	str	r2, [sp, #12]
 800a9d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a9da:	3402      	adds	r4, #2
 800a9dc:	9305      	str	r3, [sp, #20]
 800a9de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aab4 <_vfiprintf_r+0x22c>
 800a9e2:	7821      	ldrb	r1, [r4, #0]
 800a9e4:	2203      	movs	r2, #3
 800a9e6:	4650      	mov	r0, sl
 800a9e8:	f7f5 fbfa 	bl	80001e0 <memchr>
 800a9ec:	b138      	cbz	r0, 800a9fe <_vfiprintf_r+0x176>
 800a9ee:	9b04      	ldr	r3, [sp, #16]
 800a9f0:	eba0 000a 	sub.w	r0, r0, sl
 800a9f4:	2240      	movs	r2, #64	@ 0x40
 800a9f6:	4082      	lsls	r2, r0
 800a9f8:	4313      	orrs	r3, r2
 800a9fa:	3401      	adds	r4, #1
 800a9fc:	9304      	str	r3, [sp, #16]
 800a9fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa02:	4829      	ldr	r0, [pc, #164]	@ (800aaa8 <_vfiprintf_r+0x220>)
 800aa04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa08:	2206      	movs	r2, #6
 800aa0a:	f7f5 fbe9 	bl	80001e0 <memchr>
 800aa0e:	2800      	cmp	r0, #0
 800aa10:	d03f      	beq.n	800aa92 <_vfiprintf_r+0x20a>
 800aa12:	4b26      	ldr	r3, [pc, #152]	@ (800aaac <_vfiprintf_r+0x224>)
 800aa14:	bb1b      	cbnz	r3, 800aa5e <_vfiprintf_r+0x1d6>
 800aa16:	9b03      	ldr	r3, [sp, #12]
 800aa18:	3307      	adds	r3, #7
 800aa1a:	f023 0307 	bic.w	r3, r3, #7
 800aa1e:	3308      	adds	r3, #8
 800aa20:	9303      	str	r3, [sp, #12]
 800aa22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa24:	443b      	add	r3, r7
 800aa26:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa28:	e76a      	b.n	800a900 <_vfiprintf_r+0x78>
 800aa2a:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa2e:	460c      	mov	r4, r1
 800aa30:	2001      	movs	r0, #1
 800aa32:	e7a8      	b.n	800a986 <_vfiprintf_r+0xfe>
 800aa34:	2300      	movs	r3, #0
 800aa36:	3401      	adds	r4, #1
 800aa38:	9305      	str	r3, [sp, #20]
 800aa3a:	4619      	mov	r1, r3
 800aa3c:	f04f 0c0a 	mov.w	ip, #10
 800aa40:	4620      	mov	r0, r4
 800aa42:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa46:	3a30      	subs	r2, #48	@ 0x30
 800aa48:	2a09      	cmp	r2, #9
 800aa4a:	d903      	bls.n	800aa54 <_vfiprintf_r+0x1cc>
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d0c6      	beq.n	800a9de <_vfiprintf_r+0x156>
 800aa50:	9105      	str	r1, [sp, #20]
 800aa52:	e7c4      	b.n	800a9de <_vfiprintf_r+0x156>
 800aa54:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa58:	4604      	mov	r4, r0
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	e7f0      	b.n	800aa40 <_vfiprintf_r+0x1b8>
 800aa5e:	ab03      	add	r3, sp, #12
 800aa60:	9300      	str	r3, [sp, #0]
 800aa62:	462a      	mov	r2, r5
 800aa64:	4b12      	ldr	r3, [pc, #72]	@ (800aab0 <_vfiprintf_r+0x228>)
 800aa66:	a904      	add	r1, sp, #16
 800aa68:	4630      	mov	r0, r6
 800aa6a:	f7fc fa29 	bl	8006ec0 <_printf_float>
 800aa6e:	4607      	mov	r7, r0
 800aa70:	1c78      	adds	r0, r7, #1
 800aa72:	d1d6      	bne.n	800aa22 <_vfiprintf_r+0x19a>
 800aa74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa76:	07d9      	lsls	r1, r3, #31
 800aa78:	d405      	bmi.n	800aa86 <_vfiprintf_r+0x1fe>
 800aa7a:	89ab      	ldrh	r3, [r5, #12]
 800aa7c:	059a      	lsls	r2, r3, #22
 800aa7e:	d402      	bmi.n	800aa86 <_vfiprintf_r+0x1fe>
 800aa80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa82:	f7fd fae7 	bl	8008054 <__retarget_lock_release_recursive>
 800aa86:	89ab      	ldrh	r3, [r5, #12]
 800aa88:	065b      	lsls	r3, r3, #25
 800aa8a:	f53f af1f 	bmi.w	800a8cc <_vfiprintf_r+0x44>
 800aa8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa90:	e71e      	b.n	800a8d0 <_vfiprintf_r+0x48>
 800aa92:	ab03      	add	r3, sp, #12
 800aa94:	9300      	str	r3, [sp, #0]
 800aa96:	462a      	mov	r2, r5
 800aa98:	4b05      	ldr	r3, [pc, #20]	@ (800aab0 <_vfiprintf_r+0x228>)
 800aa9a:	a904      	add	r1, sp, #16
 800aa9c:	4630      	mov	r0, r6
 800aa9e:	f7fc fca7 	bl	80073f0 <_printf_i>
 800aaa2:	e7e4      	b.n	800aa6e <_vfiprintf_r+0x1e6>
 800aaa4:	0800ba51 	.word	0x0800ba51
 800aaa8:	0800ba5b 	.word	0x0800ba5b
 800aaac:	08006ec1 	.word	0x08006ec1
 800aab0:	0800a863 	.word	0x0800a863
 800aab4:	0800ba57 	.word	0x0800ba57

0800aab8 <__sflush_r>:
 800aab8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aabc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aac0:	0716      	lsls	r6, r2, #28
 800aac2:	4605      	mov	r5, r0
 800aac4:	460c      	mov	r4, r1
 800aac6:	d454      	bmi.n	800ab72 <__sflush_r+0xba>
 800aac8:	684b      	ldr	r3, [r1, #4]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	dc02      	bgt.n	800aad4 <__sflush_r+0x1c>
 800aace:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	dd48      	ble.n	800ab66 <__sflush_r+0xae>
 800aad4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aad6:	2e00      	cmp	r6, #0
 800aad8:	d045      	beq.n	800ab66 <__sflush_r+0xae>
 800aada:	2300      	movs	r3, #0
 800aadc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aae0:	682f      	ldr	r7, [r5, #0]
 800aae2:	6a21      	ldr	r1, [r4, #32]
 800aae4:	602b      	str	r3, [r5, #0]
 800aae6:	d030      	beq.n	800ab4a <__sflush_r+0x92>
 800aae8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aaea:	89a3      	ldrh	r3, [r4, #12]
 800aaec:	0759      	lsls	r1, r3, #29
 800aaee:	d505      	bpl.n	800aafc <__sflush_r+0x44>
 800aaf0:	6863      	ldr	r3, [r4, #4]
 800aaf2:	1ad2      	subs	r2, r2, r3
 800aaf4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aaf6:	b10b      	cbz	r3, 800aafc <__sflush_r+0x44>
 800aaf8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aafa:	1ad2      	subs	r2, r2, r3
 800aafc:	2300      	movs	r3, #0
 800aafe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ab00:	6a21      	ldr	r1, [r4, #32]
 800ab02:	4628      	mov	r0, r5
 800ab04:	47b0      	blx	r6
 800ab06:	1c43      	adds	r3, r0, #1
 800ab08:	89a3      	ldrh	r3, [r4, #12]
 800ab0a:	d106      	bne.n	800ab1a <__sflush_r+0x62>
 800ab0c:	6829      	ldr	r1, [r5, #0]
 800ab0e:	291d      	cmp	r1, #29
 800ab10:	d82b      	bhi.n	800ab6a <__sflush_r+0xb2>
 800ab12:	4a2a      	ldr	r2, [pc, #168]	@ (800abbc <__sflush_r+0x104>)
 800ab14:	410a      	asrs	r2, r1
 800ab16:	07d6      	lsls	r6, r2, #31
 800ab18:	d427      	bmi.n	800ab6a <__sflush_r+0xb2>
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	6062      	str	r2, [r4, #4]
 800ab1e:	04d9      	lsls	r1, r3, #19
 800ab20:	6922      	ldr	r2, [r4, #16]
 800ab22:	6022      	str	r2, [r4, #0]
 800ab24:	d504      	bpl.n	800ab30 <__sflush_r+0x78>
 800ab26:	1c42      	adds	r2, r0, #1
 800ab28:	d101      	bne.n	800ab2e <__sflush_r+0x76>
 800ab2a:	682b      	ldr	r3, [r5, #0]
 800ab2c:	b903      	cbnz	r3, 800ab30 <__sflush_r+0x78>
 800ab2e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ab30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab32:	602f      	str	r7, [r5, #0]
 800ab34:	b1b9      	cbz	r1, 800ab66 <__sflush_r+0xae>
 800ab36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab3a:	4299      	cmp	r1, r3
 800ab3c:	d002      	beq.n	800ab44 <__sflush_r+0x8c>
 800ab3e:	4628      	mov	r0, r5
 800ab40:	f7fe f8ea 	bl	8008d18 <_free_r>
 800ab44:	2300      	movs	r3, #0
 800ab46:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab48:	e00d      	b.n	800ab66 <__sflush_r+0xae>
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	4628      	mov	r0, r5
 800ab4e:	47b0      	blx	r6
 800ab50:	4602      	mov	r2, r0
 800ab52:	1c50      	adds	r0, r2, #1
 800ab54:	d1c9      	bne.n	800aaea <__sflush_r+0x32>
 800ab56:	682b      	ldr	r3, [r5, #0]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d0c6      	beq.n	800aaea <__sflush_r+0x32>
 800ab5c:	2b1d      	cmp	r3, #29
 800ab5e:	d001      	beq.n	800ab64 <__sflush_r+0xac>
 800ab60:	2b16      	cmp	r3, #22
 800ab62:	d11e      	bne.n	800aba2 <__sflush_r+0xea>
 800ab64:	602f      	str	r7, [r5, #0]
 800ab66:	2000      	movs	r0, #0
 800ab68:	e022      	b.n	800abb0 <__sflush_r+0xf8>
 800ab6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab6e:	b21b      	sxth	r3, r3
 800ab70:	e01b      	b.n	800abaa <__sflush_r+0xf2>
 800ab72:	690f      	ldr	r7, [r1, #16]
 800ab74:	2f00      	cmp	r7, #0
 800ab76:	d0f6      	beq.n	800ab66 <__sflush_r+0xae>
 800ab78:	0793      	lsls	r3, r2, #30
 800ab7a:	680e      	ldr	r6, [r1, #0]
 800ab7c:	bf08      	it	eq
 800ab7e:	694b      	ldreq	r3, [r1, #20]
 800ab80:	600f      	str	r7, [r1, #0]
 800ab82:	bf18      	it	ne
 800ab84:	2300      	movne	r3, #0
 800ab86:	eba6 0807 	sub.w	r8, r6, r7
 800ab8a:	608b      	str	r3, [r1, #8]
 800ab8c:	f1b8 0f00 	cmp.w	r8, #0
 800ab90:	dde9      	ble.n	800ab66 <__sflush_r+0xae>
 800ab92:	6a21      	ldr	r1, [r4, #32]
 800ab94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ab96:	4643      	mov	r3, r8
 800ab98:	463a      	mov	r2, r7
 800ab9a:	4628      	mov	r0, r5
 800ab9c:	47b0      	blx	r6
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	dc08      	bgt.n	800abb4 <__sflush_r+0xfc>
 800aba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abaa:	81a3      	strh	r3, [r4, #12]
 800abac:	f04f 30ff 	mov.w	r0, #4294967295
 800abb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abb4:	4407      	add	r7, r0
 800abb6:	eba8 0800 	sub.w	r8, r8, r0
 800abba:	e7e7      	b.n	800ab8c <__sflush_r+0xd4>
 800abbc:	dfbffffe 	.word	0xdfbffffe

0800abc0 <_fflush_r>:
 800abc0:	b538      	push	{r3, r4, r5, lr}
 800abc2:	690b      	ldr	r3, [r1, #16]
 800abc4:	4605      	mov	r5, r0
 800abc6:	460c      	mov	r4, r1
 800abc8:	b913      	cbnz	r3, 800abd0 <_fflush_r+0x10>
 800abca:	2500      	movs	r5, #0
 800abcc:	4628      	mov	r0, r5
 800abce:	bd38      	pop	{r3, r4, r5, pc}
 800abd0:	b118      	cbz	r0, 800abda <_fflush_r+0x1a>
 800abd2:	6a03      	ldr	r3, [r0, #32]
 800abd4:	b90b      	cbnz	r3, 800abda <_fflush_r+0x1a>
 800abd6:	f7fc ffcb 	bl	8007b70 <__sinit>
 800abda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d0f3      	beq.n	800abca <_fflush_r+0xa>
 800abe2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800abe4:	07d0      	lsls	r0, r2, #31
 800abe6:	d404      	bmi.n	800abf2 <_fflush_r+0x32>
 800abe8:	0599      	lsls	r1, r3, #22
 800abea:	d402      	bmi.n	800abf2 <_fflush_r+0x32>
 800abec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800abee:	f7fd fa30 	bl	8008052 <__retarget_lock_acquire_recursive>
 800abf2:	4628      	mov	r0, r5
 800abf4:	4621      	mov	r1, r4
 800abf6:	f7ff ff5f 	bl	800aab8 <__sflush_r>
 800abfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800abfc:	07da      	lsls	r2, r3, #31
 800abfe:	4605      	mov	r5, r0
 800ac00:	d4e4      	bmi.n	800abcc <_fflush_r+0xc>
 800ac02:	89a3      	ldrh	r3, [r4, #12]
 800ac04:	059b      	lsls	r3, r3, #22
 800ac06:	d4e1      	bmi.n	800abcc <_fflush_r+0xc>
 800ac08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ac0a:	f7fd fa23 	bl	8008054 <__retarget_lock_release_recursive>
 800ac0e:	e7dd      	b.n	800abcc <_fflush_r+0xc>

0800ac10 <__swhatbuf_r>:
 800ac10:	b570      	push	{r4, r5, r6, lr}
 800ac12:	460c      	mov	r4, r1
 800ac14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac18:	2900      	cmp	r1, #0
 800ac1a:	b096      	sub	sp, #88	@ 0x58
 800ac1c:	4615      	mov	r5, r2
 800ac1e:	461e      	mov	r6, r3
 800ac20:	da0d      	bge.n	800ac3e <__swhatbuf_r+0x2e>
 800ac22:	89a3      	ldrh	r3, [r4, #12]
 800ac24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ac28:	f04f 0100 	mov.w	r1, #0
 800ac2c:	bf14      	ite	ne
 800ac2e:	2340      	movne	r3, #64	@ 0x40
 800ac30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ac34:	2000      	movs	r0, #0
 800ac36:	6031      	str	r1, [r6, #0]
 800ac38:	602b      	str	r3, [r5, #0]
 800ac3a:	b016      	add	sp, #88	@ 0x58
 800ac3c:	bd70      	pop	{r4, r5, r6, pc}
 800ac3e:	466a      	mov	r2, sp
 800ac40:	f000 f874 	bl	800ad2c <_fstat_r>
 800ac44:	2800      	cmp	r0, #0
 800ac46:	dbec      	blt.n	800ac22 <__swhatbuf_r+0x12>
 800ac48:	9901      	ldr	r1, [sp, #4]
 800ac4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ac4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ac52:	4259      	negs	r1, r3
 800ac54:	4159      	adcs	r1, r3
 800ac56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac5a:	e7eb      	b.n	800ac34 <__swhatbuf_r+0x24>

0800ac5c <__smakebuf_r>:
 800ac5c:	898b      	ldrh	r3, [r1, #12]
 800ac5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac60:	079d      	lsls	r5, r3, #30
 800ac62:	4606      	mov	r6, r0
 800ac64:	460c      	mov	r4, r1
 800ac66:	d507      	bpl.n	800ac78 <__smakebuf_r+0x1c>
 800ac68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ac6c:	6023      	str	r3, [r4, #0]
 800ac6e:	6123      	str	r3, [r4, #16]
 800ac70:	2301      	movs	r3, #1
 800ac72:	6163      	str	r3, [r4, #20]
 800ac74:	b003      	add	sp, #12
 800ac76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac78:	ab01      	add	r3, sp, #4
 800ac7a:	466a      	mov	r2, sp
 800ac7c:	f7ff ffc8 	bl	800ac10 <__swhatbuf_r>
 800ac80:	9f00      	ldr	r7, [sp, #0]
 800ac82:	4605      	mov	r5, r0
 800ac84:	4639      	mov	r1, r7
 800ac86:	4630      	mov	r0, r6
 800ac88:	f7fe f8ba 	bl	8008e00 <_malloc_r>
 800ac8c:	b948      	cbnz	r0, 800aca2 <__smakebuf_r+0x46>
 800ac8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac92:	059a      	lsls	r2, r3, #22
 800ac94:	d4ee      	bmi.n	800ac74 <__smakebuf_r+0x18>
 800ac96:	f023 0303 	bic.w	r3, r3, #3
 800ac9a:	f043 0302 	orr.w	r3, r3, #2
 800ac9e:	81a3      	strh	r3, [r4, #12]
 800aca0:	e7e2      	b.n	800ac68 <__smakebuf_r+0xc>
 800aca2:	89a3      	ldrh	r3, [r4, #12]
 800aca4:	6020      	str	r0, [r4, #0]
 800aca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acaa:	81a3      	strh	r3, [r4, #12]
 800acac:	9b01      	ldr	r3, [sp, #4]
 800acae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800acb2:	b15b      	cbz	r3, 800accc <__smakebuf_r+0x70>
 800acb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800acb8:	4630      	mov	r0, r6
 800acba:	f000 f849 	bl	800ad50 <_isatty_r>
 800acbe:	b128      	cbz	r0, 800accc <__smakebuf_r+0x70>
 800acc0:	89a3      	ldrh	r3, [r4, #12]
 800acc2:	f023 0303 	bic.w	r3, r3, #3
 800acc6:	f043 0301 	orr.w	r3, r3, #1
 800acca:	81a3      	strh	r3, [r4, #12]
 800accc:	89a3      	ldrh	r3, [r4, #12]
 800acce:	431d      	orrs	r5, r3
 800acd0:	81a5      	strh	r5, [r4, #12]
 800acd2:	e7cf      	b.n	800ac74 <__smakebuf_r+0x18>

0800acd4 <memmove>:
 800acd4:	4288      	cmp	r0, r1
 800acd6:	b510      	push	{r4, lr}
 800acd8:	eb01 0402 	add.w	r4, r1, r2
 800acdc:	d902      	bls.n	800ace4 <memmove+0x10>
 800acde:	4284      	cmp	r4, r0
 800ace0:	4623      	mov	r3, r4
 800ace2:	d807      	bhi.n	800acf4 <memmove+0x20>
 800ace4:	1e43      	subs	r3, r0, #1
 800ace6:	42a1      	cmp	r1, r4
 800ace8:	d008      	beq.n	800acfc <memmove+0x28>
 800acea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800acee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800acf2:	e7f8      	b.n	800ace6 <memmove+0x12>
 800acf4:	4402      	add	r2, r0
 800acf6:	4601      	mov	r1, r0
 800acf8:	428a      	cmp	r2, r1
 800acfa:	d100      	bne.n	800acfe <memmove+0x2a>
 800acfc:	bd10      	pop	{r4, pc}
 800acfe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad06:	e7f7      	b.n	800acf8 <memmove+0x24>

0800ad08 <strncmp>:
 800ad08:	b510      	push	{r4, lr}
 800ad0a:	b16a      	cbz	r2, 800ad28 <strncmp+0x20>
 800ad0c:	3901      	subs	r1, #1
 800ad0e:	1884      	adds	r4, r0, r2
 800ad10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad14:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ad18:	429a      	cmp	r2, r3
 800ad1a:	d103      	bne.n	800ad24 <strncmp+0x1c>
 800ad1c:	42a0      	cmp	r0, r4
 800ad1e:	d001      	beq.n	800ad24 <strncmp+0x1c>
 800ad20:	2a00      	cmp	r2, #0
 800ad22:	d1f5      	bne.n	800ad10 <strncmp+0x8>
 800ad24:	1ad0      	subs	r0, r2, r3
 800ad26:	bd10      	pop	{r4, pc}
 800ad28:	4610      	mov	r0, r2
 800ad2a:	e7fc      	b.n	800ad26 <strncmp+0x1e>

0800ad2c <_fstat_r>:
 800ad2c:	b538      	push	{r3, r4, r5, lr}
 800ad2e:	4d07      	ldr	r5, [pc, #28]	@ (800ad4c <_fstat_r+0x20>)
 800ad30:	2300      	movs	r3, #0
 800ad32:	4604      	mov	r4, r0
 800ad34:	4608      	mov	r0, r1
 800ad36:	4611      	mov	r1, r2
 800ad38:	602b      	str	r3, [r5, #0]
 800ad3a:	f7f7 f8a5 	bl	8001e88 <_fstat>
 800ad3e:	1c43      	adds	r3, r0, #1
 800ad40:	d102      	bne.n	800ad48 <_fstat_r+0x1c>
 800ad42:	682b      	ldr	r3, [r5, #0]
 800ad44:	b103      	cbz	r3, 800ad48 <_fstat_r+0x1c>
 800ad46:	6023      	str	r3, [r4, #0]
 800ad48:	bd38      	pop	{r3, r4, r5, pc}
 800ad4a:	bf00      	nop
 800ad4c:	200044a0 	.word	0x200044a0

0800ad50 <_isatty_r>:
 800ad50:	b538      	push	{r3, r4, r5, lr}
 800ad52:	4d06      	ldr	r5, [pc, #24]	@ (800ad6c <_isatty_r+0x1c>)
 800ad54:	2300      	movs	r3, #0
 800ad56:	4604      	mov	r4, r0
 800ad58:	4608      	mov	r0, r1
 800ad5a:	602b      	str	r3, [r5, #0]
 800ad5c:	f7f7 f8a4 	bl	8001ea8 <_isatty>
 800ad60:	1c43      	adds	r3, r0, #1
 800ad62:	d102      	bne.n	800ad6a <_isatty_r+0x1a>
 800ad64:	682b      	ldr	r3, [r5, #0]
 800ad66:	b103      	cbz	r3, 800ad6a <_isatty_r+0x1a>
 800ad68:	6023      	str	r3, [r4, #0]
 800ad6a:	bd38      	pop	{r3, r4, r5, pc}
 800ad6c:	200044a0 	.word	0x200044a0

0800ad70 <_sbrk_r>:
 800ad70:	b538      	push	{r3, r4, r5, lr}
 800ad72:	4d06      	ldr	r5, [pc, #24]	@ (800ad8c <_sbrk_r+0x1c>)
 800ad74:	2300      	movs	r3, #0
 800ad76:	4604      	mov	r4, r0
 800ad78:	4608      	mov	r0, r1
 800ad7a:	602b      	str	r3, [r5, #0]
 800ad7c:	f7f7 f8ac 	bl	8001ed8 <_sbrk>
 800ad80:	1c43      	adds	r3, r0, #1
 800ad82:	d102      	bne.n	800ad8a <_sbrk_r+0x1a>
 800ad84:	682b      	ldr	r3, [r5, #0]
 800ad86:	b103      	cbz	r3, 800ad8a <_sbrk_r+0x1a>
 800ad88:	6023      	str	r3, [r4, #0]
 800ad8a:	bd38      	pop	{r3, r4, r5, pc}
 800ad8c:	200044a0 	.word	0x200044a0

0800ad90 <nan>:
 800ad90:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ad98 <nan+0x8>
 800ad94:	4770      	bx	lr
 800ad96:	bf00      	nop
 800ad98:	00000000 	.word	0x00000000
 800ad9c:	7ff80000 	.word	0x7ff80000

0800ada0 <__assert_func>:
 800ada0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ada2:	4614      	mov	r4, r2
 800ada4:	461a      	mov	r2, r3
 800ada6:	4b09      	ldr	r3, [pc, #36]	@ (800adcc <__assert_func+0x2c>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	4605      	mov	r5, r0
 800adac:	68d8      	ldr	r0, [r3, #12]
 800adae:	b954      	cbnz	r4, 800adc6 <__assert_func+0x26>
 800adb0:	4b07      	ldr	r3, [pc, #28]	@ (800add0 <__assert_func+0x30>)
 800adb2:	461c      	mov	r4, r3
 800adb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800adb8:	9100      	str	r1, [sp, #0]
 800adba:	462b      	mov	r3, r5
 800adbc:	4905      	ldr	r1, [pc, #20]	@ (800add4 <__assert_func+0x34>)
 800adbe:	f000 fba7 	bl	800b510 <fiprintf>
 800adc2:	f000 fbb7 	bl	800b534 <abort>
 800adc6:	4b04      	ldr	r3, [pc, #16]	@ (800add8 <__assert_func+0x38>)
 800adc8:	e7f4      	b.n	800adb4 <__assert_func+0x14>
 800adca:	bf00      	nop
 800adcc:	2000001c 	.word	0x2000001c
 800add0:	0800baa5 	.word	0x0800baa5
 800add4:	0800ba77 	.word	0x0800ba77
 800add8:	0800ba6a 	.word	0x0800ba6a

0800addc <_calloc_r>:
 800addc:	b570      	push	{r4, r5, r6, lr}
 800adde:	fba1 5402 	umull	r5, r4, r1, r2
 800ade2:	b93c      	cbnz	r4, 800adf4 <_calloc_r+0x18>
 800ade4:	4629      	mov	r1, r5
 800ade6:	f7fe f80b 	bl	8008e00 <_malloc_r>
 800adea:	4606      	mov	r6, r0
 800adec:	b928      	cbnz	r0, 800adfa <_calloc_r+0x1e>
 800adee:	2600      	movs	r6, #0
 800adf0:	4630      	mov	r0, r6
 800adf2:	bd70      	pop	{r4, r5, r6, pc}
 800adf4:	220c      	movs	r2, #12
 800adf6:	6002      	str	r2, [r0, #0]
 800adf8:	e7f9      	b.n	800adee <_calloc_r+0x12>
 800adfa:	462a      	mov	r2, r5
 800adfc:	4621      	mov	r1, r4
 800adfe:	f7fd f855 	bl	8007eac <memset>
 800ae02:	e7f5      	b.n	800adf0 <_calloc_r+0x14>

0800ae04 <rshift>:
 800ae04:	6903      	ldr	r3, [r0, #16]
 800ae06:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ae0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ae0e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ae12:	f100 0414 	add.w	r4, r0, #20
 800ae16:	dd45      	ble.n	800aea4 <rshift+0xa0>
 800ae18:	f011 011f 	ands.w	r1, r1, #31
 800ae1c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ae20:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ae24:	d10c      	bne.n	800ae40 <rshift+0x3c>
 800ae26:	f100 0710 	add.w	r7, r0, #16
 800ae2a:	4629      	mov	r1, r5
 800ae2c:	42b1      	cmp	r1, r6
 800ae2e:	d334      	bcc.n	800ae9a <rshift+0x96>
 800ae30:	1a9b      	subs	r3, r3, r2
 800ae32:	009b      	lsls	r3, r3, #2
 800ae34:	1eea      	subs	r2, r5, #3
 800ae36:	4296      	cmp	r6, r2
 800ae38:	bf38      	it	cc
 800ae3a:	2300      	movcc	r3, #0
 800ae3c:	4423      	add	r3, r4
 800ae3e:	e015      	b.n	800ae6c <rshift+0x68>
 800ae40:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ae44:	f1c1 0820 	rsb	r8, r1, #32
 800ae48:	40cf      	lsrs	r7, r1
 800ae4a:	f105 0e04 	add.w	lr, r5, #4
 800ae4e:	46a1      	mov	r9, r4
 800ae50:	4576      	cmp	r6, lr
 800ae52:	46f4      	mov	ip, lr
 800ae54:	d815      	bhi.n	800ae82 <rshift+0x7e>
 800ae56:	1a9a      	subs	r2, r3, r2
 800ae58:	0092      	lsls	r2, r2, #2
 800ae5a:	3a04      	subs	r2, #4
 800ae5c:	3501      	adds	r5, #1
 800ae5e:	42ae      	cmp	r6, r5
 800ae60:	bf38      	it	cc
 800ae62:	2200      	movcc	r2, #0
 800ae64:	18a3      	adds	r3, r4, r2
 800ae66:	50a7      	str	r7, [r4, r2]
 800ae68:	b107      	cbz	r7, 800ae6c <rshift+0x68>
 800ae6a:	3304      	adds	r3, #4
 800ae6c:	1b1a      	subs	r2, r3, r4
 800ae6e:	42a3      	cmp	r3, r4
 800ae70:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ae74:	bf08      	it	eq
 800ae76:	2300      	moveq	r3, #0
 800ae78:	6102      	str	r2, [r0, #16]
 800ae7a:	bf08      	it	eq
 800ae7c:	6143      	streq	r3, [r0, #20]
 800ae7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae82:	f8dc c000 	ldr.w	ip, [ip]
 800ae86:	fa0c fc08 	lsl.w	ip, ip, r8
 800ae8a:	ea4c 0707 	orr.w	r7, ip, r7
 800ae8e:	f849 7b04 	str.w	r7, [r9], #4
 800ae92:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ae96:	40cf      	lsrs	r7, r1
 800ae98:	e7da      	b.n	800ae50 <rshift+0x4c>
 800ae9a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ae9e:	f847 cf04 	str.w	ip, [r7, #4]!
 800aea2:	e7c3      	b.n	800ae2c <rshift+0x28>
 800aea4:	4623      	mov	r3, r4
 800aea6:	e7e1      	b.n	800ae6c <rshift+0x68>

0800aea8 <__hexdig_fun>:
 800aea8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800aeac:	2b09      	cmp	r3, #9
 800aeae:	d802      	bhi.n	800aeb6 <__hexdig_fun+0xe>
 800aeb0:	3820      	subs	r0, #32
 800aeb2:	b2c0      	uxtb	r0, r0
 800aeb4:	4770      	bx	lr
 800aeb6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800aeba:	2b05      	cmp	r3, #5
 800aebc:	d801      	bhi.n	800aec2 <__hexdig_fun+0x1a>
 800aebe:	3847      	subs	r0, #71	@ 0x47
 800aec0:	e7f7      	b.n	800aeb2 <__hexdig_fun+0xa>
 800aec2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800aec6:	2b05      	cmp	r3, #5
 800aec8:	d801      	bhi.n	800aece <__hexdig_fun+0x26>
 800aeca:	3827      	subs	r0, #39	@ 0x27
 800aecc:	e7f1      	b.n	800aeb2 <__hexdig_fun+0xa>
 800aece:	2000      	movs	r0, #0
 800aed0:	4770      	bx	lr
	...

0800aed4 <__gethex>:
 800aed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed8:	b085      	sub	sp, #20
 800aeda:	468a      	mov	sl, r1
 800aedc:	9302      	str	r3, [sp, #8]
 800aede:	680b      	ldr	r3, [r1, #0]
 800aee0:	9001      	str	r0, [sp, #4]
 800aee2:	4690      	mov	r8, r2
 800aee4:	1c9c      	adds	r4, r3, #2
 800aee6:	46a1      	mov	r9, r4
 800aee8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800aeec:	2830      	cmp	r0, #48	@ 0x30
 800aeee:	d0fa      	beq.n	800aee6 <__gethex+0x12>
 800aef0:	eba9 0303 	sub.w	r3, r9, r3
 800aef4:	f1a3 0b02 	sub.w	fp, r3, #2
 800aef8:	f7ff ffd6 	bl	800aea8 <__hexdig_fun>
 800aefc:	4605      	mov	r5, r0
 800aefe:	2800      	cmp	r0, #0
 800af00:	d168      	bne.n	800afd4 <__gethex+0x100>
 800af02:	49a0      	ldr	r1, [pc, #640]	@ (800b184 <__gethex+0x2b0>)
 800af04:	2201      	movs	r2, #1
 800af06:	4648      	mov	r0, r9
 800af08:	f7ff fefe 	bl	800ad08 <strncmp>
 800af0c:	4607      	mov	r7, r0
 800af0e:	2800      	cmp	r0, #0
 800af10:	d167      	bne.n	800afe2 <__gethex+0x10e>
 800af12:	f899 0001 	ldrb.w	r0, [r9, #1]
 800af16:	4626      	mov	r6, r4
 800af18:	f7ff ffc6 	bl	800aea8 <__hexdig_fun>
 800af1c:	2800      	cmp	r0, #0
 800af1e:	d062      	beq.n	800afe6 <__gethex+0x112>
 800af20:	4623      	mov	r3, r4
 800af22:	7818      	ldrb	r0, [r3, #0]
 800af24:	2830      	cmp	r0, #48	@ 0x30
 800af26:	4699      	mov	r9, r3
 800af28:	f103 0301 	add.w	r3, r3, #1
 800af2c:	d0f9      	beq.n	800af22 <__gethex+0x4e>
 800af2e:	f7ff ffbb 	bl	800aea8 <__hexdig_fun>
 800af32:	fab0 f580 	clz	r5, r0
 800af36:	096d      	lsrs	r5, r5, #5
 800af38:	f04f 0b01 	mov.w	fp, #1
 800af3c:	464a      	mov	r2, r9
 800af3e:	4616      	mov	r6, r2
 800af40:	3201      	adds	r2, #1
 800af42:	7830      	ldrb	r0, [r6, #0]
 800af44:	f7ff ffb0 	bl	800aea8 <__hexdig_fun>
 800af48:	2800      	cmp	r0, #0
 800af4a:	d1f8      	bne.n	800af3e <__gethex+0x6a>
 800af4c:	498d      	ldr	r1, [pc, #564]	@ (800b184 <__gethex+0x2b0>)
 800af4e:	2201      	movs	r2, #1
 800af50:	4630      	mov	r0, r6
 800af52:	f7ff fed9 	bl	800ad08 <strncmp>
 800af56:	2800      	cmp	r0, #0
 800af58:	d13f      	bne.n	800afda <__gethex+0x106>
 800af5a:	b944      	cbnz	r4, 800af6e <__gethex+0x9a>
 800af5c:	1c74      	adds	r4, r6, #1
 800af5e:	4622      	mov	r2, r4
 800af60:	4616      	mov	r6, r2
 800af62:	3201      	adds	r2, #1
 800af64:	7830      	ldrb	r0, [r6, #0]
 800af66:	f7ff ff9f 	bl	800aea8 <__hexdig_fun>
 800af6a:	2800      	cmp	r0, #0
 800af6c:	d1f8      	bne.n	800af60 <__gethex+0x8c>
 800af6e:	1ba4      	subs	r4, r4, r6
 800af70:	00a7      	lsls	r7, r4, #2
 800af72:	7833      	ldrb	r3, [r6, #0]
 800af74:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800af78:	2b50      	cmp	r3, #80	@ 0x50
 800af7a:	d13e      	bne.n	800affa <__gethex+0x126>
 800af7c:	7873      	ldrb	r3, [r6, #1]
 800af7e:	2b2b      	cmp	r3, #43	@ 0x2b
 800af80:	d033      	beq.n	800afea <__gethex+0x116>
 800af82:	2b2d      	cmp	r3, #45	@ 0x2d
 800af84:	d034      	beq.n	800aff0 <__gethex+0x11c>
 800af86:	1c71      	adds	r1, r6, #1
 800af88:	2400      	movs	r4, #0
 800af8a:	7808      	ldrb	r0, [r1, #0]
 800af8c:	f7ff ff8c 	bl	800aea8 <__hexdig_fun>
 800af90:	1e43      	subs	r3, r0, #1
 800af92:	b2db      	uxtb	r3, r3
 800af94:	2b18      	cmp	r3, #24
 800af96:	d830      	bhi.n	800affa <__gethex+0x126>
 800af98:	f1a0 0210 	sub.w	r2, r0, #16
 800af9c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800afa0:	f7ff ff82 	bl	800aea8 <__hexdig_fun>
 800afa4:	f100 3cff 	add.w	ip, r0, #4294967295
 800afa8:	fa5f fc8c 	uxtb.w	ip, ip
 800afac:	f1bc 0f18 	cmp.w	ip, #24
 800afb0:	f04f 030a 	mov.w	r3, #10
 800afb4:	d91e      	bls.n	800aff4 <__gethex+0x120>
 800afb6:	b104      	cbz	r4, 800afba <__gethex+0xe6>
 800afb8:	4252      	negs	r2, r2
 800afba:	4417      	add	r7, r2
 800afbc:	f8ca 1000 	str.w	r1, [sl]
 800afc0:	b1ed      	cbz	r5, 800affe <__gethex+0x12a>
 800afc2:	f1bb 0f00 	cmp.w	fp, #0
 800afc6:	bf0c      	ite	eq
 800afc8:	2506      	moveq	r5, #6
 800afca:	2500      	movne	r5, #0
 800afcc:	4628      	mov	r0, r5
 800afce:	b005      	add	sp, #20
 800afd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afd4:	2500      	movs	r5, #0
 800afd6:	462c      	mov	r4, r5
 800afd8:	e7b0      	b.n	800af3c <__gethex+0x68>
 800afda:	2c00      	cmp	r4, #0
 800afdc:	d1c7      	bne.n	800af6e <__gethex+0x9a>
 800afde:	4627      	mov	r7, r4
 800afe0:	e7c7      	b.n	800af72 <__gethex+0x9e>
 800afe2:	464e      	mov	r6, r9
 800afe4:	462f      	mov	r7, r5
 800afe6:	2501      	movs	r5, #1
 800afe8:	e7c3      	b.n	800af72 <__gethex+0x9e>
 800afea:	2400      	movs	r4, #0
 800afec:	1cb1      	adds	r1, r6, #2
 800afee:	e7cc      	b.n	800af8a <__gethex+0xb6>
 800aff0:	2401      	movs	r4, #1
 800aff2:	e7fb      	b.n	800afec <__gethex+0x118>
 800aff4:	fb03 0002 	mla	r0, r3, r2, r0
 800aff8:	e7ce      	b.n	800af98 <__gethex+0xc4>
 800affa:	4631      	mov	r1, r6
 800affc:	e7de      	b.n	800afbc <__gethex+0xe8>
 800affe:	eba6 0309 	sub.w	r3, r6, r9
 800b002:	3b01      	subs	r3, #1
 800b004:	4629      	mov	r1, r5
 800b006:	2b07      	cmp	r3, #7
 800b008:	dc0a      	bgt.n	800b020 <__gethex+0x14c>
 800b00a:	9801      	ldr	r0, [sp, #4]
 800b00c:	f7fd ff84 	bl	8008f18 <_Balloc>
 800b010:	4604      	mov	r4, r0
 800b012:	b940      	cbnz	r0, 800b026 <__gethex+0x152>
 800b014:	4b5c      	ldr	r3, [pc, #368]	@ (800b188 <__gethex+0x2b4>)
 800b016:	4602      	mov	r2, r0
 800b018:	21e4      	movs	r1, #228	@ 0xe4
 800b01a:	485c      	ldr	r0, [pc, #368]	@ (800b18c <__gethex+0x2b8>)
 800b01c:	f7ff fec0 	bl	800ada0 <__assert_func>
 800b020:	3101      	adds	r1, #1
 800b022:	105b      	asrs	r3, r3, #1
 800b024:	e7ef      	b.n	800b006 <__gethex+0x132>
 800b026:	f100 0a14 	add.w	sl, r0, #20
 800b02a:	2300      	movs	r3, #0
 800b02c:	4655      	mov	r5, sl
 800b02e:	469b      	mov	fp, r3
 800b030:	45b1      	cmp	r9, r6
 800b032:	d337      	bcc.n	800b0a4 <__gethex+0x1d0>
 800b034:	f845 bb04 	str.w	fp, [r5], #4
 800b038:	eba5 050a 	sub.w	r5, r5, sl
 800b03c:	10ad      	asrs	r5, r5, #2
 800b03e:	6125      	str	r5, [r4, #16]
 800b040:	4658      	mov	r0, fp
 800b042:	f7fe f85b 	bl	80090fc <__hi0bits>
 800b046:	016d      	lsls	r5, r5, #5
 800b048:	f8d8 6000 	ldr.w	r6, [r8]
 800b04c:	1a2d      	subs	r5, r5, r0
 800b04e:	42b5      	cmp	r5, r6
 800b050:	dd54      	ble.n	800b0fc <__gethex+0x228>
 800b052:	1bad      	subs	r5, r5, r6
 800b054:	4629      	mov	r1, r5
 800b056:	4620      	mov	r0, r4
 800b058:	f7fe fbef 	bl	800983a <__any_on>
 800b05c:	4681      	mov	r9, r0
 800b05e:	b178      	cbz	r0, 800b080 <__gethex+0x1ac>
 800b060:	1e6b      	subs	r3, r5, #1
 800b062:	1159      	asrs	r1, r3, #5
 800b064:	f003 021f 	and.w	r2, r3, #31
 800b068:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b06c:	f04f 0901 	mov.w	r9, #1
 800b070:	fa09 f202 	lsl.w	r2, r9, r2
 800b074:	420a      	tst	r2, r1
 800b076:	d003      	beq.n	800b080 <__gethex+0x1ac>
 800b078:	454b      	cmp	r3, r9
 800b07a:	dc36      	bgt.n	800b0ea <__gethex+0x216>
 800b07c:	f04f 0902 	mov.w	r9, #2
 800b080:	4629      	mov	r1, r5
 800b082:	4620      	mov	r0, r4
 800b084:	f7ff febe 	bl	800ae04 <rshift>
 800b088:	442f      	add	r7, r5
 800b08a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b08e:	42bb      	cmp	r3, r7
 800b090:	da42      	bge.n	800b118 <__gethex+0x244>
 800b092:	9801      	ldr	r0, [sp, #4]
 800b094:	4621      	mov	r1, r4
 800b096:	f7fd ff7f 	bl	8008f98 <_Bfree>
 800b09a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b09c:	2300      	movs	r3, #0
 800b09e:	6013      	str	r3, [r2, #0]
 800b0a0:	25a3      	movs	r5, #163	@ 0xa3
 800b0a2:	e793      	b.n	800afcc <__gethex+0xf8>
 800b0a4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b0a8:	2a2e      	cmp	r2, #46	@ 0x2e
 800b0aa:	d012      	beq.n	800b0d2 <__gethex+0x1fe>
 800b0ac:	2b20      	cmp	r3, #32
 800b0ae:	d104      	bne.n	800b0ba <__gethex+0x1e6>
 800b0b0:	f845 bb04 	str.w	fp, [r5], #4
 800b0b4:	f04f 0b00 	mov.w	fp, #0
 800b0b8:	465b      	mov	r3, fp
 800b0ba:	7830      	ldrb	r0, [r6, #0]
 800b0bc:	9303      	str	r3, [sp, #12]
 800b0be:	f7ff fef3 	bl	800aea8 <__hexdig_fun>
 800b0c2:	9b03      	ldr	r3, [sp, #12]
 800b0c4:	f000 000f 	and.w	r0, r0, #15
 800b0c8:	4098      	lsls	r0, r3
 800b0ca:	ea4b 0b00 	orr.w	fp, fp, r0
 800b0ce:	3304      	adds	r3, #4
 800b0d0:	e7ae      	b.n	800b030 <__gethex+0x15c>
 800b0d2:	45b1      	cmp	r9, r6
 800b0d4:	d8ea      	bhi.n	800b0ac <__gethex+0x1d8>
 800b0d6:	492b      	ldr	r1, [pc, #172]	@ (800b184 <__gethex+0x2b0>)
 800b0d8:	9303      	str	r3, [sp, #12]
 800b0da:	2201      	movs	r2, #1
 800b0dc:	4630      	mov	r0, r6
 800b0de:	f7ff fe13 	bl	800ad08 <strncmp>
 800b0e2:	9b03      	ldr	r3, [sp, #12]
 800b0e4:	2800      	cmp	r0, #0
 800b0e6:	d1e1      	bne.n	800b0ac <__gethex+0x1d8>
 800b0e8:	e7a2      	b.n	800b030 <__gethex+0x15c>
 800b0ea:	1ea9      	subs	r1, r5, #2
 800b0ec:	4620      	mov	r0, r4
 800b0ee:	f7fe fba4 	bl	800983a <__any_on>
 800b0f2:	2800      	cmp	r0, #0
 800b0f4:	d0c2      	beq.n	800b07c <__gethex+0x1a8>
 800b0f6:	f04f 0903 	mov.w	r9, #3
 800b0fa:	e7c1      	b.n	800b080 <__gethex+0x1ac>
 800b0fc:	da09      	bge.n	800b112 <__gethex+0x23e>
 800b0fe:	1b75      	subs	r5, r6, r5
 800b100:	4621      	mov	r1, r4
 800b102:	9801      	ldr	r0, [sp, #4]
 800b104:	462a      	mov	r2, r5
 800b106:	f7fe f95f 	bl	80093c8 <__lshift>
 800b10a:	1b7f      	subs	r7, r7, r5
 800b10c:	4604      	mov	r4, r0
 800b10e:	f100 0a14 	add.w	sl, r0, #20
 800b112:	f04f 0900 	mov.w	r9, #0
 800b116:	e7b8      	b.n	800b08a <__gethex+0x1b6>
 800b118:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b11c:	42bd      	cmp	r5, r7
 800b11e:	dd6f      	ble.n	800b200 <__gethex+0x32c>
 800b120:	1bed      	subs	r5, r5, r7
 800b122:	42ae      	cmp	r6, r5
 800b124:	dc34      	bgt.n	800b190 <__gethex+0x2bc>
 800b126:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b12a:	2b02      	cmp	r3, #2
 800b12c:	d022      	beq.n	800b174 <__gethex+0x2a0>
 800b12e:	2b03      	cmp	r3, #3
 800b130:	d024      	beq.n	800b17c <__gethex+0x2a8>
 800b132:	2b01      	cmp	r3, #1
 800b134:	d115      	bne.n	800b162 <__gethex+0x28e>
 800b136:	42ae      	cmp	r6, r5
 800b138:	d113      	bne.n	800b162 <__gethex+0x28e>
 800b13a:	2e01      	cmp	r6, #1
 800b13c:	d10b      	bne.n	800b156 <__gethex+0x282>
 800b13e:	9a02      	ldr	r2, [sp, #8]
 800b140:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b144:	6013      	str	r3, [r2, #0]
 800b146:	2301      	movs	r3, #1
 800b148:	6123      	str	r3, [r4, #16]
 800b14a:	f8ca 3000 	str.w	r3, [sl]
 800b14e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b150:	2562      	movs	r5, #98	@ 0x62
 800b152:	601c      	str	r4, [r3, #0]
 800b154:	e73a      	b.n	800afcc <__gethex+0xf8>
 800b156:	1e71      	subs	r1, r6, #1
 800b158:	4620      	mov	r0, r4
 800b15a:	f7fe fb6e 	bl	800983a <__any_on>
 800b15e:	2800      	cmp	r0, #0
 800b160:	d1ed      	bne.n	800b13e <__gethex+0x26a>
 800b162:	9801      	ldr	r0, [sp, #4]
 800b164:	4621      	mov	r1, r4
 800b166:	f7fd ff17 	bl	8008f98 <_Bfree>
 800b16a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b16c:	2300      	movs	r3, #0
 800b16e:	6013      	str	r3, [r2, #0]
 800b170:	2550      	movs	r5, #80	@ 0x50
 800b172:	e72b      	b.n	800afcc <__gethex+0xf8>
 800b174:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b176:	2b00      	cmp	r3, #0
 800b178:	d1f3      	bne.n	800b162 <__gethex+0x28e>
 800b17a:	e7e0      	b.n	800b13e <__gethex+0x26a>
 800b17c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d1dd      	bne.n	800b13e <__gethex+0x26a>
 800b182:	e7ee      	b.n	800b162 <__gethex+0x28e>
 800b184:	0800b8f8 	.word	0x0800b8f8
 800b188:	0800b791 	.word	0x0800b791
 800b18c:	0800baa6 	.word	0x0800baa6
 800b190:	1e6f      	subs	r7, r5, #1
 800b192:	f1b9 0f00 	cmp.w	r9, #0
 800b196:	d130      	bne.n	800b1fa <__gethex+0x326>
 800b198:	b127      	cbz	r7, 800b1a4 <__gethex+0x2d0>
 800b19a:	4639      	mov	r1, r7
 800b19c:	4620      	mov	r0, r4
 800b19e:	f7fe fb4c 	bl	800983a <__any_on>
 800b1a2:	4681      	mov	r9, r0
 800b1a4:	117a      	asrs	r2, r7, #5
 800b1a6:	2301      	movs	r3, #1
 800b1a8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b1ac:	f007 071f 	and.w	r7, r7, #31
 800b1b0:	40bb      	lsls	r3, r7
 800b1b2:	4213      	tst	r3, r2
 800b1b4:	4629      	mov	r1, r5
 800b1b6:	4620      	mov	r0, r4
 800b1b8:	bf18      	it	ne
 800b1ba:	f049 0902 	orrne.w	r9, r9, #2
 800b1be:	f7ff fe21 	bl	800ae04 <rshift>
 800b1c2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b1c6:	1b76      	subs	r6, r6, r5
 800b1c8:	2502      	movs	r5, #2
 800b1ca:	f1b9 0f00 	cmp.w	r9, #0
 800b1ce:	d047      	beq.n	800b260 <__gethex+0x38c>
 800b1d0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b1d4:	2b02      	cmp	r3, #2
 800b1d6:	d015      	beq.n	800b204 <__gethex+0x330>
 800b1d8:	2b03      	cmp	r3, #3
 800b1da:	d017      	beq.n	800b20c <__gethex+0x338>
 800b1dc:	2b01      	cmp	r3, #1
 800b1de:	d109      	bne.n	800b1f4 <__gethex+0x320>
 800b1e0:	f019 0f02 	tst.w	r9, #2
 800b1e4:	d006      	beq.n	800b1f4 <__gethex+0x320>
 800b1e6:	f8da 3000 	ldr.w	r3, [sl]
 800b1ea:	ea49 0903 	orr.w	r9, r9, r3
 800b1ee:	f019 0f01 	tst.w	r9, #1
 800b1f2:	d10e      	bne.n	800b212 <__gethex+0x33e>
 800b1f4:	f045 0510 	orr.w	r5, r5, #16
 800b1f8:	e032      	b.n	800b260 <__gethex+0x38c>
 800b1fa:	f04f 0901 	mov.w	r9, #1
 800b1fe:	e7d1      	b.n	800b1a4 <__gethex+0x2d0>
 800b200:	2501      	movs	r5, #1
 800b202:	e7e2      	b.n	800b1ca <__gethex+0x2f6>
 800b204:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b206:	f1c3 0301 	rsb	r3, r3, #1
 800b20a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b20c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d0f0      	beq.n	800b1f4 <__gethex+0x320>
 800b212:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b216:	f104 0314 	add.w	r3, r4, #20
 800b21a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b21e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b222:	f04f 0c00 	mov.w	ip, #0
 800b226:	4618      	mov	r0, r3
 800b228:	f853 2b04 	ldr.w	r2, [r3], #4
 800b22c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b230:	d01b      	beq.n	800b26a <__gethex+0x396>
 800b232:	3201      	adds	r2, #1
 800b234:	6002      	str	r2, [r0, #0]
 800b236:	2d02      	cmp	r5, #2
 800b238:	f104 0314 	add.w	r3, r4, #20
 800b23c:	d13c      	bne.n	800b2b8 <__gethex+0x3e4>
 800b23e:	f8d8 2000 	ldr.w	r2, [r8]
 800b242:	3a01      	subs	r2, #1
 800b244:	42b2      	cmp	r2, r6
 800b246:	d109      	bne.n	800b25c <__gethex+0x388>
 800b248:	1171      	asrs	r1, r6, #5
 800b24a:	2201      	movs	r2, #1
 800b24c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b250:	f006 061f 	and.w	r6, r6, #31
 800b254:	fa02 f606 	lsl.w	r6, r2, r6
 800b258:	421e      	tst	r6, r3
 800b25a:	d13a      	bne.n	800b2d2 <__gethex+0x3fe>
 800b25c:	f045 0520 	orr.w	r5, r5, #32
 800b260:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b262:	601c      	str	r4, [r3, #0]
 800b264:	9b02      	ldr	r3, [sp, #8]
 800b266:	601f      	str	r7, [r3, #0]
 800b268:	e6b0      	b.n	800afcc <__gethex+0xf8>
 800b26a:	4299      	cmp	r1, r3
 800b26c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b270:	d8d9      	bhi.n	800b226 <__gethex+0x352>
 800b272:	68a3      	ldr	r3, [r4, #8]
 800b274:	459b      	cmp	fp, r3
 800b276:	db17      	blt.n	800b2a8 <__gethex+0x3d4>
 800b278:	6861      	ldr	r1, [r4, #4]
 800b27a:	9801      	ldr	r0, [sp, #4]
 800b27c:	3101      	adds	r1, #1
 800b27e:	f7fd fe4b 	bl	8008f18 <_Balloc>
 800b282:	4681      	mov	r9, r0
 800b284:	b918      	cbnz	r0, 800b28e <__gethex+0x3ba>
 800b286:	4b1a      	ldr	r3, [pc, #104]	@ (800b2f0 <__gethex+0x41c>)
 800b288:	4602      	mov	r2, r0
 800b28a:	2184      	movs	r1, #132	@ 0x84
 800b28c:	e6c5      	b.n	800b01a <__gethex+0x146>
 800b28e:	6922      	ldr	r2, [r4, #16]
 800b290:	3202      	adds	r2, #2
 800b292:	f104 010c 	add.w	r1, r4, #12
 800b296:	0092      	lsls	r2, r2, #2
 800b298:	300c      	adds	r0, #12
 800b29a:	f7fc fedc 	bl	8008056 <memcpy>
 800b29e:	4621      	mov	r1, r4
 800b2a0:	9801      	ldr	r0, [sp, #4]
 800b2a2:	f7fd fe79 	bl	8008f98 <_Bfree>
 800b2a6:	464c      	mov	r4, r9
 800b2a8:	6923      	ldr	r3, [r4, #16]
 800b2aa:	1c5a      	adds	r2, r3, #1
 800b2ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b2b0:	6122      	str	r2, [r4, #16]
 800b2b2:	2201      	movs	r2, #1
 800b2b4:	615a      	str	r2, [r3, #20]
 800b2b6:	e7be      	b.n	800b236 <__gethex+0x362>
 800b2b8:	6922      	ldr	r2, [r4, #16]
 800b2ba:	455a      	cmp	r2, fp
 800b2bc:	dd0b      	ble.n	800b2d6 <__gethex+0x402>
 800b2be:	2101      	movs	r1, #1
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	f7ff fd9f 	bl	800ae04 <rshift>
 800b2c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b2ca:	3701      	adds	r7, #1
 800b2cc:	42bb      	cmp	r3, r7
 800b2ce:	f6ff aee0 	blt.w	800b092 <__gethex+0x1be>
 800b2d2:	2501      	movs	r5, #1
 800b2d4:	e7c2      	b.n	800b25c <__gethex+0x388>
 800b2d6:	f016 061f 	ands.w	r6, r6, #31
 800b2da:	d0fa      	beq.n	800b2d2 <__gethex+0x3fe>
 800b2dc:	4453      	add	r3, sl
 800b2de:	f1c6 0620 	rsb	r6, r6, #32
 800b2e2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b2e6:	f7fd ff09 	bl	80090fc <__hi0bits>
 800b2ea:	42b0      	cmp	r0, r6
 800b2ec:	dbe7      	blt.n	800b2be <__gethex+0x3ea>
 800b2ee:	e7f0      	b.n	800b2d2 <__gethex+0x3fe>
 800b2f0:	0800b791 	.word	0x0800b791

0800b2f4 <L_shift>:
 800b2f4:	f1c2 0208 	rsb	r2, r2, #8
 800b2f8:	0092      	lsls	r2, r2, #2
 800b2fa:	b570      	push	{r4, r5, r6, lr}
 800b2fc:	f1c2 0620 	rsb	r6, r2, #32
 800b300:	6843      	ldr	r3, [r0, #4]
 800b302:	6804      	ldr	r4, [r0, #0]
 800b304:	fa03 f506 	lsl.w	r5, r3, r6
 800b308:	432c      	orrs	r4, r5
 800b30a:	40d3      	lsrs	r3, r2
 800b30c:	6004      	str	r4, [r0, #0]
 800b30e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b312:	4288      	cmp	r0, r1
 800b314:	d3f4      	bcc.n	800b300 <L_shift+0xc>
 800b316:	bd70      	pop	{r4, r5, r6, pc}

0800b318 <__match>:
 800b318:	b530      	push	{r4, r5, lr}
 800b31a:	6803      	ldr	r3, [r0, #0]
 800b31c:	3301      	adds	r3, #1
 800b31e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b322:	b914      	cbnz	r4, 800b32a <__match+0x12>
 800b324:	6003      	str	r3, [r0, #0]
 800b326:	2001      	movs	r0, #1
 800b328:	bd30      	pop	{r4, r5, pc}
 800b32a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b32e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b332:	2d19      	cmp	r5, #25
 800b334:	bf98      	it	ls
 800b336:	3220      	addls	r2, #32
 800b338:	42a2      	cmp	r2, r4
 800b33a:	d0f0      	beq.n	800b31e <__match+0x6>
 800b33c:	2000      	movs	r0, #0
 800b33e:	e7f3      	b.n	800b328 <__match+0x10>

0800b340 <__hexnan>:
 800b340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b344:	680b      	ldr	r3, [r1, #0]
 800b346:	6801      	ldr	r1, [r0, #0]
 800b348:	115e      	asrs	r6, r3, #5
 800b34a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b34e:	f013 031f 	ands.w	r3, r3, #31
 800b352:	b087      	sub	sp, #28
 800b354:	bf18      	it	ne
 800b356:	3604      	addne	r6, #4
 800b358:	2500      	movs	r5, #0
 800b35a:	1f37      	subs	r7, r6, #4
 800b35c:	4682      	mov	sl, r0
 800b35e:	4690      	mov	r8, r2
 800b360:	9301      	str	r3, [sp, #4]
 800b362:	f846 5c04 	str.w	r5, [r6, #-4]
 800b366:	46b9      	mov	r9, r7
 800b368:	463c      	mov	r4, r7
 800b36a:	9502      	str	r5, [sp, #8]
 800b36c:	46ab      	mov	fp, r5
 800b36e:	784a      	ldrb	r2, [r1, #1]
 800b370:	1c4b      	adds	r3, r1, #1
 800b372:	9303      	str	r3, [sp, #12]
 800b374:	b342      	cbz	r2, 800b3c8 <__hexnan+0x88>
 800b376:	4610      	mov	r0, r2
 800b378:	9105      	str	r1, [sp, #20]
 800b37a:	9204      	str	r2, [sp, #16]
 800b37c:	f7ff fd94 	bl	800aea8 <__hexdig_fun>
 800b380:	2800      	cmp	r0, #0
 800b382:	d151      	bne.n	800b428 <__hexnan+0xe8>
 800b384:	9a04      	ldr	r2, [sp, #16]
 800b386:	9905      	ldr	r1, [sp, #20]
 800b388:	2a20      	cmp	r2, #32
 800b38a:	d818      	bhi.n	800b3be <__hexnan+0x7e>
 800b38c:	9b02      	ldr	r3, [sp, #8]
 800b38e:	459b      	cmp	fp, r3
 800b390:	dd13      	ble.n	800b3ba <__hexnan+0x7a>
 800b392:	454c      	cmp	r4, r9
 800b394:	d206      	bcs.n	800b3a4 <__hexnan+0x64>
 800b396:	2d07      	cmp	r5, #7
 800b398:	dc04      	bgt.n	800b3a4 <__hexnan+0x64>
 800b39a:	462a      	mov	r2, r5
 800b39c:	4649      	mov	r1, r9
 800b39e:	4620      	mov	r0, r4
 800b3a0:	f7ff ffa8 	bl	800b2f4 <L_shift>
 800b3a4:	4544      	cmp	r4, r8
 800b3a6:	d952      	bls.n	800b44e <__hexnan+0x10e>
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	f1a4 0904 	sub.w	r9, r4, #4
 800b3ae:	f844 3c04 	str.w	r3, [r4, #-4]
 800b3b2:	f8cd b008 	str.w	fp, [sp, #8]
 800b3b6:	464c      	mov	r4, r9
 800b3b8:	461d      	mov	r5, r3
 800b3ba:	9903      	ldr	r1, [sp, #12]
 800b3bc:	e7d7      	b.n	800b36e <__hexnan+0x2e>
 800b3be:	2a29      	cmp	r2, #41	@ 0x29
 800b3c0:	d157      	bne.n	800b472 <__hexnan+0x132>
 800b3c2:	3102      	adds	r1, #2
 800b3c4:	f8ca 1000 	str.w	r1, [sl]
 800b3c8:	f1bb 0f00 	cmp.w	fp, #0
 800b3cc:	d051      	beq.n	800b472 <__hexnan+0x132>
 800b3ce:	454c      	cmp	r4, r9
 800b3d0:	d206      	bcs.n	800b3e0 <__hexnan+0xa0>
 800b3d2:	2d07      	cmp	r5, #7
 800b3d4:	dc04      	bgt.n	800b3e0 <__hexnan+0xa0>
 800b3d6:	462a      	mov	r2, r5
 800b3d8:	4649      	mov	r1, r9
 800b3da:	4620      	mov	r0, r4
 800b3dc:	f7ff ff8a 	bl	800b2f4 <L_shift>
 800b3e0:	4544      	cmp	r4, r8
 800b3e2:	d936      	bls.n	800b452 <__hexnan+0x112>
 800b3e4:	f1a8 0204 	sub.w	r2, r8, #4
 800b3e8:	4623      	mov	r3, r4
 800b3ea:	f853 1b04 	ldr.w	r1, [r3], #4
 800b3ee:	f842 1f04 	str.w	r1, [r2, #4]!
 800b3f2:	429f      	cmp	r7, r3
 800b3f4:	d2f9      	bcs.n	800b3ea <__hexnan+0xaa>
 800b3f6:	1b3b      	subs	r3, r7, r4
 800b3f8:	f023 0303 	bic.w	r3, r3, #3
 800b3fc:	3304      	adds	r3, #4
 800b3fe:	3401      	adds	r4, #1
 800b400:	3e03      	subs	r6, #3
 800b402:	42b4      	cmp	r4, r6
 800b404:	bf88      	it	hi
 800b406:	2304      	movhi	r3, #4
 800b408:	4443      	add	r3, r8
 800b40a:	2200      	movs	r2, #0
 800b40c:	f843 2b04 	str.w	r2, [r3], #4
 800b410:	429f      	cmp	r7, r3
 800b412:	d2fb      	bcs.n	800b40c <__hexnan+0xcc>
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	b91b      	cbnz	r3, 800b420 <__hexnan+0xe0>
 800b418:	4547      	cmp	r7, r8
 800b41a:	d128      	bne.n	800b46e <__hexnan+0x12e>
 800b41c:	2301      	movs	r3, #1
 800b41e:	603b      	str	r3, [r7, #0]
 800b420:	2005      	movs	r0, #5
 800b422:	b007      	add	sp, #28
 800b424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b428:	3501      	adds	r5, #1
 800b42a:	2d08      	cmp	r5, #8
 800b42c:	f10b 0b01 	add.w	fp, fp, #1
 800b430:	dd06      	ble.n	800b440 <__hexnan+0x100>
 800b432:	4544      	cmp	r4, r8
 800b434:	d9c1      	bls.n	800b3ba <__hexnan+0x7a>
 800b436:	2300      	movs	r3, #0
 800b438:	f844 3c04 	str.w	r3, [r4, #-4]
 800b43c:	2501      	movs	r5, #1
 800b43e:	3c04      	subs	r4, #4
 800b440:	6822      	ldr	r2, [r4, #0]
 800b442:	f000 000f 	and.w	r0, r0, #15
 800b446:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b44a:	6020      	str	r0, [r4, #0]
 800b44c:	e7b5      	b.n	800b3ba <__hexnan+0x7a>
 800b44e:	2508      	movs	r5, #8
 800b450:	e7b3      	b.n	800b3ba <__hexnan+0x7a>
 800b452:	9b01      	ldr	r3, [sp, #4]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d0dd      	beq.n	800b414 <__hexnan+0xd4>
 800b458:	f1c3 0320 	rsb	r3, r3, #32
 800b45c:	f04f 32ff 	mov.w	r2, #4294967295
 800b460:	40da      	lsrs	r2, r3
 800b462:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b466:	4013      	ands	r3, r2
 800b468:	f846 3c04 	str.w	r3, [r6, #-4]
 800b46c:	e7d2      	b.n	800b414 <__hexnan+0xd4>
 800b46e:	3f04      	subs	r7, #4
 800b470:	e7d0      	b.n	800b414 <__hexnan+0xd4>
 800b472:	2004      	movs	r0, #4
 800b474:	e7d5      	b.n	800b422 <__hexnan+0xe2>

0800b476 <__ascii_mbtowc>:
 800b476:	b082      	sub	sp, #8
 800b478:	b901      	cbnz	r1, 800b47c <__ascii_mbtowc+0x6>
 800b47a:	a901      	add	r1, sp, #4
 800b47c:	b142      	cbz	r2, 800b490 <__ascii_mbtowc+0x1a>
 800b47e:	b14b      	cbz	r3, 800b494 <__ascii_mbtowc+0x1e>
 800b480:	7813      	ldrb	r3, [r2, #0]
 800b482:	600b      	str	r3, [r1, #0]
 800b484:	7812      	ldrb	r2, [r2, #0]
 800b486:	1e10      	subs	r0, r2, #0
 800b488:	bf18      	it	ne
 800b48a:	2001      	movne	r0, #1
 800b48c:	b002      	add	sp, #8
 800b48e:	4770      	bx	lr
 800b490:	4610      	mov	r0, r2
 800b492:	e7fb      	b.n	800b48c <__ascii_mbtowc+0x16>
 800b494:	f06f 0001 	mvn.w	r0, #1
 800b498:	e7f8      	b.n	800b48c <__ascii_mbtowc+0x16>

0800b49a <_realloc_r>:
 800b49a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b49e:	4680      	mov	r8, r0
 800b4a0:	4615      	mov	r5, r2
 800b4a2:	460c      	mov	r4, r1
 800b4a4:	b921      	cbnz	r1, 800b4b0 <_realloc_r+0x16>
 800b4a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b4aa:	4611      	mov	r1, r2
 800b4ac:	f7fd bca8 	b.w	8008e00 <_malloc_r>
 800b4b0:	b92a      	cbnz	r2, 800b4be <_realloc_r+0x24>
 800b4b2:	f7fd fc31 	bl	8008d18 <_free_r>
 800b4b6:	2400      	movs	r4, #0
 800b4b8:	4620      	mov	r0, r4
 800b4ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4be:	f000 f840 	bl	800b542 <_malloc_usable_size_r>
 800b4c2:	4285      	cmp	r5, r0
 800b4c4:	4606      	mov	r6, r0
 800b4c6:	d802      	bhi.n	800b4ce <_realloc_r+0x34>
 800b4c8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b4cc:	d8f4      	bhi.n	800b4b8 <_realloc_r+0x1e>
 800b4ce:	4629      	mov	r1, r5
 800b4d0:	4640      	mov	r0, r8
 800b4d2:	f7fd fc95 	bl	8008e00 <_malloc_r>
 800b4d6:	4607      	mov	r7, r0
 800b4d8:	2800      	cmp	r0, #0
 800b4da:	d0ec      	beq.n	800b4b6 <_realloc_r+0x1c>
 800b4dc:	42b5      	cmp	r5, r6
 800b4de:	462a      	mov	r2, r5
 800b4e0:	4621      	mov	r1, r4
 800b4e2:	bf28      	it	cs
 800b4e4:	4632      	movcs	r2, r6
 800b4e6:	f7fc fdb6 	bl	8008056 <memcpy>
 800b4ea:	4621      	mov	r1, r4
 800b4ec:	4640      	mov	r0, r8
 800b4ee:	f7fd fc13 	bl	8008d18 <_free_r>
 800b4f2:	463c      	mov	r4, r7
 800b4f4:	e7e0      	b.n	800b4b8 <_realloc_r+0x1e>

0800b4f6 <__ascii_wctomb>:
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	4608      	mov	r0, r1
 800b4fa:	b141      	cbz	r1, 800b50e <__ascii_wctomb+0x18>
 800b4fc:	2aff      	cmp	r2, #255	@ 0xff
 800b4fe:	d904      	bls.n	800b50a <__ascii_wctomb+0x14>
 800b500:	228a      	movs	r2, #138	@ 0x8a
 800b502:	601a      	str	r2, [r3, #0]
 800b504:	f04f 30ff 	mov.w	r0, #4294967295
 800b508:	4770      	bx	lr
 800b50a:	700a      	strb	r2, [r1, #0]
 800b50c:	2001      	movs	r0, #1
 800b50e:	4770      	bx	lr

0800b510 <fiprintf>:
 800b510:	b40e      	push	{r1, r2, r3}
 800b512:	b503      	push	{r0, r1, lr}
 800b514:	4601      	mov	r1, r0
 800b516:	ab03      	add	r3, sp, #12
 800b518:	4805      	ldr	r0, [pc, #20]	@ (800b530 <fiprintf+0x20>)
 800b51a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b51e:	6800      	ldr	r0, [r0, #0]
 800b520:	9301      	str	r3, [sp, #4]
 800b522:	f7ff f9b1 	bl	800a888 <_vfiprintf_r>
 800b526:	b002      	add	sp, #8
 800b528:	f85d eb04 	ldr.w	lr, [sp], #4
 800b52c:	b003      	add	sp, #12
 800b52e:	4770      	bx	lr
 800b530:	2000001c 	.word	0x2000001c

0800b534 <abort>:
 800b534:	b508      	push	{r3, lr}
 800b536:	2006      	movs	r0, #6
 800b538:	f000 f834 	bl	800b5a4 <raise>
 800b53c:	2001      	movs	r0, #1
 800b53e:	f7f6 fc6f 	bl	8001e20 <_exit>

0800b542 <_malloc_usable_size_r>:
 800b542:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b546:	1f18      	subs	r0, r3, #4
 800b548:	2b00      	cmp	r3, #0
 800b54a:	bfbc      	itt	lt
 800b54c:	580b      	ldrlt	r3, [r1, r0]
 800b54e:	18c0      	addlt	r0, r0, r3
 800b550:	4770      	bx	lr

0800b552 <_raise_r>:
 800b552:	291f      	cmp	r1, #31
 800b554:	b538      	push	{r3, r4, r5, lr}
 800b556:	4605      	mov	r5, r0
 800b558:	460c      	mov	r4, r1
 800b55a:	d904      	bls.n	800b566 <_raise_r+0x14>
 800b55c:	2316      	movs	r3, #22
 800b55e:	6003      	str	r3, [r0, #0]
 800b560:	f04f 30ff 	mov.w	r0, #4294967295
 800b564:	bd38      	pop	{r3, r4, r5, pc}
 800b566:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b568:	b112      	cbz	r2, 800b570 <_raise_r+0x1e>
 800b56a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b56e:	b94b      	cbnz	r3, 800b584 <_raise_r+0x32>
 800b570:	4628      	mov	r0, r5
 800b572:	f000 f831 	bl	800b5d8 <_getpid_r>
 800b576:	4622      	mov	r2, r4
 800b578:	4601      	mov	r1, r0
 800b57a:	4628      	mov	r0, r5
 800b57c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b580:	f000 b818 	b.w	800b5b4 <_kill_r>
 800b584:	2b01      	cmp	r3, #1
 800b586:	d00a      	beq.n	800b59e <_raise_r+0x4c>
 800b588:	1c59      	adds	r1, r3, #1
 800b58a:	d103      	bne.n	800b594 <_raise_r+0x42>
 800b58c:	2316      	movs	r3, #22
 800b58e:	6003      	str	r3, [r0, #0]
 800b590:	2001      	movs	r0, #1
 800b592:	e7e7      	b.n	800b564 <_raise_r+0x12>
 800b594:	2100      	movs	r1, #0
 800b596:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b59a:	4620      	mov	r0, r4
 800b59c:	4798      	blx	r3
 800b59e:	2000      	movs	r0, #0
 800b5a0:	e7e0      	b.n	800b564 <_raise_r+0x12>
	...

0800b5a4 <raise>:
 800b5a4:	4b02      	ldr	r3, [pc, #8]	@ (800b5b0 <raise+0xc>)
 800b5a6:	4601      	mov	r1, r0
 800b5a8:	6818      	ldr	r0, [r3, #0]
 800b5aa:	f7ff bfd2 	b.w	800b552 <_raise_r>
 800b5ae:	bf00      	nop
 800b5b0:	2000001c 	.word	0x2000001c

0800b5b4 <_kill_r>:
 800b5b4:	b538      	push	{r3, r4, r5, lr}
 800b5b6:	4d07      	ldr	r5, [pc, #28]	@ (800b5d4 <_kill_r+0x20>)
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	4604      	mov	r4, r0
 800b5bc:	4608      	mov	r0, r1
 800b5be:	4611      	mov	r1, r2
 800b5c0:	602b      	str	r3, [r5, #0]
 800b5c2:	f7f6 fc1d 	bl	8001e00 <_kill>
 800b5c6:	1c43      	adds	r3, r0, #1
 800b5c8:	d102      	bne.n	800b5d0 <_kill_r+0x1c>
 800b5ca:	682b      	ldr	r3, [r5, #0]
 800b5cc:	b103      	cbz	r3, 800b5d0 <_kill_r+0x1c>
 800b5ce:	6023      	str	r3, [r4, #0]
 800b5d0:	bd38      	pop	{r3, r4, r5, pc}
 800b5d2:	bf00      	nop
 800b5d4:	200044a0 	.word	0x200044a0

0800b5d8 <_getpid_r>:
 800b5d8:	f7f6 bc0a 	b.w	8001df0 <_getpid>

0800b5dc <_init>:
 800b5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5de:	bf00      	nop
 800b5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5e2:	bc08      	pop	{r3}
 800b5e4:	469e      	mov	lr, r3
 800b5e6:	4770      	bx	lr

0800b5e8 <_fini>:
 800b5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ea:	bf00      	nop
 800b5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5ee:	bc08      	pop	{r3}
 800b5f0:	469e      	mov	lr, r3
 800b5f2:	4770      	bx	lr
