Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 13 10:49:22 2023
| Host         : LAPTOP-F00L5AKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               6           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (6)

1. checking no_clock (44)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: MONEDA (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst1/err_flag_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst1/err_flag_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (6)
----------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   20          inf        0.000                      0                   20           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst2/total_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 4.314ns (62.494%)  route 2.589ns (37.506%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  inst2/total_reg[2]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  inst2/total_reg[2]/Q
                         net (fo=16, routed)          2.589     3.350    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.902 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.902    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst2/total_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 4.313ns (62.488%)  route 2.589ns (37.512%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  inst2/total_reg[5]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  inst2/total_reg[5]/Q
                         net (fo=10, routed)          2.589     3.350    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.902 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.902    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst2/total_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 4.316ns (63.198%)  route 2.513ns (36.802%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          LDCE                         0.000     0.000 r  inst2/total_reg[6]/G
    SLICE_X0Y86          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  inst2/total_reg[6]/Q
                         net (fo=6, routed)           2.513     3.274    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.829 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.829    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst2/total_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 4.296ns (66.652%)  route 2.150ns (33.348%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  inst2/total_reg[1]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  inst2/total_reg[1]/Q
                         net (fo=10, routed)          2.150     2.911    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.446 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.446    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst2/total_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 4.312ns (67.755%)  route 2.052ns (32.245%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          LDCE                         0.000     0.000 r  inst2/total_reg[3]/G
    SLICE_X0Y86          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  inst2/total_reg[3]/Q
                         net (fo=15, routed)          2.052     2.813    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     6.363 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.363    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst2/total_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 4.313ns (71.322%)  route 1.734ns (28.678%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  inst2/total_reg[4]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  inst2/total_reg[4]/Q
                         net (fo=12, routed)          1.734     2.495    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     6.047 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.047    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst2/total_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 1.631ns (28.917%)  route 4.009ns (71.083%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    inst1/RST_IBUF
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.124     4.851 f  inst1/total_reg[6]_i_3/O
                         net (fo=6, routed)           0.789     5.640    inst2/AR[0]
    SLICE_X0Y86          LDCE                                         f  inst2/total_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst2/total_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 1.631ns (28.917%)  route 4.009ns (71.083%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    inst1/RST_IBUF
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.124     4.851 f  inst1/total_reg[6]_i_3/O
                         net (fo=6, routed)           0.789     5.640    inst2/AR[0]
    SLICE_X0Y86          LDCE                                         f  inst2/total_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst2/total_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.636ns  (logic 1.631ns (28.940%)  route 4.005ns (71.060%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    inst1/RST_IBUF
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.124     4.851 f  inst1/total_reg[6]_i_3/O
                         net (fo=6, routed)           0.785     5.636    inst2/AR[0]
    SLICE_X1Y86          LDCE                                         f  inst2/total_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst2/total_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.636ns  (logic 1.631ns (28.940%)  route 4.005ns (71.060%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    inst1/RST_IBUF
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.124     4.851 f  inst1/total_reg[6]_i_3/O
                         net (fo=6, routed)           0.785     5.636    inst2/AR[0]
    SLICE_X1Y86          LDCE                                         f  inst2/total_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst2/total_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inst2/total_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.310ns (64.053%)  route 0.174ns (35.947%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          LDCE                         0.000     0.000 r  inst2/total_reg[3]/G
    SLICE_X0Y86          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst2/total_reg[3]/Q
                         net (fo=15, routed)          0.122     0.342    inst2/Q[2]
    SLICE_X1Y86          LUT4 (Prop_lut4_I1_O)        0.045     0.387 r  inst2/total_reg[5]_i_4/O
                         net (fo=1, routed)           0.052     0.439    inst2/total_reg[5]_i_4_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.045     0.484 r  inst2/total_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.484    inst2/total[5]
    SLICE_X1Y86          LDCE                                         r  inst2/total_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst2/total_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inst2/total_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.381ns (64.731%)  route 0.208ns (35.269%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          LDCE                         0.000     0.000 r  inst2/total_reg[3]/G
    SLICE_X0Y86          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst2/total_reg[3]/Q
                         net (fo=15, routed)          0.122     0.342    inst2/Q[2]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.049     0.391 r  inst2/total_reg[4]_i_3/O
                         net (fo=1, routed)           0.086     0.477    inst2/total_reg[4]_i_3_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.112     0.589 r  inst2/total_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.589    inst2/total[4]
    SLICE_X1Y86          LDCE                                         r  inst2/total_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst2/total_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst2/total_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.710ns  (logic 0.310ns (43.665%)  route 0.400ns (56.335%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  inst2/total_reg[2]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst2/total_reg[2]/Q
                         net (fo=16, routed)          0.230     0.450    inst2/Q[1]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.495 r  inst2/total_reg[6]_i_4/O
                         net (fo=1, routed)           0.058     0.553    inst2/total_reg[6]_i_4_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.598 r  inst2/total_reg[6]_i_1/O
                         net (fo=1, routed)           0.112     0.710    inst2/total[6]
    SLICE_X0Y86          LDCE                                         r  inst2/total_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst2/total_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst2/total_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.265ns (36.669%)  route 0.458ns (63.331%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  inst2/total_reg[1]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst2/total_reg[1]/Q
                         net (fo=10, routed)          0.295     0.515    inst2/Q[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.560 r  inst2/total_reg[2]_i_1/O
                         net (fo=1, routed)           0.163     0.723    inst2/total[2]
    SLICE_X1Y86          LDCE                                         r  inst2/total_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst2/total_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst1/err_flag_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.750ns  (logic 0.307ns (40.917%)  route 0.443ns (59.083%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  inst2/total_reg[2]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  inst2/total_reg[2]/Q
                         net (fo=16, routed)          0.219     0.439    inst2/Q[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.484 r  inst2/err_flag[1]_i_2/O
                         net (fo=2, routed)           0.224     0.708    inst2/err_flag[1]_i_2_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.042     0.750 r  inst2/err_flag[1]_i_1/O
                         net (fo=1, routed)           0.000     0.750    inst1/D[1]
    SLICE_X0Y85          FDRE                                         r  inst1/err_flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst2/total_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst1/err_flag_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.310ns (41.152%)  route 0.443ns (58.848%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  inst2/total_reg[2]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst2/total_reg[2]/Q
                         net (fo=16, routed)          0.219     0.439    inst2/Q[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.484 f  inst2/err_flag[1]_i_2/O
                         net (fo=2, routed)           0.224     0.708    inst2/err_flag[1]_i_2_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.045     0.753 r  inst2/err_flag[0]_i_1/O
                         net (fo=1, routed)           0.000     0.753    inst1/D[0]
    SLICE_X0Y85          FDRE                                         r  inst1/err_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/err_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst2/total_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  inst1/err_flag_reg[0]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst1/err_flag_reg[0]/Q
                         net (fo=2, routed)           0.238     0.379    inst1/err_flag[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.045     0.424 f  inst1/total_reg[6]_i_3/O
                         net (fo=6, routed)           0.381     0.805    inst2/AR[0]
    SLICE_X1Y86          LDCE                                         f  inst2/total_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/err_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst2/total_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  inst1/err_flag_reg[0]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst1/err_flag_reg[0]/Q
                         net (fo=2, routed)           0.238     0.379    inst1/err_flag[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.045     0.424 f  inst1/total_reg[6]_i_3/O
                         net (fo=6, routed)           0.381     0.805    inst2/AR[0]
    SLICE_X1Y86          LDCE                                         f  inst2/total_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/err_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst2/total_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  inst1/err_flag_reg[0]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst1/err_flag_reg[0]/Q
                         net (fo=2, routed)           0.238     0.379    inst1/err_flag[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.045     0.424 f  inst1/total_reg[6]_i_3/O
                         net (fo=6, routed)           0.381     0.805    inst2/AR[0]
    SLICE_X1Y86          LDCE                                         f  inst2/total_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/err_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst2/total_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  inst1/err_flag_reg[0]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst1/err_flag_reg[0]/Q
                         net (fo=2, routed)           0.238     0.379    inst1/err_flag[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.045     0.424 f  inst1/total_reg[6]_i_3/O
                         net (fo=6, routed)           0.381     0.805    inst2/AR[0]
    SLICE_X1Y86          LDCE                                         f  inst2/total_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





