[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM26420XSQ/NOPB production of TEXAS INSTRUMENTS from the text:VIN\nPG1 PG2\nSW1 SW2\nFB1 FB2\nGND\nLM26420VOUT1\n2.5 V/2 AVIN\n3 V to 5.5 V\nEN1 EN2Buck 1 Buck 2\nVOUT2\n1.2 V/2 A\nCopyright © 2016, Texas Instruments Incorporated  \nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nLM26420 Dual2-A,High-Efficiency Synchronous\nDC/DC Converter\n11Features\n1•Compliant with CISPR25 Class 5Conducted\nEmissions\n•Input Voltage Range of3Vto5.5V\n•Output Voltage Range of0.8Vto4.5V\n•2-AOutput Current perRegulator\n•High Switching Frequency: 2.2MHz (LM26420X)\n0.55 MHz (LM26420Y)\n•0.8V,1.5% Internal Voltage Reference\n•Internal Soft Start\n•Independent Power Good andPrecision Enable\nforEach Output\n•Current Mode, PWM Operation\n•Thermal Shutdown\n•Overvoltage Protection\n•Start-up intoPrebiased Output Loads\n•Regulators are180°OutofPhase\n•Create aCustom Design Using theLM26420 With\ntheWEBENCH®Power Designer\n2Applications\n•Local 5VtoVcore ofFPGAs\n•Core Power inHDDs andSet-Top Boxes\n•USB Powered Devices\n•Powering Core andI/OVoltages forCPUs and\nASICs\nspace3Description\nThe LM26420 regulator isamonolithic, high-\nefficiency dual PWM step-down DC/DC converter.\nThis device hastheability todrive two2-Aloads with\naninternal 75-mΩPMOS topswitch and aninternal\n50-mΩNMOS bottom switch using state-of-the-art\nBICMOS technology results inthebest power density\navailable. The world-class control circuitry allow on\ntimes aslowas30ns,thus supporting exceptionally\nhigh-frequency conversion over theentire 3-Vto5.5-\nVinput operating range down totheminimum output\nvoltage of0.8V.\nAlthough theoperating frequency ishigh, efficiencies\nupto93% areeasy toachieve. External shutdown is\nincluded, featuring anultra-low standby current. The\nLM26420 utilizes current-mode control and internal\ncompensation toprovide high performance regulation\nover awide range ofoperating conditions.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLM26420HTSSOP (20) 6.50 mm×4.40 mm\nWQFN (16) 4.00 mm×4.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nLM26420 Dual Buck DC/DC Converter\nLM26420 Efficiency (Upto93%)\n2LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 6\n6.1 Absolute Maximum Ratings ...................................... 6\n6.2 ESD Ratings (LM26420X/Y) .................................... 6\n6.3 Recommended Operating Conditions ....................... 6\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics PerBuck ........................... 7\n6.6 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 13\n7.1 Overview ................................................................. 13\n7.2 Functional Block Diagram ....................................... 14\n7.3 Feature Description ................................................. 14\n7.4 Device Functional Modes ........................................ 158Application andImplementation ........................ 16\n8.1 Application Information ............................................ 16\n8.2 Typical Applications ............................................... 19\n9Power Supply Recommendations ...................... 32\n10Layout ................................................................... 32\n10.1 Layout Guidelines ................................................. 32\n10.2 Layout Example .................................................... 33\n10.3 Thermal Considerations ........................................ 33\n11Device andDocumentation Support ................. 36\n11.1 Device Support ...................................................... 36\n11.2 Documentation Support ........................................ 36\n11.3 Receiving Notification ofDocumentation Updates 36\n11.4 Community Resources .......................................... 36\n11.5 Trademarks ........................................................... 36\n11.6 Electrostatic Discharge Caution ............................ 37\n11.7 Glossary ................................................................ 37\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 37\n4Revision History\nChanges from Revision K(April 2016) toRevision L Page\n•Split automotive data sheet toseparate document (SNVSB35) andremove automotive-specific content from\nSNVS579 ............................................................................................................................................................................... 1\n•Added links forWEBENCH .................................................................................................................................................... 1\nChanges from Revision J(September 2015) toRevision K Page\n•Changed RθJAvalue from 35°C/W to38.5°C/W forPWP package andfrom 40°C/W to36.2°C/W; replaced RθJC\nvalues with 2new rows (and new values); added additional thermal values ......................................................................... 6\n•Changed "C1"to"C2"onFigure 42..................................................................................................................................... 20\n•Changed "C1"to"C2"onFigure 51..................................................................................................................................... 29\n•Deleted "C7"and"C8"from Table 6................................................................................................................................... 30\nChanges from Revision I(June 2015) toRevision J Page\n•fixed error inWQFN PinFunctions -shifted "Description "column down onerowandadded back description for\nVIND1pin................................................................................................................................................................................ 4\n•Changed reference from "Typical Applications "to"Table 1".............................................................................................. 22\n•Deleted definition forRDS(notpartofequation 15)............................................................................................................. 22\nChanges from Revision H(August 2014) toRevision I Page\n•Changed "Frequency "to"Efficiency "intitle; addnew Feature bullet re:CISPR25 ............................................................... 1\n•Changed moved Storage temperature toAbsolute Maximum Ratings table ......................................................................... 6\n•Changed figure 36caption .................................................................................................................................................. 13\n•Added partnumber tocaption wording ................................................................................................................................ 14\n•Added application note ........................................................................................................................................................ 16\n•Changed titleofThermal Guidelines toThermal Considerations andmoved thesection tothecorrect location................ 33\n3LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated•Added Related Documentation andCommunity Resources subsections ............................................................................ 36\nChanges from Revision G(July 2014) toRevision H Page\n•Changed percent sign tosuffix .............................................................................................................................................. 7\nChanges from Revision F(March 2013) toRevision G Page\n•Changed formatting tomatch new TIdatasheet guidelines; added Device Information andHandling Ratings tables,\nLayout ,andDevice andDocumentation Support sections; reformatted Functional Description toDetailed\nDescription andApplications toApplications andImplementation sections ........................................................................... 1\n•Changed tonew equation ..................................................................................................................................................... 34\n116\n234567 815 14 13 1112\n9 102019 18 17\n5\n6\n743 2 1\n16\n15\n14\n13\n910 11 128DAP\n4LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nRUM Package\n16-Pin WQFN\nTopViewPWP Package\n20-Pin HTSSOP\nTopView\nPinFunctions: 16-Pin WQFN\nPIN\nTYPE DESCRIPTION\nNUMBER NAME\n1,2 VIND 1 P Power input supply forBuck 1.\n3 SW 1 P Output switch forBuck 1.Connect totheinductor.\n4 PGND 1 G Power ground pinforBuck 1.\n5 FB1 A Feedback pinforBuck 1.Connect toexternal resistor divider tosetoutput voltage.\n6 PG1 G Power Good Indicator forBuck 1.Pinisconnected through aresistor toanexternal supply\n(open drain output).\n7 PG2 G Power Good Indicator forBuck 2.Pinisconnected through aresistor toanexternal supply\n(open drain output).\n8 FB2 A Feedback pinforBuck 2.Connect toexternal resistor divider tosetoutput voltage.\n9 PGND 2 G Power ground pinforBuck 2.\n10 SW 2 P Output switch forBuck 2.Connect totheinductor.\n11,12 VIND 2 A Power Input supply forBuck 2.\n13 EN2 A Enable control input. Logic high enable operation forBuck 2.Donotallow thispintofloat or\nbegreater than VIN+0.3V.\n14 AGND G Signal ground pin.Place thebottom resistor ofthefeedback network asclose aspossible to\npin.\n15 VINC A Input supply forcontrol circuitry.\n16 EN1 A Enable control input. Logic high enable operation forBuck 1.Donotallow thispintofloat or\nbegreater than VIN+0.3V.\nDAP DieAttach Pad — Connect tosystem ground forlowthermal impedance andasaprimary electrical GND\nconnection.\n5LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedPinFunctions 20-Pin HTSSOP\nPIN\nTYPE DESCRIPTION\nNUMBER NAME\n1 VINC A Input supply forcontrol circuitry.\n2 EN1 A Enable control input. Logic high enable operation forBuck 1.Donotallow thispintofloat or\nbegreater than VIN+0.3V.\n3,4 VIND 1 A Power Input supply forBuck 1.\n5 SW 1 P Output switch forBuck 1.Connect totheinductor.\n6,7 PGND 1 G Power ground pinforBuck 1.\n8 FB1 A Feedback pinforBuck 1.Connect toexternal resistor divider tosetoutput voltage.\n9 PG1 G Power Good Indicator forBuck 1.Pinisconnected through aresistor toanexternal supply\n(open drain output).\n10,11,DAP DieAttach Pad — Connect tosystem ground forlowthermal impedance, butitcannot beused asaprimary\nGND connection.\n12 PG2 G Power Good Indicator forBuck 2.Pinisconnected through aresistor toanexternal supply\n(open drain output).\n13 FB2 A Feedback pinforBuck 2.Connect toexternal resistor divider tosetoutput voltage.\n14,15 PGND 2 G Power ground pinforBuck 2.\n16 SW 2 P Output switch forBuck 2.Connect totheinductor.\n17,18 VIND 2 A Power Input supply forBuck 2.\n19 EN2 A Enable control input. Logic high enable operation forBuck 2.Donotallow thispintofloat or\nbegreater than VIN+0.3V.\n20 AGND G Signal ground pin.Place thebottom resistor ofthefeedback network asclose aspossible to\npin.\n6LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nOver operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltagesVIN –0.5 7\nV FB –0.5 3\nEN –0.5 7\nOutput voltages SW –0.5 7 V\nInfrared orconvection reflow (15sec) Soldering Information 220 °C\nStorage temperature Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings (LM26420X/Y)\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±750\n6.3 Recommended Operating Conditions\nOver operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVIN 3 5.5 V\nJunction temperature (Q1) –40 125\n°C\nJunction temperature (Q0) –40 150\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)LM26420\nUNIT PWP (HTSSOP) RUM (WQFN)\n20PINS 16PINS\nRθJA Junction-to-ambient thermal resistance 38.5 36.2 °C/W\nRθJC(top) Junction-to-case thermal resistance 21.0 32.7 °C/W\nRθJB Junction-to-board thermal resistance 19.9 14.1 °C/W\nψJT Junction-to-top characterization parameter 0.7 0.3 °C/W\nψJB Junction-to-board characterization parameter 19.7 14.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 3.5 4.1 °C/W\n7LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated6.5 Electrical Characteristics PerBuck\nOver operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVFB Feedback Voltage 0.788 0.8 0.812 V\nΔVFB/VIN Feedback Voltage Line Regulation VIN=3Vto5.5V 0.05 %/V\nIB Feedback Input Bias Current 0.4 100 nA\nUVLOUndervoltage LockoutVINRising 2.628 2.9 V\nVINFalling 2 2.3 V\nUVLO Hysteresis 330 mV\nFSW Switching Frequency LM26420-X 1.85 2.2 2.65 MHz\nFSW Switching Frequency LM26420-Y 0.4 0.55 0.7\nFFB Frequency Foldback LM26420-X 300 kHz\nFFB Frequency Foldback LM26420-Y 150\nDMAX Maximum Duty Cycle LM26420-X 86% 91.5%\nDMAX Maximum Duty Cycle LM26420-Y 90% 98%\nRDSON_TOP TOP Switch OnResistanceWQFN-16 Package 75 135\nmΩ\nHTSSOP-20 Package 70 135\nRDSON_BOT BOTTOM Switch OnResistanceWQFN-16 Package 55 100\nmΩ\nTSSOP-20 Package 45 80\nICL_TOP TOP Switch Current Limit VIN=3.3V 2.4 3.3 A\nICL_BOT BOTTOM Switch Reverse Current\nLimitVIN=3.3V 0.4 0.75 A\nΔΦ Phase Shift Between SW 1andSW 2 160 180 200 °\nVEN_THEnable Threshold Voltage 0.97 1.04 1.12\nV\nEnable Threshold Hysteresis 0.15\nISW_TOP Switch Leakage –0.7 µA\nIEN Enable PinCurrent Sink/Source 5 nA\nVPG-TH-U Upper Power Good Threshold FBPinVoltage Rising 848 925 1,008 mV\nUpper Power Good Hysteresis 40 mV\nVPG-TH-L Lower Power Good Threshold FBPinVoltage Rising 656 710 791 mV\nLower Power Good Hysteresis 40 mV\nIQVINCVINC Quiescent Current (non-\nswitching) with both outputs onLM26420X/Y VFB=0.9V 3.3 5\nmA\nVINC Quiescent Current (switching)\nwith both outputs onLM26420X/Y VFB=0.7V 4.7 6.2\nVINC Quiescent Current (shutdown) AllOptions VEN=0V 0.05 µA\nIQVINDVIND Quiescent Current (non-\nswitching)LM26420X/Y VFB=0.9V 0.9 1.5\nmA\nVIND Quiescent Current (switching) LM26420X VFB=0.7V 11 15\nIQVIND VIND Quiescent Current (switching) LM26420Y VFB=0.7V 3.7 7.5 mA\nIQVIND VIND Quiescent Current (shutdown) AllOptions VEN=0V 0.1 µA\nTSD Thermal Shutdown Temperature 165 °C\n8LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated6.6 Typical Characteristics\nAllcurves taken atVIN=5Vwith configuration intypical application circuits shown inApplication andImplementation .TJ=\n25°C,unless otherwise specified.\nFigure 1.Efficiency vsLoad ,XOption Figure 2.Efficiency VsLoad, YOption\nFigure 3.Efficiency vsLoad ,XOption Figure 4.Efficiency vsLoad, YOption\nFigure 5.Efficiency vsLoad ,XOption Figure 6.Efficiency vsLoad, YOption\nLOAD (A)OUTPUT (V)1.808\n1.807\n1.806\n1.805\n1.804\n1.803\n1.802\n1.8010.0 0.25 0.5 0.75 1.0 1.25 1.5 1.75 2.0\nLOAD (A)OUTPUT (V)1.808\n1.807\n1.806\n1.805\n1.804\n1.803\n1.802\n1.8010.0 0.25 0.5 0.75 1.0 1.25 1.5 1.75 2.0\n9LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAllcurves taken atVIN=5Vwith configuration intypical application circuits shown inApplication andImplementation .TJ=\n25°C,unless otherwise specified.\nFigure 7.Efficiency vsLoad ,XOption Figure 8.Efficiency vsLoad, YOption\nFigure 9.Efficiency vsLoad ,XOption Figure 10.Efficiency vsLoad, YOption\nVIN=5V VOUT=1.8V\nFigure 11.Load Regulation (AllOptions)VIN=3V VOUT=1.8V\nFigure 12.Load Regulation (AllOptions)\nTEMPERATURE (°C)WQFN -TOP FET - RDSON(m ) Ω110\n100\n90\n80\n70\n60\n50-50 -25 0 25 50 75 100 125\nTEMPERATURE (°C)WQFN - BOTTOM FET- RDSON(m ) Ω80\n70\n60\n50\n40\n30-50 -25 0 25 50 75 100 125\nINPUT VOLTAGE (V)OUTPUT (V)1.808\n1.807\n1.806\n1.805\n1.804\n1.803\n1.8023.0 3.5 4.0 4.5 5.0 5.5\nINPUT VOLTAGE (V)OUTPUT (V)1.798\n1.797\n1.796\n1.795\n1.794\n1.793\n1.7923.0 3.5 4.0 4.5 5.0 5.5\n10LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAllcurves taken atVIN=5Vwith configuration intypical application circuits shown inApplication andImplementation .TJ=\n25°C,unless otherwise specified.\nVOUT=1.8V IOUT=1000 mA\nFigure 13.Line Regulation ,XOptionVOUT=1.8V IOUT=1000 mA\nFigure 14.Line Regulation -YOption\nFigure 15.Oscillator Frequency vsTemperature, ,XOption Figure 16.Oscillator Frequency vsTemperature, YOption\nFigure 17.RDSON TopVsTemperature (WQFN-16 Package) Figure 18.RDSON Bottom VsTemperature\n(WQFN-16 Package)\nTEMPERATURE (°C)CURRENT LIMIT (A)3.50\n3.45\n3.40\n3.35\n3.30\n3.25\n3.20\n3.15\n3.10-50 -25 0 25 50 75 100 125\nTEMPERATURE (°C)IQSWITCHING - VIND(mA)3.9\n3.8\n3.7\n3.6\n3.5\n3.4-50 -25 0 25 50 75 100 125Y Version\nTEMPERATURE (°C)IQSWITCHING - VIND(mA)11.6\n11.4\n11.2\n11.0\n10.8\n10.6-50 -25 0 25 50 75 100 125X Version\nTEMPERATURE (°C)TSSOP- TOP FET - RDSON(m ) Ω110\n100\n90\n80\n70\n60\n50-50 -25 0 25 50 75 100 125\nTEMPERATURE (°C)TSSOP- BOTTOM FET- RDSON(m ) Ω80\n70\n60\n50\n40\n30\n20-50 -25 0 25 50 75 100 125\n11LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAllcurves taken atVIN=5Vwith configuration intypical application circuits shown inApplication andImplementation .TJ=\n25°C,unless otherwise specified.\nFigure 19.RDSON TopVsTemperature (TSSOP-20 Package) Figure 20.RDSON Bottom vsTemperature\n(TSSOP-20 Package)\nFigure 21.IQ(Quiescent Current Switching) ,XOption Figure 22.IQ(Quiescent Current Switching), YOption\nFigure 23.VFBvsTemperatureVIN=5Vand3.3V\nFigure 24.Current Limit vsTemperature\nTEMPERATURE (°C)REVERSE CURRENT LIMIT (A)0.78\n0.77\n0.76\n0.75\n0.74\n0.73\n0.72\n0.71\n0.70-50 -25 0 25 50 75 100 125\n12LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAllcurves taken atVIN=5Vwith configuration intypical application circuits shown inApplication andImplementation .TJ=\n25°C,unless otherwise specified.\nFigure 25.Reverse Current Limit vsTemperatureFigure 26.Short Circuit Waveforms\n00VIN\nTON\nt\ntInductor\nCurrentD = TON/TSWVSW\nTOFF\nTSWIL\nIPKSW\nVoltage\n13LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTheLM26420 isaconstant frequency dual PWM buck synchronous regulator device thatcansupply twoloads at\nupto2Aeach. The regulator has apreset switching frequency ofeither 2.2MHz or550 kHz. This high\nfrequency allows theLM26420 tooperate with small surface mount capacitors and inductors, resulting ina\nDC/DC converter thatrequires aminimum amount ofboard space. The LM26420 isinternally compensated, soit\nissimple touseandrequires fewexternal components. The LM26420 uses current-mode control toregulate the\noutput voltage. Thefollowing operating description oftheLM26420 refers totheFunctional Block Diagram ,which\ndepicts thefunctional blocks forone ofthetwochannels, and tothewaveforms inFigure 27.The LM26420\nsupplies aregulated output voltage byswitching theinternal PMOS and NMOS switches atconstant frequency\nandvariable duty cycle. Aswitching cycle begins atthefalling edge ofthereset pulse generated bytheinternal\nclock. When thispulse goes low, theoutput control logic turns ontheinternal PMOS control switch (TOP Switch).\nDuring this on-time, theSW pinvoltage (VSW)swings uptoapproximately VIN,and theinductor current (IL)\nincreases with alinear slope. ILismeasured bythecurrent sense amplifier, which generates anoutput\nproportional totheswitch current. The sense signal issummed with theregulator ’scorrective ramp and\ncompared totheerror amplifier ’soutput, which isproportional tothedifference between thefeedback voltage\nand VREF.When thePWM comparator output goes high, theTOP Switch turns offand theNMOS switch\n(BOTTOM Switch) turns onafter ashort delay, which iscontrolled bytheDead-Time-Control Logic, until thenext\nswitching cycle begins. During thetopswitch off-time, inductor current discharges through theBOTTOM Switch,\nwhich forces theSWpintoswing toground. The regulator loop adjusts theduty cycle (D)tomaintain aconstant\noutput voltage.\nFigure 27.LM26420 Basic Operation ofthePWM Comparator\nENABLE and \nUVLOThermal SHDN\nInternal - LDOEN\nSW\nFB\nGNDVIN\nDead-\nTime-\nControl \nLogic\nPgood\n880 mV\n720 mVOVPSHDN\nSOFT-STARTInternal-\nCompDRIVERSControl \nLogicISENSEILIMIT\nP-FET\nN-FET\nVREF=0.8 V +\n-\x0e\x0e2.2 MHz/550 kHz\n+-\n+\n-\n+-+-+-VREF+\n-x1.15\nS             R\nR             Q\nQ  \nR             S\nIREVERSE-LIMITClock\n+\n-\n+\n-RAMPArtificial\nISENSE\nCopyright © 2016, Texas Instruments Incorporated  \n14LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Soft Start\nThis function forces VOUTtoincrease atacontrolled rate during start-up inacontrolled fashion, which helps\nreduce inrush current andeliminate overshoot onVOUT.During softstart, reference voltage oftheerror amplifier\nramps from 0Vtoitsnominal value of0.8Vinapproximately 600 µs.Iftheconverter isturned onintoapre-\nbiased load, then thefeedback begins ramping from theprebias voltage butatthesame rate asifithadstarted\nfrom 0V.Thetwooutputs start upratiometrically ifenabled atthesame time, seeFigure 28below.\nVOLTAGE\nTIMERATIOMETRIC START UP\nVOUT1\nVOUT2\nVEN1,2\n15LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 28.LM26420 Soft-Start\n7.3.2 Power Good\nTheLM26420 features anopen drain power good (PG) pintosequence external supplies orloads andtoprovide\nfault detection. This pinrequires anexternal resistor (RPG)topullPGhigh when theoutput iswithin thePG\ntolerance window. Typical values forthisresistor range from 10kΩto100kΩ.\n7.3.3 Precision Enable\nThe LM26420 features independent precision enables that allow theconverter tobecontrolled byanexternal\nsignal. This feature allows thedevice tobesequenced either byaexternal control signal ortheoutput ofanother\nconverter inconjunction with aresistor divider network. Itcanalso besettoturn onataspecific input voltage\nwhen used inconjunction with aresistor divider network connected totheinput voltage. The device isenabled\nwhen theENpinexceeds 1.04 Vandhasa150-mV hysteresis.\n7.4 Device Functional Modes\n7.4.1 Output Overvoltage Protection\nTheovervoltage comparator compares theFBpinvoltage toavoltage thatisapproximately 15% greater than the\ninternal reference VREF.Once theFBpinvoltage goes 15% above theinternal reference, theinternal PMOS\nswitch isturned off,which allows theoutput voltage todecrease toward regulation.\n7.4.2 Undervoltage Lockout\nUndervoltage lockout (UVLO) prevents theLM26420 from operating until theinput voltage exceeds 2.628 V\n(typical). The UVLO threshold hasapproximately 330 mVofhysteresis, sothedevice operates until VINdrops\nbelow 2.3V(typical). Hysteresis prevents thepartfrom turning offduring power upifVINisnon-monotonic.\n7.4.3 Current Limit\nThe LM26420 uses cycle-by-cycle current limiting toprotect theoutput switch. During each switching cycle, a\ncurrent limit comparator detects iftheoutput switch current exceeds 3.3A(typical), andturns offtheswitch until\nthenext switching cycle begins.\n7.4.4 Thermal Shutdown\nThermal shutdown limits total power dissipation byturning offtheoutput switch when thedevice junction\ntemperature exceeds 165°C.After thermal shutdown occurs, theoutput switch does notturn onuntil thejunction\ntemperature drops toapproximately 150°C.\nV = 1\n2.5V0.8V\n1 + 2x1 \x10\n3.5% \x10 1.5%= 1.4%\nV = 1\nVOUTVFB\n1 + 2x1 \x10\nTOL \x10\x03I\nVIND\nVINC\nEN\nAGNDPGNDFBSWLM26420VOUTLOUT\nCOUTR1\nR2\nCopyright © 2016, Texas Instruments Incorporated  \nx R2 R1 =VREFVOUT- 1\n16LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Programming Output Voltage\nThe output voltage issetusing Equation 1where R2isconnected between theFBpinand GND, and R1is\nconnected between VOUTandtheFBpin.Agood value forR2is10kΩ.When designing aunity gain converter\n(VOUT=0.8V),R1must bebetween 0Ωand100Ω,andR2must beontheorder of5kΩto50kΩ.10kΩisthe\nsuggested value where R1isthetopfeedback resistor andR2isthebottom feedback resistor.\n(1)\nVREF=0.80V (2)\nFigure 29.Programming VOUT\nTodetermine themaximum allowed resistor tolerance, useEquation 3:\nwhere\n•TOL isthesetpoint accuracy oftheregulator, isthetolerance ofVFB. (3)\nExample:\nVOUT=2.5V,with asetpoint accuracy of±3.5%.\n(4)\nChoose 1%resistors. IfR2=10kΩ,then R1is21.25 kΩ.\nVIND1,2\nVINC\nEN\nAGND PGNDFBSWLM26420VIN\nCFRF\nCIN\nCopyright © 2016, Texas Instruments Incorporated\n17LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedApplication Information (continued)\n8.1.2 VINC Filtering Components\nAdditional filtering isrequired between VINC and AGND inorder toprevent high frequency noise onVIN from\ndisturbing thesensitive circuitry connected toVINC. Asmall RCfilter canbeused ontheVINC pinasshown in\nFigure 30.\nFigure 30.RCFilter OnVINC\nIngeneral, RFistypically between 1Ωand10Ωsothatthesteady state voltage drop across theresistor dueto\ntheVINC bias current does notaffect theUVLO level. CFcan range from 0.22 µFto1µFinX7R orX5R\ndielectric, where theRCtime constant should beatleast 2µs.CFmust beplaced asclose tothedevice as\npossiblewith adirect connection from VINC andAGND.\n8.1.3 Using Precision Enable andPower Good\nThe LM26420 device precision ENand PGpins address many ofthesequencing requirements required in\ntoday\'s challenging applications. Each output can becontrolled independently and have independent power\ngood. This allows foramultitude ofways tocontrol each output. Typically, theenables toeach output aretied\ntogether totheinput voltage and theoutputs ratiometrically ramp upwhen theinput voltage reaches above\nUVLO rising threshold. There may beinstances where itisdesired thatthesecond output (VOUT2)does notturn\nonuntil thefirstoutput (VOUT1)hasreached 90% ofthedesired setpoint. This iseasily achieved with anexternal\nresistor divider attached from VOUT1 toEN2,seeFigure 31.\nFigure 31.VOUT1Controlling VOUT2with Resistor Divider\nIfitisnotdesired tohave aresistor divider tocontrol VOUT2 with VOUT1,then thePG 1canbeconnected tothe\nEN2pintocontrol VOUT2,seeFigure 32.RPG1isapullup resistor ontherange of10kΩto100kΩ,50kΩisthe\nsuggested value. This turns onVOUT2 when VOUT1 isapproximately 90% oftheprogrammed output.\nNOTE\nThis also turns offVOUT2 when VOUT1 isoutside the±10% oftheprogrammed output.\nVOUT\nt\nt~7.5 Ps\nVPG+14%\n-14%-10%+10%\nCopyright © 2016, Texas Instruments Incorporated  VIND\nVINC\nENFBSW\nAGND PGNDLM26420\nCINRFREN1\nREN2CFVIN\n18LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedApplication Information (continued)\nFigure 32.PG1Controlling VOUT2\nAnother example might bethattheoutput isnottobeturned onuntil theinput voltage reaches 90% ofdesired\nvoltage setpoint. This verifies thattheinput supply isstable before turning ontheoutput. Select REN1andREN2\nsuch thatthevoltage attheENpinisgreater than 1.12 Vwhen reaching the90% desired set-point.\nFigure 33.VOUTControlling VIN\nThepower good feature oftheLM26420 isdesigned with hysteresis inorder toensure nofalse power good flags\nareasserted during large transient. Once power good isasserted high, itisnotpulled lowuntil theoutput voltage\nexceeds ±14% ofthesetpoint foraduring ofapproximately 7.5µs(typical), seeFigure 34.\nFigure 34.Power Good Hysteresis Operation\nVIN1\nPG1 PG2\nSW1 SW2\nFB1 FB2\nPGND1, PGND2, \nAGND, DAPLM26420\nVOUT1\n1.8 V/2 AVIN\n3 V to 5.5 V\nVOUT2\n0.8 V/2 AVINcVIN2\nEN2 EN1C3 C4\nC2C6 C1L1 L2C5 R7\nR6 R5\nR3R1 R2\nR4\nCopyright © 2016, Texas Instruments Incorporated  \n19LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedApplication Information (continued)\n8.1.4 Overcurrent Protection\nWhen theswitch current reaches thecurrent limit value, itisturned offimmediately. This effectively reduces the\nduty cycle andtherefore theoutput voltage dips andcontinues todroop until theoutput load matches thepeak\ncurrent limit inductor current. AstheFBvoltage drops below 480mVtheoperating frequency begins todecrease\nuntil ithitsfullonfrequency foldback, which issettoapproximately 150kHzfortheYversion and300kHzforthe\nXversion. Frequency foldback helps reduce thethermal stress inthedevice byreducing theswitching losses\nandtoprevent runaway oftheinductor current when theoutput isshorted toground.\nItisimportant tonote thatwhen recovering from aovercurrent condition theconverter does notgothrough the\nsoft-start process. There may beanovershoot duetothesudden removal oftheovercurrent fault. The reference\nvoltage atthenon-inverting input oftheerror amplifier always sitsat0.8Vduring theovercurrent condition,\ntherefore when thefault isremoved theconverter bring theFBvoltage back to0.8Vasquickly aspossible. The\novershoot depend onwhether there isaload ontheoutput after theremoval oftheovercurrent fault, thesize of\ntheinductor, and theamount ofcapacitance ontheoutput. The smaller theinductor and thelarger the\ncapacitance ontheoutput thesmaller theovershoot.\nNOTE\nOvercurrent protection foreach output isindependent.\n8.2 Typical Applications\n8.2.1 LM26420X 2.2-MHz, 0.8-V Typical High-Efficiency Application Circuit\nFigure 35.LM26420X (2.2MHz): VIN=5V,VOUT1=1.8Vat2AandVOUT2=0.8Vat2A\n20LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.1 Design Requirements\nExample requirements fortypical synchronous DC/DC converter applications:\nTable 1.Design Parameters\nDESIGN PARAMETER VALUE\nVOUT Output voltage\nVIN(minimum) Maximum input voltage\nVIN(maximum) Minimum input voltage\nIOUT(maximum) Maximum output current\nƒSW Switching frequency\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLM26420 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\nTable 2.BillOfMaterials\nPART ID PART VALUE MANUFACTURER PART NUMBER\nU1 2-Abuck regulator TI LM26420X\nC3,C4 15µF,6.3V,1206, X5R TDK C3216X5R0J156M\nC1 33µF,6.3V,1206, X5R TDK C3216X5R0J336M\nC2,C6 22µF,6.3V,1206, X5R TDK C3216X5R0J226M\nC5 0.47 µF,10V,0805, X7R Vishay VJ0805Y474KXQCW1BC\nL1 1.0µH,7.9A TDK RLF7030T-1R0M6R4\nL2 0.7µH,3.7A Coilcraft LPS4414-701ML\nR3,R4 10.0 kΩ,0603, 1% Vishay CRCW060310K0F\nR5,R6 49.9 kΩ,0603, 1% Vishay CRCW060649K9F\nR1 12.7 kΩ,0603, 1% Vishay CRCW060312K7F\nR7,R2 4.99Ω,0603, 1% Vishay CRCW06034R99F\nTS =1\nfS\nx (VIN - VOUT) L =2\'iLDTS\nVIN - VOUT\nL=2\'iL\nDTS\ntLi\'\nOUTI\nSTSDTLVOUT\nL-VOUTVIN\nD =VOUT + VSW_BOT\nVIN + VSW_BOT ± VSW_TOP\nD =VOUT\nVIN\n21LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.2.1.2.2 Inductor Selection\nTheduty cycle (D)canbeapproximated astheratio ofoutput voltage (VOUT)toinput voltage (VIN):\n(5)\nThe voltage drop across theinternal NMOS (SW_BOT) and PMOS (SW_TOP) must beincluded tocalculate a\nmore accurate duty cycle. Calculate Dbyusing thefollowing formulas:\n(6)\nVSW_TOP andVSW_BOT canbeapproximated by:\nVSW_TOP =IOUT×RDSON_TOP (7)\nVSW_BOT =IOUT×RDSON_BOT (8)\nThe inductor value determines theoutput ripple voltage. Smaller inductor values decrease thesize ofthe\ninductor, butincrease theoutput ripple voltage. Anincrease intheinductor value decreases theoutput ripple\ncurrent.\nOne must ensure thattheminimum current limit (2.4A)isnotexceeded, sothepeak current intheinductor must\nbecalculated. Thepeak current (ILPK)intheinductor iscalculated by:\nILPK=IOUT+ΔiL (9)\nFigure 36.Inductor Current\n(10)\nIngeneral,\nΔiL=0.1×(IOUT)→0.2×(IOUT) (11)\nIfΔiL=20% of2A,thepeak current intheinductor is2.4A.The minimum ensured current limit over all\noperating conditions is2.4A.One caneither reduceΔiL,ormake theengineering judgment thatzero margin is\nsafe enough. Thetypical current limit is3.3A.\nThe LM26420 operates atfrequencies allowing theuse ofceramic output capacitors without compromising\ntransient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple\nvoltage. See Output Capacitor section formore details oncalculating output voltage ripple. Now that theripple\ncurrent isdetermined, theinductance iscalculated by:\n(12)\nWhere\n(13)\nD =VOUT + VSW_BOT + IOUT x RDC\nVIN + VSW_BOT - VSW_TOP\nIirrms= I (I 2 d ) I (I d1 ) I (I2 12\nav 22\nav 1 - ++-+- 3 d ) I2\nav\n22LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedWhen selecting aninductor, make sure thatitiscapable ofsupporting thepeak output current without saturating.\nInductor saturation results inasudden reduction ininductance andprevent theregulator from operating correctly.\nThe peak current oftheinductor isused tospecify themaximum output current oftheinductor andsaturation is\nnotaconcern duetotheexceptionally small delay oftheinternal current limit signal. Ferrite based inductors are\npreferred tominimize core losses when operating with thefrequencies used bytheLM26420. This presents little\nrestriction because thevariety offerrite-based inductors ishuge. Lastly, inductors with lower series resistance\n(RDCR)provides better operating efficiency. Forrecommended inductors seeTable 2.\n8.2.1.2.3 Input Capacitor Selection\nThe input capacitors provide theACcurrent needed bythenearby power switch sothatcurrent provided bythe\nupstream power supply does notcarry alotofACcontent, generating less EMI. Tothebuck regulator in\nquestion, theinput capacitor also prevents thedrain voltage oftheFET switch from dipping when theFET is\nturned on,therefore providing ahealthy linerailfortheLM26420 towork with. Because typically most oftheAC\ncurrent isprovided bythelocal input capacitors, thepower loss inthose capacitors canbeaconcern. Inthecase\noftheLM26420 regulator, because thetwochannels operate 180°outofphase, theACstress intheinput\ncapacitors isless than ifthey operated inphase. The measure fortheACstress iscalled input ripple RMS\ncurrent. Itisstrongly recommended thatatleast one10µFceramic capacitor beplaced next toeach oftheVIND\npins. Bulk capacitors such aselectrolytic capacitors orOSCON capacitors can beadded tohelp stabilize the\nlocal linevoltage, especially during large load transient events. Asfortheceramic capacitors, useX7R orX5R\ntypes. They maintain most oftheir capacitance over awide temperature range. Trytoavoid sizes smaller than\n0805. Otherwise significant drop incapacitance may becaused bytheDCbias voltage. See Output Capacitor\nsection formore information. The DCvoltage rating oftheceramic capacitor should behigher than thehighest\ninput voltage.\nCapacitor temperature isamajor concern inboard designs. While using a10-µForhigher MLCC astheinput\ncapacitor isagood starting point, itisagood idea tocheck thetemperature intherealthermal environment to\nmake sure thecapacitors arenotoverheated. Capacitor vendors may provide curves ofripple RMS current vs.\ntemperature rise, based onadesignated thermal impedance. Inreality, thethermal impedance may bevery\ndifferent. Soitisalways agood idea tocheck thecapacitor temperature ontheboard.\nBecause theduty cycles ofthetwochannels may overlap, calculation oftheinput ripple RMS current isalittle\ntedious —useEquation 14:\nwhere\n•I1isChannel 1\'smaximum output current\n•I2isChannel 2\'smaximum output current\n•d1isthenon-overlapping portion ofChannel 1\'sduty cycle D1\n•d2isthenon-overlapping portion ofChannel 2\'sduty cycle D2\n•d3istheoverlapping portion ofthetwoduty cycles.\n•Iavistheaverage input current (14)\nIav=I1×D1+I2×D2.Toquickly determine thevalues ofd1,d2andd3,refer tothedecision treeinFigure 37.To\ndetermine theduty cycle ofeach channel, useD=VOUT/VINforaquick result orusethefollowing equation fora\nmore accurate result.\nwhere\n•RDCisthewinding resistance oftheinductor. (15)\nExample:\nVIN=5V,VOUT1 =3.3V,IOUT1 =2A,VOUT2 =1.2V,IOUT2 =1.5A,RDS=170mΩ,RDC=30mΩ.(IOUT1 isthe\nsame asI1intheinput ripple RMS current equation, IOUT2 isthesame asI2).\nFirst, findouttheduty cycles. Plug thenumbers intotheduty cycle equation and wegetD1=0.75, and D2=\n0.33. Next, follow thedecision tree inFigure 37tofindoutthevalues ofd1,d2andd3.Inthiscase, d1=0.5,d2\n=D2+0.5–D1=0.08, andd3=D1–0.5=0.25. Iav=IOUT1 ×D1+IOUT2 ×D2=1.995 A.Plug allthenumbers\nintotheinput ripple RMS current equation andtheresult isIIR(rms) =0.77 A.\nD =VOUT + VSW_BOT\nVIN + VSW_BOT ± VSW_TOP\nK =POUT\nPOUT + PLOSS\nK =POUT\nPIN\n\'VOUT = \'ILRESR +8 x FSW x COUT1\n23LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 37.Determining D1,D2,And D3\n8.2.1.2.4 Output Capacitor\nThe output capacitor isselected based upon thedesired output ripple andtransient response. The initial current\nofaload transient isprovided mainly bytheoutput capacitor. Theoutput ripple oftheconverter isapproximately:\n(16)\nWhen using MLCCs, theESR istypically solowthatthecapacitive ripple may dominate. When thisoccurs, the\noutput ripple isapproximately sinusoidal and 90°phase shifted from theswitching action. Given theavailability\nandquality ofMLCCs andtheexpected output voltage ofdesigns using theLM26420, there isreally noneed to\nreview any other capacitor technologies. Another benefit ofceramic capacitors istheir ability tobypass high\nfrequency noise. Acertain amount ofswitching edge noise couples through parasitic capacitances intheinductor\ntotheoutput. Aceramic capacitor bypasss thisnoise while atantalum capacitor does not. Because theoutput\ncapacitor isone ofthetwoexternal components that control thestability oftheregulator control loop, most\napplications require aminimum of22µFofoutput capacitance. Capacitance often, butnotalways, can be\nincreased significantly with little detriment totheregulator stability. Like theinput capacitor, recommended\nmultilayer ceramic capacitors areX7R orX5R types.\n8.2.1.2.5 Calculating Efficiency andJunction Temperature\nThecomplete LM26420 DC/DC converter efficiency canbeestimated inthefollowing manner.\n(17)\nOr\n(18)\nCalculations fordetermining themost significant power losses follow here. Other losses totaling less than 2%are\nnotdiscussed.\nPower loss (PLOSS)isthesum oftwo basic types oflosses intheconverter: switching and conduction.\nConduction losses usually dominate athigher output loads, whereas switching losses remain relatively fixed and\ndominate atlower output loads. Thefirststep indetermining thelosses istocalculate theduty cycle (D):\n(19)\nVSW_TOP isthevoltage drop across theinternal PFET when itison,andisequal to:\nVSW_TOP =IOUT×RDSON_TOP (20)\nPCOND_BOT \x03= (IOUT2 x (1-D))1\n31 +x\'iL\nIOUT2\nRDSON_BOTPCOND_TOP \x03= (IOUT2 x D)1\n31 +x\'iL\nIOUT2\nRDSON_TOP\nD =VOUT + VSW_BOT + VDCR \nVIN + VSW_BOT + VDCR ± VSW_TOP\n24LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedVSW_BOT isthevoltage drop across theinternal NFET when itison,andisequal to:\nVSW_BOT =IOUT×RDSON_BOT (21)\nIfthevoltage drop across theinductor (VDCR)isaccounted for,theequation becomes:\n(22)\nAnother significant external power loss istheconduction loss intheoutput inductor. The equation can be\nsimplified to:\nPIND=IOUT2×RDCR (23)\nTheLM26420 conduction loss ismainly associated with thetwointernal FETs:\n(24)\nIftheinductor ripple current isfairly small, theconduction losses canbesimplified to:\nPCOND_TOP =(IOUT2×RDSON_TOP ×D) (25)\nPCOND_BOT =(IOUT2×RDSON_BOT ×(1-D)) (26)\nPCOND =PCOND_TOP +PCOND_BOT (27)\nSwitching losses arealso associated with theinternal FETs. They occur during theswitch onand offtransition\nperiods, where voltages andcurrents overlap resulting inpower loss. The simplest means todetermine thisloss\nistoempirically measuring theriseandfalltimes (10% to90%) oftheswitch attheswitch node.\nSwitching Power Loss iscalculated asfollows:\nPSWR=1/2(VIN×IOUT×FSW×TRISE) (28)\nPSWF=1/2(VIN×IOUT×FSW×TFALL) (29)\nPSW=PSWR+PSWF (30)\nAnother loss isthepower required foroperation oftheinternal circuitry:\nPQ=IQ×VIN (31)\nIQisthequiescent operating current, andistypically around 8.4mA(IQVINC =4.7mA+IQVIND =3.7mA) forthe\n550-kHz frequency option.\nDue toDead-Time-Control Logic intheconverter, there isasmall delay (~4nsec) between theturnONandOFF\noftheTOP and BOTTOM FET. During thistime, thebody diode oftheBOTTOM FET isconducting with a\nvoltage drop ofVBDIODE (~0.65 V).This allows theinductor current tocirculate totheoutput, until theBOTTOM\nFET isturned ONandtheinductor current passes through theFET. There isasmall amount ofpower loss due\ntothisbody diode conducting anditcanbecalculated asfollows:\nPBDIODE =2×(VBDIODE ×IOUT×FSW×TBDIODE ) (32)\nTypical Application power losses are:\nPLOSS =ΣPCOND +PSW+PBDIODE +PIND+PQ (33)\nPINTERNAL =ΣPCOND +PSW+PBDIODE +PQ (34)\n25LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTable 3.Power Loss Tabulation\nDESIGN PARAMETER VALUE DESIGN PARAMETER VALUE\nVIN 5V VOUT 1.2V\nIOUT 2A POUT 2.4W\nFSW 550kHz\nVBDIODE 0.65 V PBDIODE 5.7mW\nIQ 8.4mA PQ 42mW\nTRISE 1.5nsec PSWR 4.1mW\nTFALL 1.5nsec PSWF 4.1mW\nRDSON_TOP 75mΩ PCOND_TOP 81mW\nRDSON_BOT 55mΩ PCOND_BOT 167mW\nIND DCR 20mΩ PIND 80mW\nD 0.262 PLOSS 384mW\nη 86.2% PINTERNAL 304mW\nThese calculations assume ajunction temperature of25°C.The RDSON values arelarger duetointernal heating;\ntherefore, theinternal power loss (PINTERNAL )must befirstcalculated toestimate theriseinjunction temperature.\n26LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.2.1.3 Application Curves\nVOUT=1.2V 25-100% Load Transient\nFigure 38.Load Transient Response ,XOptionVOUT=1.2V 25-100% Load Transient\nFigure 39.Load Transient Response, YOption\nVIN=5V VOUT=1.8Vat1A\nFigure 40.Start-Up (Soft Start)VIN=5V VOUT=1.8Vat1A\nFigure 41.Enable -Disable\nVIN1\nPG1 PG2\nSW1 SW2\nFB1 FB2\nPGND1, PGND2, \nAGND, DAPLM26420\nVOUT1\n3.3 V/2 AVin\n4.5 V to 5.5 V\nVOUT2\n1.8 V/2 AVINcVIN2\nEN2 EN1C3 C4\nC2 C1L1 L2C5 R7\nR6 R5\nR3R1 R2\nR4\nCopyright © 2016, Texas Instruments Incorporated  \n27LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.2.2 LM26420X 2.2-MHz, 1.8-V Typical High-Efficiency Application Circuit\nFigure 42.LM26420X (2.2MHz): VIN=5V,VOUT1=3.3Vat2AandVOUT2=1.8Vat2A\n8.2.2.1 Design Requirements\nSeeDesign Requirements above.\n8.2.2.2 Detailed Design Procedure\nTable 4.BillOfMaterials\nPART ID PART VALUE MANUFACTURER PART NUMBER\nU1 2-ABuck Regulator TI LM26420X\nC3,C4 15µF,6.3V,1206, X5R TDK C3216X5R0J156M\nC1 22µF,6.3V,1206, X5R TDK C3216X5R0J226M\nC2 33µF,6.3V,1206, X5R TDK C3216X5R0J336M\nC5 0.47 µF,10V,0805, X7R Vishay VJ0805Y474KXQCW1BC\nL1,L2 1.0µH,7.9A TDK RLF7030T-1R0M6R4\nR3,R4 10.0 kΩ,0603, 1% Vishay CRCW060310K0F\nR2 12.7 kΩ,0603, 1% Vishay CRCW060312K7F\nR5,R6 49.9 kΩ,0603, 1% Vishay CRCW060649K9F\nR1 31.6 kΩ,0603, 1% Vishay CRCW060331K6F\nR7 4.99Ω,0603, 1% Vishay CRCW06034R99F\nVIN1\nPG1 PG2\nSW1 SW2\nFB1 FB2\nPGND1, PGND2, \nAGND, DAPLM26420\nVOUT1\n1.2 V/2 AVin\n3 V to 5.5 V\nVOUT2\n2.5 V/2 AVINcVIN2\nEN2 EN1C3 C4\nC2 C1L1 L2C5 R7\nR6 R5\nR3R1 R2\nR4\nCopyright © 2016, Texas Instruments Incorporated  \n28LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedAlso seeDetailed Design Procedure above.\n8.2.2.3 Application Curves\nSeeApplication Curves above.\n8.2.3 LM26420X 2.2-MHz, 2.5-V Typical High-Efficiency Application Circuit\nFigure 43.LM26420X (2.2MHz): VIN=5V,VOUT1=1.2Vat2AandVOUT2=2.5Vat2A\n8.2.3.1 Design Requirements\nSeeDesign Requirements above.\n8.2.3.2 Detailed Design Procedure\nTable 5.BillOfMaterials\nPART ID PART VALUE MANUFACTURER PART NUMBER\nU1 2-Abuck regulator TI LM26420X\nC3,C4 15µF,6.3V,1206, X5R TDK C3216X5R0J156M\nC1 33µF,6.3V,1206, X5R TDK C3216X5R0J336M\nC2 22µF,6.3V,1206, X5R TDK C3216X5R0J226M\nC5 0.47 µF,10V,0805, X7R Vishay VJ0805Y474KXQCW1BC\nL1 1.0µH,7.9A TDK RLF7030T-1R0M6R4\nL2 1.5µH,6.5A TDK RLF7030T-1R5M6R1\nR3,R4 10.0 kΩ,0603, 1% Vishay CRCW060310K0F\nR1 4.99 kΩ,0603, 1% Vishay CRCW06034K99F\nR5,R6 49.9 kΩ,0603, 1% Vishay CRCW060649K9F\nR2 21.5 kΩ,0603, 1% Vishay CRCW060321K5F\nR7 4.99Ω,0603, 1% Vishay CRCW06034R99F\nVIN1\nPG1 PG2\nSW1 SW2\nFB1 FB2\nPGND1, PGND2, \nAGND, DAPLM26420\nVOUT1\n1.8 V/2 AVIN\n3 V to 5.5 V\nVOUT2\n0.8 V/2 AVINcVIN2\nEN2 EN1C3 C4\nC2C6 C1L1 L2C5 R7\nR6 R5\nR3R1 R2\nR4\nCopyright © 2016, Texas Instruments Incorporated  \n29LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedAlso seeDetailed Design Procedure above.\n8.2.3.3 Application Curves\nSeeApplication Curves above.\n8.2.4 LM26420Y 550kHz, 0.8-V Typical High-Efficiency Application Circuit\nFigure 44.LM26420Y (550 kHz): VIN=5V,VOUT1=1.8Vat2AandVOUT2=0.8Vat2A\n8.2.4.1 Design Requirements\nSeeDesign Requirements above.\nVIN1\nPG1 PG2\nSW1 SW2\nFB1 FB2\nPGND1, PGND2, \nAGND, DAPLM26420\nVOUT1\n3.3 V/2 AVin\n4.5 V to 5.5 V\nVOUT2\n1.8 V/2 AVINcVIN2\nEN2 EN1C3 C4\nC2 C1L1 L2C5 R7\nR6 R5\nR3R1 R2\nR4\nCopyright © 2016, Texas Instruments Incorporated  \n30LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.2.4.2 Detailed Design Procedure\nTable 6.BillOfMaterials\nPART ID PART VALUE MANUFACTURER PART NUMBER\nU1 2-Abuck regulator TI LM26420Y\nC3,C4 22µF,6.3V,1206, X5R TDK C3216X5R0J226M\nC1,C2,C6 47µF,6.3V,1206, X5R TDK C3216X5R0J476M\nC5 0.47 µF,10V,0805, X7R Vishay VJ0805Y474KXQCW1BC\nL1 5µH,2.82 A Coilcraft MSS7341-502NL\nL2 3.3µH,3.28 A Coilcraft MSS7341-332NL\nR3,R4 10.0 kΩ,0603, 1% Vishay CRCW060310K0F\nR5,R6 49.9 kΩ,0603, 1% Vishay CRCW060649K9F\nR1 12.7 kΩ,0603, 1% Vishay CRCW060312K7F\nR7,R2 4.99Ω,0603, 1% Vishay CRCW06034R99F\nAlso seeDetailed Design Procedure above.\n8.2.4.3 Application Curves\nSeeApplication Curves above.\n8.2.5 LM26420Y 550-kHz, 1.8-V Typical High-Efficiency Application Circuit\nFigure 45.LM26420Y (550 kHz): VIN=5V,VOUT1=3.3Vat2AandVOUT2=1.8Vat2A\n8.2.5.1 Design Requirements\nSeeDesign Requirements above.\nVIN1\nPG1 PG2\nSW1 SW2\nFB1 FB2\nPGND1, PGND2, \nAGND, DAPLM26420\nVOUT1\n1.2 V/2 AVin\n3 V to 5.5 V\nVOUT2\n2.5 V/2 AVINcVIN2\nEN2 EN1C3 C4\nC2 C1L1 L2C5 R7\nR6 R5\nR3R1 R2\nR4\nCopyright © 2016, Texas Instruments Incorporated  \n31LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.2.5.2 Detailed Design Procedure\nTable 7.BillOfMaterials\nPART ID PART VALUE MANUFACTURER PART NUMBER\nU1 2-Abuck regulator TI LM26420Y\nC3,C4 22µF,6.3V,1206, X5R TDK C3216X5R0J226M\nC1,C2,C6 47µF,6.3V,1206, X5R TDK C3216X5R0J476M\nC5 0.47 µF,10V,0805, X7R Vishay VJ0805Y474KXQCW1BC\nL1,L2 5µH,2.82 A Coilcraft MSS7341-502NL\nR3,R4 10kΩ,0603, 1% Vishay CRCW060310K0F\nR2 12.7 kΩ,0603, 1% Vishay CRCW060312K7F\nR5,R6 49.9 kΩ,0603, 1% Vishay CRCW060649K9F\nR1 31.6 kΩ,0603, 1% Vishay CRCW060331K6F\nR7 4.99Ω,0603, 1% Vishay CRCW06034R99F\nAlso seeDetailed Design Procedure above.\n8.2.5.3 Application Curves\nSeeApplication Curves above.\n8.2.6 LM26420Y 550-kHz, 2.5-V Typical High-Efficiency Application Circuit\nFigure 46.LM26420Y (550 kHz): VIN=5V,VOUT1=1.2Vat2AandVOUT2=2.5Vat2A\n8.2.6.1 Design Requirements\nSeeDesign Requirements above.\n32LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.2.6.2 Detailed Design Procedure\nTable 8.BillOfMaterials\nPART ID PART VALUE MANUFACTURER PART NUMBER\nU1 2-Abuck regulator TI LM26420Y\nC3,C4 22µF,6.3V,1206, X5R TDK C3216X5R0J226M\nC1,C6,C7 33µF,6.3V,1206, X5R TDK C3216X5R0J336M\nC2 47µF,6.3V,1206, X5R TDK C3216X5R0J476M\nC5 0.47 µF,10V,0805, X7R Vishay VJ0805Y474KXQCW1BC\nL1 3.3µH,3.28 A Coilcraft MSS7341-332NL\nL2 5µH,2.82 A Coilcraft MSS7341-502NL\nR3,R4 10kΩ,0603, 1% Vishay CRCW060310K0F\nR1 4.99 kΩ,0603, 1% Vishay CRCW06034K99F\nR5,R6 49.9 kΩ,0603, 1% Vishay CRCW060649K9F\nR2 21.5 kΩ,0603, 1% Vishay CRCW060321K5F\nR7 4.99Ω,0603, 1% Vishay CRCW06034R99F\nAlso seeDetailed Design Procedure above.\n8.2.6.3 Application Curves\nSeeApplication Curves above.\n9Power Supply Recommendations\nThe LM26420 isdesigned tooperate from aninput voltage supply range between 3Vand 5.5V.This input\nsupply must bewell regulated andable towithstand maximum input current andmaintain astable voltage. The\nresistance oftheinput supply railmust belowenough that aninput current transient does notcause ahigh\nenough drop attheLM26420 supply voltage thatcancause afalse UVLO fault triggering andsystem reset. Ifthe\ninput supply islocated more than afewinches from theLM26420, additional bulk capacitance may berequired in\naddition totheceramic bypass capacitors. The amount ofbulk capacitance isnotcritical, buta47-μFor100-μF\nelectrolytic capacitor isatypical choice.\n10Layout\n10.1 Layout Guidelines\nWhen planning layout there areafewthings toconsider when trying toachieve aclean, regulated output. The\nmost important consideration istheclose coupling oftheGND connections oftheinput capacitor andthePGND\npin. These ground ends must beclose toone another and beconnected totheGND plane with atleast two\nthrough-holes. Place these components asclose tothedevice aspossible. Next inimportance isthelocation of\ntheGND connection oftheoutput capacitor, which must benear theGND connections ofVIND and PGND.\nThere must beacontinuous ground plane onthebottom layer ofatwo-layer board except under theswitching\nnode island. The FBpinisahigh impedance node, andcare must betaken tomake theFBtrace short toavoid\nnoise pickup and inaccurate regulation. The feedback resistors must beplaced asclose tothedevice as\npossible, with theGND ofR1placed asclose totheGND ofthedevice aspossible. The VOUT trace toR2must\nberouted away from theinductor andanyother traces thatareswitching. High ACcurrents flow through theVIN,\nSW, and VOUT traces, sothey must beasshort and wide aspossible. However, making thetraces wide\nincreases radiated noise, sothedesigner must make this trade-off. Radiated noise can bedecreased by\nchoosing ashielded inductor. Theremaining components must also beplaced asclose aspossible tothedevice.\nSeeAN-1229 SIMPLE SWITCHER ®PCB Layout Guidelines forfurther considerations, andtheLM26420 demo\nboard asanexample ofafour-layer layout.\n1\n162\n3\n4\n5\n6\n7\n815\n14\n13\n1112 9\n1020\n19\n18\n17VINC\nVIND1\nVIND1\nSW1\nPGND1\nPGND1\nFB1EN1\nPG1\nDAPAGND\nVIND2\nVIND2\nSW2\nPGND2\nPGND2\nFB2EN2\nPG2\nDAPCINC\nRFBT1\nRFBB1CIN1L1\nCOUT1RINC\nVOUT1\nThermal Vias under DAPRFBT2\nRFBB2CIN2L2\nCOUT2\nVOUT2\nGND\nAs much copper area as possible for GND, for better thermal performanceGNDVOUT distribution \npoint is away \nfrom inductor \nand past C OUT  Place bypass cap close \nto VINC and DAP VIN\nPlace ceramic \nbypass caps close to \nVIND and PGND pins\n33LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedLayout Guidelines (continued)\nFigure 47.Internal Connection\nForcertain high power applications, thePCB land may bemodified toadogbone shape (see Figure 48).By\nincreasing thesize ofground plane, andadding thermal vias, theRθJAfortheapplication canbereduced.\n10.2 Layout Example\nFigure 48.Typical Layout ForDC/DC Converter\n10.3 Thermal Considerations\nTJ=Chip junction temperature\nTA=Ambient temperature\nRθJC=Thermal resistance from chip junction todevice case\nRθJA=Thermal resistance from chip junction toambient air\nHeat intheLM26420 duetointernal power dissipation isremoved through conduction and/or convection.\nConduction: Heat transfer occurs through cross sectional areas ofmaterial. Depending onthematerial, the\ntransfer ofheat canbeconsidered tohave poor togood thermal conductivity properties (insulator vsconductor).\nHeat Transfer goes as:\nRTJT\x03=TJ - TT\nPINTERNAL\nRTJA\x03=TJ - TA\nPINTERNAL\nRT\x03=\'T\nPower\n34LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedThermal Considerations (continued)\nSilicon→package →lead frame→PCB\nConvection: Heat transfer isbymeans ofairflow. This could befrom afanornatural convection. Natural\nconvection occurs when aircurrents risefrom thehotdevice tocooler air.\nThermal impedance isdefined as:\n(35)\nThermal impedance from thesilicon junction totheambient airisdefined as:\n(36)\nThePCB size, weight ofcopper used toroute traces andground plane, andnumber oflayers within thePCB can\ngreatly affect RθJA.The type and number ofthermal vias can also make alarge difference inthethermal\nimpedance. Thermal vias arenecessary inmost applications. They conduct heat from thesurface ofthePCB to\ntheground plane. Five toeight thermal vias must beplaced under theexposed pad totheground plane ifthe\nWQFN package isused. Upto12thermal vias must beused intheHTSSOP-20 package foroptimum heat\ntransfer from thedevice totheground plane.\nThermal impedance also depends onthethermal properties oftheapplication\'s operating conditions (VIN,VOUT,\nIOUT,etc.), andthesurrounding circuitry.\n10.3.1 Method 1:Silicon Junction Temperature Determination\nToaccurately measure thesilicon temperature foragiven application, two methods can beused. The first\nmethod requires theuser toknow thethermal impedance ofthesilicon junction totopcase temperature.\nSome clarification needs tobemade before wegoanyfurther.\nRθJCisthethermal impedance from silicon junction totheexposed pad.\nRθJTisthethermal impedance from topcase tothesilicon junction.\nInthis data sheet RθJTisused sothat itallows theuser tomeasure topcase temperature with asmall\nthermocouple attached tothetopcase.\nRθJTisapproximately 20°C/W forthe16-pin WQFN package with theexposed pad. Knowing theinternal\ndissipation from theefficiency calculation given previously, and thecase temperature, which canbeempirically\nmeasured onthebench wehave:\n(37)\nTherefore:\nTJ=(RθJT×PINTERNAL )+TC (38)\nFrom theprevious example:\nTJ=20°C/W ×0.304W +TC (39)\n10.3.2 Thermal Shutdown Temperature Determination\nThesecond method, although more complicated, cangive avery accurate silicon junction temperature.\nThe first step istodetermine RθJAoftheapplication. The LM26420 has over-temperature protection circuitry.\nWhen thesilicon temperature reaches 165°C,thedevice stops switching. The protection circuitry has a\nhysteresis ofabout 15°C.Once thesilicon junction temperature has decreased toapproximately 150°C,the\ndevice starts toswitch again. Knowing this, theRθJAforanyapplication canbecharacterized during theearly\nstages ofthedesign one may calculate theRθJAbyplacing thePCB circuit intoathermal chamber. Raise the\nambient temperature inthegiven working application until thecircuit enters thermal shutdown. IftheSWpinis\nmonitored, itisobvious when theinternal FETs stop switching, indicating ajunction temperature of165°C.\nKnowing theinternal power dissipation from theabove methods, thejunction temperature, and theambient\ntemperature RθJAcanbedetermined.\nRTJA\x03=165oC - 152oC\n304 mW= 42.8o C/W\nRTJA\x03=165° - T A\nPINTERNAL\n35LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedThermal Considerations (continued)\n(40)\nOnce thisisdetermined, themaximum ambient temperature allowed foradesired junction temperature canbe\nfound.\nAnexample ofcalculating RθJAforanapplication using theLM26420 WQFN demonstration board isshown\nbelow.\nThe four layer PCB isconstructed using FR4 with 1ozcopper traces. The copper ground plane isonthebottom\nlayer. The ground plane isaccessed byeight vias. The board measures 3cm×3cm.Itwas placed inanoven\nwith noforced airflow. The ambient temperature was raised to152°C,andatthattemperature, thedevice went\nintothermal shutdown.\nFrom theprevious example:\nPINTERNAL =304mW (41)\n(42)\nIfthejunction temperature was tobekept below 125°C,then theambient temperature could notgoabove\n112°C.\nTJ–(RθJA×PINTERNAL )=TA (43)\n125°C–(42.8 °C/W ×304mW) =112.0 °C (44)\n36LM26420\nSNVS579L –FEBRUARY 2009 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLM26420 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.2 Documentation Support\n11.2.1 Related Documentation\nAN-1229 SIMPLE SWITCHER ®PCB Layout Guidelines (SNVA054 )\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n37LM26420\nwww.ti.com SNVS579L –FEBRUARY 2009 –REVISED MAY 2018\nProduct Folder Links: LM26420Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLM26420XMH/NOPB ACTIVE HTSSOP PWP 2073RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LM26420\nXMH\nLM26420XMHX/NOPB ACTIVE HTSSOP PWP 202500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LM26420\nXMH\nLM26420XSQ/NOPB ACTIVE WQFN RUM 161000RoHS & Green SN Level-3-260C-168 HR -40 to 125 L26420X\nLM26420XSQX/NOPB ACTIVE WQFN RUM 164500RoHS & Green SN Level-3-260C-168 HR -40 to 125 L26420X\nLM26420YMH/NOPB ACTIVE HTSSOP PWP 2073RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LM26420\nYMH\nLM26420YMHX/NOPB ACTIVE HTSSOP PWP 202500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LM26420\nYMH\nLM26420YSQ/NOPB ACTIVE WQFN RUM 161000RoHS & Green SN Level-3-260C-168 HR -40 to 125 L26420Y\nLM26420YSQX/NOPB ACTIVE WQFN RUM 164500RoHS & Green SN Level-3-260C-168 HR -40 to 125 L26420Y\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF LM26420 :\n•Automotive: LM26420-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLM26420XMHX/NOPB HTSSOP PWP 202500 330.0 16.46.957.11.68.016.0 Q1\nLM26420XSQ/NOPB WQFN RUM 161000 178.0 12.4 4.34.31.38.012.0 Q1\nLM26420XSQX/NOPB WQFN RUM 164500 330.0 12.4 4.34.31.38.012.0 Q1\nLM26420YMHX/NOPB HTSSOP PWP 202500 330.0 16.46.957.11.68.016.0 Q1\nLM26420YSQ/NOPB WQFN RUM 161000 178.0 12.4 4.34.31.38.012.0 Q1\nLM26420YSQX/NOPB WQFN RUM 164500 330.0 12.4 4.34.31.38.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLM26420XMHX/NOPB HTSSOP PWP 202500 367.0 367.0 35.0\nLM26420XSQ/NOPB WQFN RUM 161000 208.0 191.0 35.0\nLM26420XSQX/NOPB WQFN RUM 164500 356.0 356.0 35.0\nLM26420YMHX/NOPB HTSSOP PWP 202500 367.0 367.0 35.0\nLM26420YSQ/NOPB WQFN RUM 161000 208.0 191.0 35.0\nLM26420YSQX/NOPB WQFN RUM 164500 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLM26420XMH/NOPB PWP HTSSOP 20 73 495 82514.6 4.06\nLM26420YMH/NOPB PWP HTSSOP 20 73 495 82514.6 4.06\nPack Materials-Page 3\nMECHANICAL  DATA\nPWP0020A\nwww .ti.comMXA20A (Rev C)\nwww.ti.comPACKAGE OUTLINE\nC4.1\n3.9\n4.13.9\n0.80.7\n0.050.00\n2X 1.95\n12X 0.652X 1.95\n16X 0.50.316X 0.350.252.6 0.1(DIM A) TYPWQFN - 0.8 mm max height RUM0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4214998/A   11/2021DIM A\nOPT 1\nOPT 2\n 0.2 0.10.08 C\n0.1 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 ID\n(45X 0.3)SYMM\nEXPOSED\nTHERMAL PAD\nSYMM\n145 8\n9\n12\n13 1617SCALE  3.000\nA B\nwww.ti.comEXAMPLE BOARD LAYOUT\n12X (0.65)\n(1.05)\n(1.05)(R0.05) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND16X (0.6)\n16X (0.3)\n(3.8)(3.8)(2.6)\n(0.2) TYP\nVIAWQFN - 0.8 mm max height RUM0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4214998/A   11/2021\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 20XSEE SOLDER MASKDETAIL\n1\n4\n5 891213 16\n17\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.3)\n12X (0.65)\n(3.8)(3.8)(0.675) TYP\n(0.675) TYP\n4X ( 1.15)\n(R0.05) TYPWQFN - 0.8 mm max height RUM0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4214998/A   11/2021\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 20X\n \nEXPOSED PAD 17\n78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGESYMMSYMM 1\n4\n5 891213 16\n17\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LM26420XSQ/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 3V to 5.5V
  - Output Voltage Range: 0.8V to 4.5V
- **Current Ratings:**
  - Output Current per Regulator: 2A
- **Power Consumption:**
  - Quiescent Current (non-switching): 3.3 mA (typical)
  - Quiescent Current (shutdown): 0.05 µA
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C
- **Package Type:**
  - WQFN (16 pins), dimensions: 4.00 mm x 4.00 mm
- **Special Features:**
  - High Efficiency: Up to 93%
  - Internal Soft Start
  - Thermal Shutdown
  - Overvoltage Protection
  - Independent Power Good and Precision Enable for Each Output
  - Current Mode, PWM Operation
  - Start-up into Prebiased Output Loads
  - 180° Out-of-Phase Operation for Dual Outputs
- **Moisture Sensitive Level (MSL):**
  - Level 3, according to JEDEC J-STD-020E

#### Description:
The **LM26420** is a dual synchronous buck DC/DC converter designed for high efficiency and compact size. It can drive two loads of up to 2A each, utilizing advanced BICMOS technology to achieve high power density. The device operates at a high switching frequency of 2.2 MHz, allowing the use of smaller external components, which is beneficial for space-constrained applications. The LM26420 features an internal voltage reference of 0.8V with a precision of 1.5%, and it employs current-mode control for stable regulation across varying loads.

#### Typical Applications:
The LM26420 is suitable for a variety of applications, including:
- **Local Power Supply**: Providing core voltage for FPGAs and CPUs.
- **Core Power in Storage Devices**: Used in hard disk drives (HDDs) and set-top boxes.
- **USB Powered Devices**: Ideal for powering devices that require efficient voltage regulation.
- **ASIC Power Management**: Used for powering core and I/O voltages in ASICs.

This component is particularly useful in applications where space is limited and efficiency is critical, making it a popular choice in modern electronic designs.