/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "ASC0" of TriCore TC1792 (13 SFRs) */

#ifndef _HAVE_TRICORE_ASC0_ADDRESSES_H_
#define _HAVE_TRICORE_ASC0_ADDRESSES_H_

#define ASC0_CLC_ADDR         0xF0000A00     /* "ASC0 Clock Control Register" */
#define ASC0_PISEL_ADDR       0xF0000A04     /* "ASC0 Peripheral Input Select Register" */
#define ASC0_ID_ADDR          0xF0000A08     /* "ASC0 Module Identification Register" */
#define ASC0_CON_ADDR         0xF0000A10     /* "ASC0 Control Register" */
#define ASC0_BG_ADDR          0xF0000A14     /* "ASC0 Baud Rate Timer Reload Register" */
#define ASC0_FDV_ADDR         0xF0000A18     /* "ASC0 Fractional Divider Register" */
#define ASC0_TBUF_ADDR        0xF0000A20     /* "ASC0 Transmit Buffer Register" */
#define ASC0_RBUF_ADDR        0xF0000A24     /* "ASC0 Receive Buffer Register" */
#define ASC0_WHBCON_ADDR      0xF0000A50     /* "ASC0 Write Hardware Bits Control Register" */
#define ASC0_TSRC_ADDR        0xF0000AF0     /* "ASC0 Transmit Interrupt Service Request Control Register" */
#define ASC0_RSRC_ADDR        0xF0000AF4     /* "ASC0 Receive Interrupt Service Request Control Register" */
#define ASC0_ESRC_ADDR        0xF0000AF8     /* "ASC0 Error Interrupt Service Request Control Register" */
#define ASC0_TBSRC_ADDR       0xF0000AFC     /* "ASC0 Transmit Buffer Interrupt Service Request Control Register" */


#endif /* _HAVE_TRICORE_ASC0_ADDRESSES_H_ (block "ASC0") */


