<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="CM4_ICFG" id="CM4_ICFG">
  
  
  <register acronym="CMX_ITM_STIM0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_STIM0" offset="0x0" width="32">
    
  <bitfield begin="31" description=" RW - ITM_STIM0" end="0" id="ITM_STIM0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_STIM31" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_STIM31" offset="0x7C" width="32">
    
  <bitfield begin="31" description=" RW - ITM_STIM31" end="0" id="ITM_STIM31" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_TER" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_TER" offset="0xE00" width="32">
    
  <bitfield begin="31" description=" RW 0x00000000 Trace Enable Register" end="0" id="ITM_TER" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_TPR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_TPR" offset="0xE40" width="32">
    
  <bitfield begin="31" description=" RW 0x00000000 ITM Trace Privilege Register, ITM_TPR on page 10-5" end="0" id="ITM_TPR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_TCR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_TCR" offset="0xE80" width="32">
    
  <bitfield begin="31" description=" RW 0x00000000 Trace Control Register" end="0" id="ITM_TCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_IWR" description="ITM Integration Write Register (privileged access only)" id="CMX_ITM_IWR" offset="0xEF8" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="Reserved" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="Write Only. Only use with integration test (on-chip connectivity test). Do not use in normal applications. When in integration test mode, i.e., bit 0 of ITM->IMCR is set, this bit is used to control the ATVALIDM output of the ATB (trace bus)" end="0" id="ATVALIDM" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_IRR" description="ITM Integration Read Register (privileged access only)" id="CMX_ITM_IRR" offset="0xEFC" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="Reserved" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="Only use with integration test (on-chip connectivity test). Do not use in normal applications. When in integration test mode, i.e. bit 0 of ITM->IMCR is set, this bit is used to read the ATREADYM input of the ATB (trace bus)" end="0" id="ATREADYM" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_IMCR" description="ITM Integration Mode Control Register (privileged access only)" id="CMX_ITM_IMCR" offset="0xF00" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="Reserved" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="Only use with integration test (on-chip connectivity test). Do not use in normal applications. Set to 1 to enable integration test mode." end="0" id="INTEGRATION" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CMX_LAR" description="https://static.docs.arm.com/ihi0029/e/coresight_v3_0_architecture_specification_IHI0029E.pdf?_ga=2.243641541.19024475.1571741864-233759942.1562499274" id="CMX_LAR" offset="0xFB0" width="32">
    
  <bitfield begin="31" description="Writing a value to this field controls write access to the other registers in the component. Permitted values of KEY are: Write 0xC5ACCE55 Signals that LSR must permit writing to the other registers in the component. Write any other value Signals that LSR must block writing to the other registers in the component. " end="0" id="KEY" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_LSR" description="https://static.docs.arm.com/ihi0029/e/coresight_v3_0_architecture_specification_IHI0029E.pdf?_ga=2.243641541.19024475.1571741864-233759942.1562499274" id="CMX_LSR" offset="0xFB4" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="Reserved" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="This bit is always zero, which indicates that the component implements a 32-bit LAR" end="2" id="nTT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="This field is used to return the current software lock status. Permitted values of SLK are: 0 Writing to the other registers in the component is permitted. 1 Writing to the other registers in the component is blocked." end="1" id="SLK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="This field indicates whether a Software lock mechanism is implemented. Permitted values of SLI are: 0 Software lock mechanism is not implemented. 1 Software lock mechanism is implemented." end="0" id="SLI" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_PID4" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_PID4" offset="0xFD0" width="32">
    
  <bitfield begin="31" description=" RO 0x00000004 Peripheral Identification registers" end="0" id="ITM_PID4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_PID5" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_PID5" offset="0xFD4" width="32">
    
  <bitfield begin="31" description=" RO 0x00000000" end="0" id="ITM_PID5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_PID6" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_PID6" offset="0xFD8" width="32">
    
  <bitfield begin="31" description=" RO 0x00000000" end="0" id="ITM_PID6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_PID7" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_PID7" offset="0xFDC" width="32">
    
  <bitfield begin="31" description=" RO 0x00000000" end="0" id="ITM_PID7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_PID0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_PID0" offset="0xFE0" width="32">
    
  <bitfield begin="31" description=" RO 0x00000001" end="0" id="ITM_PID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_PID1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_PID1" offset="0xFE4" width="32">
    
  <bitfield begin="31" description=" RO 0x000000B0" end="0" id="ITM_PID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_PID2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_PID2" offset="0xFE8" width="32">
    
  <bitfield begin="31" description=" RO 0x0000003B" end="0" id="ITM_PID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_PID3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_PID3" offset="0xFEC" width="32">
    
  <bitfield begin="31" description=" RO 0x00000000" end="0" id="ITM_PID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_CID0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_CID0" offset="0xFF0" width="32">
    
  <bitfield begin="31" description=" RO 0x0000000D Component Identification registers" end="0" id="ITM_CID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_CID1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_CID1" offset="0xFF4" width="32">
    
  <bitfield begin="31" description=" RO 0x000000E0" end="0" id="ITM_CID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_CID2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_CID2" offset="0xFF8" width="32">
    
  <bitfield begin="31" description=" RO 0x00000005" end="0" id="ITM_CID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM_CID3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM_CID3" offset="0xFFC" width="32">
    
  <bitfield begin="31" description=" RO 0x000000B1" end="0" id="ITM_CID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_CTRL" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_CTRL" offset="0x1000" width="32">
    
  <bitfield begin="31" description=" RW See a Control Register" end="0" id="DWT_CTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_CYCCNT" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_CYCCNT" offset="0x1004" width="32">
    
  <bitfield begin="31" description=" RW 0x00000000 Cycle Count Register" end="0" id="DWT_CYCCNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_CPICNT" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_CPICNT" offset="0x1008" width="32">
    
  <bitfield begin="31" description=" RW - CPI Count Register" end="0" id="DWT_CPICNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_EXCCNT" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_EXCCNT" offset="0x100C" width="32">
    
  <bitfield begin="31" description=" RW - Exception Overhead Count Register" end="0" id="DWT_EXCCNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_SLEEPCNT" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_SLEEPCNT" offset="0x1010" width="32">
    
  <bitfield begin="31" description=" RW - Sleep Count Register" end="0" id="DWT_SLEEPCNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_LSUCNT" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_LSUCNT" offset="0x1014" width="32">
    
  <bitfield begin="31" description=" RW - LSU Count Register" end="0" id="DWT_LSUCNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_FOLDCNT" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_FOLDCNT" offset="0x1018" width="32">
    
  <bitfield begin="31" description=" RW - Folded-instruction Count Register" end="0" id="DWT_FOLDCNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_PCSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_PCSR" offset="0x101C" width="32">
    
  <bitfield begin="31" description=" RO - Program Counter Sample Register" end="0" id="DWT_PCSR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_COMP0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_COMP0" offset="0x1020" width="32">
    
  <bitfield begin="31" description=" RW - Comparator Register0" end="0" id="DWT_COMP0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_MASK0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_MASK0" offset="0x1024" width="32">
    
  <bitfield begin="31" description=" RW - Mask Register0" end="0" id="DWT_MASK0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_FUNCTION0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_FUNCTION0" offset="0x1028" width="32">
    
  <bitfield begin="31" description=" RW 0x00000000 Function Register0" end="0" id="DWT_FUNCTION0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_COMP1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_COMP1" offset="0x1030" width="32">
    
  <bitfield begin="31" description=" RW - Comparator Register1" end="0" id="DWT_COMP1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_MASK1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_MASK1" offset="0x1034" width="32">
    
  <bitfield begin="31" description=" RW - Mask Register1" end="0" id="DWT_MASK1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_FUNCTION1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_FUNCTION1" offset="0x1038" width="32">
    
  <bitfield begin="31" description=" RW 0x00000000 Function Register1" end="0" id="DWT_FUNCTION1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_COMP2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_COMP2" offset="0x1040" width="32">
    
  <bitfield begin="31" description=" RW - Comparator Register2" end="0" id="DWT_COMP2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_MASK2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_MASK2" offset="0x1044" width="32">
    
  <bitfield begin="31" description=" RW - Mask Register2" end="0" id="DWT_MASK2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_FUNCTION2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_FUNCTION2" offset="0x1048" width="32">
    
  <bitfield begin="31" description=" RW 0x00000000 Function Register2" end="0" id="DWT_FUNCTION2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_COMP3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_COMP3" offset="0x1050" width="32">
    
  <bitfield begin="31" description=" RW - Comparator Register3" end="0" id="DWT_COMP3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_MASK3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_MASK3" offset="0x1054" width="32">
    
  <bitfield begin="31" description=" RW - Mask Register3" end="0" id="DWT_MASK3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_FUNCTION3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_FUNCTION3" offset="0x1058" width="32">
    
  <bitfield begin="31" description=" RW 0x00000000 Function Register3" end="0" id="DWT_FUNCTION3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_PID4" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_PID4" offset="0x1FD0" width="32">
    
  <bitfield begin="31" description=" RO 0x04 Peripheral identification registers" end="0" id="DWT_PID4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_PID5" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_PID5" offset="0x1FD4" width="32">
    
  <bitfield begin="31" description=" RO 0x00" end="0" id="DWT_PID5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_PID6" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_PID6" offset="0x1FD8" width="32">
    
  <bitfield begin="31" description=" RO 0x00" end="0" id="DWT_PID6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_PID7" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_PID7" offset="0x1FDC" width="32">
    
  <bitfield begin="31" description=" RO 0x00" end="0" id="DWT_PID7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_PID0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_PID0" offset="0x1FE0" width="32">
    
  <bitfield begin="31" description=" RO 0x02" end="0" id="DWT_PID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_PID1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_PID1" offset="0x1FE4" width="32">
    
  <bitfield begin="31" description=" RO 0xB0" end="0" id="DWT_PID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_PID2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_PID2" offset="0x1FE8" width="32">
    
  <bitfield begin="31" description=" RO 0x3B" end="0" id="DWT_PID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_PID3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_PID3" offset="0x1FEC" width="32">
    
  <bitfield begin="31" description=" RO 0x00" end="0" id="DWT_PID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_CID0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_CID0" offset="0x1FF0" width="32">
    
  <bitfield begin="31" description="RO 0x0D Component identification registers" end="0" id="DWT_CID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_CID1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_CID1" offset="0x1FF4" width="32">
    
  <bitfield begin="31" description="RO 0xE0" end="0" id="DWT_CID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_CID2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_CID2" offset="0x1FF8" width="32">
    
  <bitfield begin="31" description="RO 0x05" end="0" id="DWT_CID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT_CID3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT_CID3" offset="0x1FFC" width="32">
    
  <bitfield begin="31" description="RO 0xB1" end="0" id="DWT_CID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_CTRL" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_CTRL" offset="0x2000" width="32">
    
  <bitfield begin="31" description="RW 0x130 FlashPatch Control Register" end="0" id="FP_CTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_REMAP" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_REMAP" offset="0x2004" width="32">
    
  <bitfield begin="31" description="RW - FlashPatch Remap Register" end="0" id="FP_REMAP" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_COMP0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_COMP0" offset="0x2008" width="32">
    
  <bitfield begin="31" description="RW 1'b0a . For FP_COMP0 to FP_COMP7, bit 0 is reset to 0. Other bits in these registers are FlashPatch Comparator Register0" end="0" id="FP_COMP0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_COMP1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_COMP1" offset="0x200C" width="32">
    
  <bitfield begin="31" description="RW 1'b0 FlashPatch Comparator Register1" end="0" id="FP_COMP1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_COMP2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_COMP2" offset="0x2010" width="32">
    
  <bitfield begin="31" description="RW 1'b0 FlashPatch Comparator Register2" end="0" id="FP_COMP2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_COMP3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_COMP3" offset="0x2014" width="32">
    
  <bitfield begin="31" description="RW 1'b0 FlashPatch Comparator Register3" end="0" id="FP_COMP3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_COMP4" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_COMP4" offset="0x2018" width="32">
    
  <bitfield begin="31" description="RW 1'b0 FlashPatch Comparator Register4" end="0" id="FP_COMP4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_COMP5" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_COMP5" offset="0x201C" width="32">
    
  <bitfield begin="31" description="RW 1'b0 FlashPatch Comparator Register5" end="0" id="FP_COMP5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_COMP6" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_COMP6" offset="0x2020" width="32">
    
  <bitfield begin="31" description="RW 1'b0 FlashPatch Comparator Register6" end="0" id="FP_COMP6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_COMP7" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_COMP7" offset="0x2024" width="32">
    
  <bitfield begin="31" description="RW 1'b0 FlashPatch Comparator Register7" end="0" id="FP_COMP7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_PID4" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_PID4" offset="0x2FD0" width="32">
    
  <bitfield begin="31" description="RO 0x04 Peripheral identification registers" end="0" id="FP_PID4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_PID5" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_PID5" offset="0x2FD4" width="32">
    
  <bitfield begin="31" description="RO 0x00" end="0" id="FP_PID5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_PID6" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_PID6" offset="0x2FD8" width="32">
    
  <bitfield begin="31" description="RO 0x00" end="0" id="FP_PID6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_PID7" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_PID7" offset="0x2FDC" width="32">
    
  <bitfield begin="31" description="RO 0x00" end="0" id="FP_PID7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_PID0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_PID0" offset="0x2FE0" width="32">
    
  <bitfield begin="31" description="RO 0x03" end="0" id="FP_PID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_PID1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_PID1" offset="0x2FE4" width="32">
    
  <bitfield begin="31" description="RO 0xB0" end="0" id="FP_PID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_PID2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_PID2" offset="0x2FE8" width="32">
    
  <bitfield begin="31" description="RO 0x2B" end="0" id="FP_PID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_PID3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_PID3" offset="0x2FEC" width="32">
    
  <bitfield begin="31" description="RO 0x00" end="0" id="FP_PID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_CID0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_CID0" offset="0x2FF0" width="32">
    
  <bitfield begin="31" description="RO 0x0D Component identification registers" end="0" id="FP_CID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_CID1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_CID1" offset="0x2FF4" width="32">
    
  <bitfield begin="31" description="RO 0xE0" end="0" id="FP_CID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_CID2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_CID2" offset="0x2FF8" width="32">
    
  <bitfield begin="31" description="RO 0x05" end="0" id="FP_CID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FP_CID3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FP_CID3" offset="0x2FFC" width="32">
    
  <bitfield begin="31" description="RO 0xB1" end="0" id="FP_CID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ACTLR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ACTLR" offset="0xE008" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 Auxiliary Control Register, ACTLR on page 4-5" end="0" id="ACTLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_STCSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_STCSR" offset="0xE010" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 SysTick Control and Status Register" end="0" id="STCSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_STRVR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_STRVR" offset="0xE014" width="32">
    
  <bitfield begin="31" description="RW Unknown SysTick Reload Value Register" end="0" id="STRVR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_STCVR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_STCVR" offset="0xE018" width="32">
    
  <bitfield begin="31" description="RW clear Unknown SysTick Current Value Register" end="0" id="STCVR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_STCR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_STCR" offset="0xE01C" width="32">
    
  <bitfield begin="31" description="RO STCALIB SysTick Calibration Value Register" end="0" id="STCR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_CPUID" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_CPUID" offset="0xED00" width="32">
    
  <bitfield begin="31" description="RO 0x410FC240 CPUID Base Register, CPUID on page 4-5" end="0" id="CPUID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ICSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ICSR" offset="0xED04" width="32">
    
  <bitfield begin="31" description="RW or RO 0x00000000 Interrupt Control and State Register" end="0" id="ICSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_VTOR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_VTOR" offset="0xED08" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 Vector Table Offset Register" end="0" id="VTOR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_AIRCR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_AIRCR" offset="0xED0C" width="32">
    
  <bitfield begin="31" description="RW 0x00000000a Application Interrupt and Reset Control Register" end="0" id="AIRCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_SCR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_SCR" offset="0xED10" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 System Control Register" end="0" id="SCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_CCR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_CCR" offset="0xED14" width="32">
    
  <bitfield begin="31" description="RW 0x00000200 Configuration and Control Register." end="0" id="CCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_SHPR1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_SHPR1" offset="0xED18" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 System Handler Priority Register 1" end="0" id="SHPR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_SHPR2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_SHPR2" offset="0xED1C" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 System Handler Priority Register 2" end="0" id="SHPR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_SHPR3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_SHPR3" offset="0xED20" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 System Handler Priority Register 3" end="0" id="SHPR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_SHCSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_SHCSR" offset="0xED24" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 System Handler Control and State Register" end="0" id="SHCSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_CFSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_CFSR" offset="0xED28" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 Configurable Fault Status Registers" end="0" id="CFSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_HFSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_HFSR" offset="0xED2C" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 HardFault Status register" end="0" id="HFSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DFSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DFSR" offset="0xED30" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 Debug Fault Status Register" end="0" id="DFSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_MMFAR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_MMFAR" offset="0xED34" width="32">
    
  <bitfield begin="31" description="RW Unknown MemManage Address Registerb" end="0" id="MMFAR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_BFAR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_BFAR" offset="0xED38" width="32">
    
  <bitfield begin="31" description="RW Unknown BusFault Address Registerb" end="0" id="BFAR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_AFSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_AFSR" offset="0xED3C" width="32">
    
  <bitfield begin="31" description="RW 0x00000000 Auxiliary Fault Status Register, AFSR on page 4-6" end="0" id="AFSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_PFR0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_PFR0" offset="0xED40" width="32">
    
  <bitfield begin="31" description="RO 0x00000030 Processor Feature Register 0" end="0" id="ID_PFR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_PFR1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_PFR1" offset="0xED44" width="32">
    
  <bitfield begin="31" description="RO 0x00000200 Processor Feature Register 1" end="0" id="ID_PFR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_DFR0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_DFR0" offset="0xED48" width="32">
    
  <bitfield begin="31" description="RO 0x00100000 Debug Features Register 0" end="0" id="ID_DFR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_AFR0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_AFR0" offset="0xED4C" width="32">
    
  <bitfield begin="31" description="RO 0x00000000 Auxiliary Features Register 0" end="0" id="ID_AFR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_MMFR0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_MMFR0" offset="0xED50" width="32">
    
  <bitfield begin="31" description="RO 0x00000030 Memory Model Feature Register 0" end="0" id="ID_MMFR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_MMFR1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_MMFR1" offset="0xED54" width="32">
    
  <bitfield begin="31" description="RO 0x00000000 Memory Model Feature Register 1" end="0" id="ID_MMFR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_MMFR2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_MMFR2" offset="0xED58" width="32">
    
  <bitfield begin="31" description="RO 0x00000000 Memory Model Feature Register 2" end="0" id="ID_MMFR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_MMFR3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_MMFR3" offset="0xED5C" width="32">
    
  <bitfield begin="31" description="RO 0x00000000 Memory Model Feature Register 3" end="0" id="ID_MMFR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_ISAR0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_ISAR0" offset="0xED60" width="32">
    
  <bitfield begin="31" description="RO 0x01141110 Instruction Set Attributes Register 0" end="0" id="ID_ISAR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_ISAR1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_ISAR1" offset="0xED64" width="32">
    
  <bitfield begin="31" description="RO 0x02112000 Instruction Set Attributes Register 1" end="0" id="ID_ISAR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_ISAR2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_ISAR2" offset="0xED68" width="32">
    
  <bitfield begin="31" description="RO 0x21232231 Instruction Set Attributes Register 2" end="0" id="ID_ISAR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_ISAR3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_ISAR3" offset="0xED6C" width="32">
    
  <bitfield begin="31" description="RO 0x01111131 Instruction Set Attributes Register 3" end="0" id="ID_ISAR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ID_ISAR4" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ID_ISAR4" offset="0xED70" width="32">
    
  <bitfield begin="31" description="RO 0x01310102 Instruction Set Attributes Register 4" end="0" id="ID_ISAR4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_CPACR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_CPACR" offset="0xED88" width="32">
    
  <bitfield begin="31" description="RW - Coprocessor Access Control Register" end="0" id="CPACR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DHCSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DHCSR" offset="0xEDF0" width="32">
    
  <bitfield begin="31" description="RW  -- DBG  -- Debug Halt Control and Status Register" end="0" id="DHCSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DCRSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DCRSR" offset="0xEDF4" width="32">
    
  <bitfield begin="31" description=" W  -- DBG  -- Debug Core Register Selector Register" end="0" id="DCRSR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DCRDR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DCRDR" offset="0xEDF8" width="32">
    
  <bitfield begin="31" description="RW  -- DBG  -- Debug Core Register Data Register" end="0" id="DCRDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DEMCR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DEMCR" offset="0xEDFC" width="32">
    
  <bitfield begin="31" description="RW  -- DBG  -- Debug Exception and Monitor Control Register" end="0" id="DEMCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_STIR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_STIR" offset="0xEF00" width="32">
    
  <bitfield begin="31" description="WO 0x00000000 Software Triggered Interrupt Register" end="0" id="STIR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_SSPSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_SSPSR" offset="0x40000" width="32">
    
  <bitfield begin="31" description="RO 0x0xx Supported Synchronous Port Size Register" end="0" id="TPIU_SSPSR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_CSPSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_CSPSR" offset="0x40004" width="32">
    
  <bitfield begin="31" description="RW 0x01 Current Synchronous Port Size Register" end="0" id="TPIU_CSPSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_ACPR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_ACPR" offset="0x40010" width="32">
    
  <bitfield begin="31" description="RW 0x0000 Asynchronous Clock Prescaler Register, TPIU_ACPR on page 11-6" end="0" id="TPIU_ACPR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_SPPR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_SPPR" offset="0x400F0" width="32">
    
  <bitfield begin="31" description="RW 0x01 Selected Pin Protocol Register" end="0" id="TPIU_SPPR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_FFSR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_FFSR" offset="0x40300" width="32">
    
  <bitfield begin="31" description="RO 0x08 Formatter and Flush Status Register, TPIU_FFSR on page 11-6" end="0" id="TPIU_FFSR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_FFCR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_FFCR" offset="0x40304" width="32">
    
  <bitfield begin="31" description="RW 0x102 Formatter and Flush Control Register, TPIU_FFCR on page 11-7" end="0" id="TPIU_FFCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_FSCR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_FSCR" offset="0x40308" width="32">
    
  <bitfield begin="31" description="RO 0x00 Formatter Synchronization Counter Register" end="0" id="TPIU_FSCR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_TRIGGER" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_TRIGGER" offset="0x40EE8" width="32">
    
  <bitfield begin="31" description="RO 0x0 TRIGGER on page 11-8" end="0" id="TPIU_TRIGGER" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_FIFO_DATA0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_FIFO_DATA0" offset="0x40EEC" width="32">
    
  <bitfield begin="31" description="RO 0x--000000 Integration ETM Data on page 11-8" end="0" id="TPIU_FIFO_DATA0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_ITATBCTR2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_ITATBCTR2" offset="0x40EF0" width="32">
    
  <bitfield begin="31" description="RO 0x0 ITATBCTR2 on page 11-9" end="0" id="TPIU_ITATBCTR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_ITATBCTR0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_ITATBCTR0" offset="0x40EF8" width="32">
    
  <bitfield begin="31" description="RO 0x0 ITATBCTR0 on page 11-11" end="0" id="TPIU_ITATBCTR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_FIFO_DATA1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_FIFO_DATA1" offset="0x40EFC" width="32">
    
  <bitfield begin="31" description="RO 0x--000000 Integration ITM Data on page 11-10" end="0" id="TPIU_FIFO_DATA1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_ITCTRL" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_ITCTRL" offset="0x40F00" width="32">
    
  <bitfield begin="31" description="RW 0x0 Integration Mode Control, TPIU_ITCTRL on page 11-11" end="0" id="TPIU_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_CLAIMSET" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_CLAIMSET" offset="0x40FA0" width="32">
    
  <bitfield begin="31" description="RW 0xF Claim tag set" end="0" id="TPIU_CLAIMSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_CLAIMCLR" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_CLAIMCLR" offset="0x40FA4" width="32">
    
  <bitfield begin="31" description="RW 0x0 Claim tag clear" end="0" id="TPIU_CLAIMCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_DEVID" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_DEVID" offset="0x40FC8" width="32">
    
  <bitfield begin="31" description="RO - TPIU_DEVID on page 11-12" end="0" id="TPIU_DEVID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_PID4" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_PID4" offset="0x40FD0" width="32">
    
  <bitfield begin="31" description="RO 0x04 Peripheral identification registers" end="0" id="TPIU_PID4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_PID5" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_PID5" offset="0x40FD4" width="32">
    
  <bitfield begin="31" description="RO 0x00" end="0" id="TPIU_PID5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_PID6" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_PID6" offset="0x40FD8" width="32">
    
  <bitfield begin="31" description="RO 0x00" end="0" id="TPIU_PID6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_PID7" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_PID7" offset="0x40FDC" width="32">
    
  <bitfield begin="31" description="RO 0x00" end="0" id="TPIU_PID7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_PID0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_PID0" offset="0x40FE0" width="32">
    
  <bitfield begin="31" description="RO 0xA1" end="0" id="TPIU_PID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_PID1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_PID1" offset="0x40FE4" width="32">
    
  <bitfield begin="31" description="RO 0xB9" end="0" id="TPIU_PID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_PID2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_PID2" offset="0x40FE8" width="32">
    
  <bitfield begin="31" description="RO 0x0B" end="0" id="TPIU_PID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_PID3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_PID3" offset="0x40FEC" width="32">
    
  <bitfield begin="31" description="RO 0x00" end="0" id="TPIU_PID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_CID0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_CID0" offset="0x40FF0" width="32">
    
  <bitfield begin="31" description="RO 0x0D Component identification registers" end="0" id="TPIU_CID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_CID1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_CID1" offset="0x40FF4" width="32">
    
  <bitfield begin="31" description="RO 0x90" end="0" id="TPIU_CID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_CID2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_CID2" offset="0x40FF8" width="32">
    
  <bitfield begin="31" description="RO 0x05" end="0" id="TPIU_CID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU_CID3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU_CID3" offset="0x40FFC" width="32">
    
  <bitfield begin="31" description="RO 0xB1" end="0" id="TPIU_CID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_SCS" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_SCS" offset="0xFF000" width="32">
    
  <bitfield begin="31" description="SCS 0xFFF0F003 See System Control Space on page 8-4" end="0" id="SCS" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_DWT" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_DWT" offset="0xFF004" width="32">
    
  <bitfield begin="31" description="DWT 0xFFF02003 a See Table 9-1 on page 9-4" end="0" id="DWT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_FPB" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_FPB" offset="0xFF008" width="32">
    
  <bitfield begin="31" description="FPB 0xFFF03003 b See Table 8-7 on page 8-10" end="0" id="FPB" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ITM" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ITM" offset="0xFF00C" width="32">
    
  <bitfield begin="31" description="ITM 0xFFF01003 c See Table 10-1 on page 10-4" end="0" id="ITM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_TPIU" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_TPIU" offset="0xFF010" width="32">
    
  <bitfield begin="31" description="TPIU 0xFFF41003d See Table 11-1 on page 11-5" end="0" id="TPIU" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ETM" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ETM" offset="0xFF014" width="32">
    
  <bitfield begin="31" description="ETM 0xFFF42003e See the ETM-M4 Technical Reference Manual." end="0" id="ETM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ENDMARKER" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ENDMARKER" offset="0xFF018" width="32">
    
  <bitfield begin="31" description="End marker 0x00000000 See DAP accessible ROM table in the ARMv7-M Architectural Reference Manual" end="0" id="ENDMARKER" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_SYSACCESS" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_SYSACCESS" offset="0xFFFCC" width="32">
    
  <bitfield begin="31" description="SYSTEM ACCESS 0x00000001" end="0" id="SYSACCESS" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_PeripheralID4" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_PeripheralID4" offset="0xFFFD0" width="32">
    
  <bitfield begin="31" description="PeripheralID4 0x00000004 " end="0" id="PeripheralID4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_PeripheralID0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_PeripheralID0" offset="0xFFFE0" width="32">
    
  <bitfield begin="31" description="PeripheralID0 0x000000C4" end="0" id="PeripheralID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_PeripheralID1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_PeripheralID1" offset="0xFFFE4" width="32">
    
  <bitfield begin="31" description="PeripheralID1 0x000000B4" end="0" id="PeripheralID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_PeripheralID2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_PeripheralID2" offset="0xFFFE8" width="32">
    
  <bitfield begin="31" description="PeripheralID2 0x0000000B" end="0" id="PeripheralID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_PeripheralID3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_PeripheralID3" offset="0xFFFEC" width="32">
    
  <bitfield begin="31" description="PeripheralID3 0x00000000" end="0" id="PeripheralID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ComponentID0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ComponentID0" offset="0xFFFF0" width="32">
    
  <bitfield begin="31" description="ComponentID0  0x0000000D" end="0" id="ComponentID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ComponentID1" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ComponentID1" offset="0xFFFF4" width="32">
    
  <bitfield begin="31" description="ComponentID1  0x00000010" end="0" id="ComponentID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ComponentID2" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ComponentID2" offset="0xFFFF8" width="32">
    
  <bitfield begin="31" description="ComponentID2  0x00000005" end="0" id="ComponentID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CMX_ComponentID3" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439b/DDI0439B_cortex_m4_r0p0_trm.pdf" id="CMX_ComponentID3" offset="0xFFFFC" width="32">
    
  <bitfield begin="31" description="ComponentID3  0x000000B1" end="0" id="ComponentID3" rwaccess="R" width="32"></bitfield>
  </register>
</module>
