

================================================================
== Vitis HLS Report for 'fft_stage_3_0_Pipeline_SKIP_X'
================================================================
* Date:           Thu Oct 13 07:49:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       26|  10.000 ns|  0.130 us|    2|   26|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- SKIP_X  |        0|       24|        18|          1|          1|  0 ~ 8|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 21 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 22 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 23 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %IN_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag33, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real44, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln18_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln18"   --->   Operation 28 'read' 'trunc_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %k1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%k1_9 = load i7 %k1" [src/main.cpp:18]   --->   Operation 33 'load' 'k1_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i7 %k1_9, i7 %trunc_ln18_read"   --->   Operation 34 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.89ns)   --->   "%k1_10 = add i7 %k1_9, i7 1" [src/main.cpp:18]   --->   Operation 35 'add' 'k1_10' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln1057, void %.split_ifconv, void %._crit_edge.loopexit.loopexit57.exitStub" [src/main.cpp:18]   --->   Operation 36 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%j1_load = load i32 %j1" [src/main.cpp:22]   --->   Operation 37 'load' 'j1_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%m1_load = load i32 %m1"   --->   Operation 38 'load' 'm1_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1057 = trunc i32 %m1_load"   --->   Operation 39 'trunc' 'trunc_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1057_5 = trunc i32 %j1_load"   --->   Operation 40 'trunc' 'trunc_ln1057_5' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %j1_load" [src/main.cpp:22]   --->   Operation 41 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.88ns)   --->   "%add_ln23 = add i6 %trunc_ln1057_5, i6 %trunc_ln1057" [src/main.cpp:23]   --->   Operation 42 'add' 'add_ln23' <Predicate = (!icmp_ln1057)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.11ns)   --->   "%icmp_ln27 = icmp_ult  i32 %j1_load, i32 7" [src/main.cpp:27]   --->   Operation 43 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%j1_13 = add i32 %j1_load, i32 1" [src/main.cpp:29]   --->   Operation 44 'add' 'j1_13' <Predicate = (!icmp_ln1057)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.11ns)   --->   "%icmp_ln31 = icmp_eq  i32 %j1_load, i32 7" [src/main.cpp:31]   --->   Operation 45 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.20ns)   --->   "%add_ln34 = add i32 %m1_load, i32 16" [src/main.cpp:34]   --->   Operation 46 'add' 'add_ln34' <Predicate = (!icmp_ln1057)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node j1_15)   --->   "%j1_14 = select i1 %icmp_ln31, i32 0, i32 %j1_load" [src/main.cpp:31]   --->   Operation 47 'select' 'j1_14' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m1_10)   --->   "%m1_9 = select i1 %icmp_ln31, i32 %add_ln34, i32 %m1_load" [src/main.cpp:31]   --->   Operation 48 'select' 'm1_9' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.52ns) (out node of the LUT)   --->   "%j1_15 = select i1 %icmp_ln27, i32 %j1_13, i32 %j1_14" [src/main.cpp:27]   --->   Operation 49 'select' 'j1_15' <Predicate = (!icmp_ln1057)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.52ns) (out node of the LUT)   --->   "%m1_10 = select i1 %icmp_ln27, i32 %m1_load, i32 %m1_9" [src/main.cpp:27]   --->   Operation 50 'select' 'm1_10' <Predicate = (!icmp_ln1057)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln27 = store i32 %m1_10, i32 %m1" [src/main.cpp:27]   --->   Operation 51 'store' 'store_ln27' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln27 = store i32 %j1_15, i32 %j1" [src/main.cpp:27]   --->   Operation 52 'store' 'store_ln27' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln18 = store i7 %k1_10, i7 %k1" [src/main.cpp:18]   --->   Operation 53 'store' 'store_ln18' <Predicate = (!icmp_ln1057)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 54 [1/1] (0.90ns)   --->   "%add_ln22 = add i8 %trunc_ln22, i8 96" [src/main.cpp:22]   --->   Operation 54 'add' 'add_ln22' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %add_ln22" [src/main.cpp:22]   --->   Operation 55 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%w_M_imag33_addr = getelementptr i16 %w_M_imag33, i64 0, i64 %zext_ln22" [src/main.cpp:22]   --->   Operation 56 'getelementptr' 'w_M_imag33_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%w_M_real44_addr = getelementptr i16 %w_M_real44, i64 0, i64 %zext_ln22" [src/main.cpp:22]   --->   Operation 57 'getelementptr' 'w_M_real44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.79ns)   --->   "%w1_M_real = load i8 %w_M_real44_addr" [src/main.cpp:22]   --->   Operation 58 'load' 'w1_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_3 : Operation 59 [2/2] (0.79ns)   --->   "%w1_M_imag = load i8 %w_M_imag33_addr" [src/main.cpp:22]   --->   Operation 59 'load' 'w1_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_3 : Operation 60 [1/1] (0.88ns)   --->   "%add_ln24 = add i6 %add_ln23, i6 8" [src/main.cpp:24]   --->   Operation 60 'add' 'add_ln24' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %add_ln24" [src/main.cpp:24]   --->   Operation 61 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%IN_addr = getelementptr i32 %IN_r, i64 0, i64 %zext_ln24" [src/main.cpp:24]   --->   Operation 62 'getelementptr' 'IN_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.35ns)   --->   "%IN_load = load i6 %IN_addr"   --->   Operation 63 'load' 'IN_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 64 [1/2] (0.79ns)   --->   "%w1_M_real = load i8 %w_M_real44_addr" [src/main.cpp:22]   --->   Operation 64 'load' 'w1_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_4 : Operation 65 [1/2] (0.79ns)   --->   "%w1_M_imag = load i8 %w_M_imag33_addr" [src/main.cpp:22]   --->   Operation 65 'load' 'w1_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_4 : Operation 66 [1/2] (1.35ns)   --->   "%IN_load = load i6 %IN_addr"   --->   Operation 66 'load' 'IN_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %IN_load"   --->   Operation 67 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln388_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load, i32 16, i32 31"   --->   Operation 68 'partselect' 'trunc_ln388_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_r_M_real = bitcast i16 %trunc_ln388"   --->   Operation 69 'bitcast' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_r_M_imag = bitcast i16 %trunc_ln388_1"   --->   Operation 70 'bitcast' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 71 [4/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 71 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [4/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 72 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [4/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 73 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [4/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 74 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 75 [3/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 75 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [3/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 76 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [3/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 77 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [3/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 78 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 79 [2/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 79 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [2/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 80 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [2/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 81 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [2/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 82 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 83 [1/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 83 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 84 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 85 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 86 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.95>
ST_9 : Operation 87 [5/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 87 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [5/5] (2.95ns)   --->   "%p_r_M_imag_16 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 88 'hadd' 'p_r_M_imag_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.95>
ST_10 : Operation 89 [4/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 89 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [4/5] (2.95ns)   --->   "%p_r_M_imag_16 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 90 'hadd' 'p_r_M_imag_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 91 [3/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 91 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [3/5] (2.95ns)   --->   "%p_r_M_imag_16 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 92 'hadd' 'p_r_M_imag_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %add_ln23" [src/main.cpp:23]   --->   Operation 93 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%IN_addr_2 = getelementptr i32 %IN_r, i64 0, i64 %zext_ln23" [src/main.cpp:23]   --->   Operation 94 'getelementptr' 'IN_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [2/2] (1.35ns)   --->   "%IN_load_2 = load i6 %IN_addr_2" [src/main.cpp:23]   --->   Operation 95 'load' 'IN_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 96 [2/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 96 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [2/5] (2.95ns)   --->   "%p_r_M_imag_16 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 97 'hadd' 'p_r_M_imag_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 98 [1/2] (1.35ns)   --->   "%IN_load_2 = load i6 %IN_addr_2" [src/main.cpp:23]   --->   Operation 98 'load' 'IN_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %IN_load_2" [src/main.cpp:23]   --->   Operation 99 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load_2, i32 16, i32 31" [src/main.cpp:23]   --->   Operation 100 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 101 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/5] (2.95ns)   --->   "%p_r_M_imag_16 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 102 'hadd' 'p_r_M_imag_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.95>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%t1_M_real = bitcast i16 %trunc_ln23" [src/main.cpp:23]   --->   Operation 103 'bitcast' 't1_M_real' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%t1_M_imag = bitcast i16 %trunc_ln23_1" [src/main.cpp:23]   --->   Operation 104 'bitcast' 't1_M_imag' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [5/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 105 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [5/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_16"   --->   Operation 106 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [5/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 107 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [5/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_16"   --->   Operation 108 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.95>
ST_15 : Operation 109 [4/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 109 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [4/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_16"   --->   Operation 110 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [4/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 111 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [4/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_16"   --->   Operation 112 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 113 [3/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 113 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [3/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_16"   --->   Operation 114 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [3/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 115 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [3/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_16"   --->   Operation 116 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 117 [2/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 117 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [2/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_16"   --->   Operation 118 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [2/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 119 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [2/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_16"   --->   Operation 120 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.95>
ST_18 : Operation 121 [1/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 121 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [1/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_16"   --->   Operation 122 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 123 [1/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 123 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_16"   --->   Operation 124 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.35>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27" [src/main.cpp:11]   --->   Operation 125 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 4" [src/main.cpp:11]   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/main.cpp:11]   --->   Operation 127 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%OUT_addr_2 = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln23" [src/main.cpp:25]   --->   Operation 128 'getelementptr' 'OUT_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i16 %p_r_M_real_3" [src/main.cpp:25]   --->   Operation 129 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i16 %p_r_M_imag_3" [src/main.cpp:25]   --->   Operation 130 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln25_1, i16 %bitcast_ln25" [src/main.cpp:25]   --->   Operation 131 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (1.35ns)   --->   "%store_ln25 = store i32 %tmp, i6 %OUT_addr_2" [src/main.cpp:25]   --->   Operation 132 'store' 'store_ln25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln24" [src/main.cpp:26]   --->   Operation 133 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i16 %p_r_M_real_4" [src/main.cpp:26]   --->   Operation 134 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i16 %p_r_M_imag_4" [src/main.cpp:26]   --->   Operation 135 'bitcast' 'bitcast_ln26_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln26_1, i16 %bitcast_ln26" [src/main.cpp:26]   --->   Operation 136 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (1.35ns)   --->   "%store_ln26 = store i32 %tmp_4, i6 %OUT_addr" [src/main.cpp:26]   --->   Operation 137 'store' 'store_ln26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 138 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IN_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ w_M_real44]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag33]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k1                     (alloca           ) [ 01100000000000000000]
j1                     (alloca           ) [ 01100000000000000000]
m1                     (alloca           ) [ 01100000000000000000]
specmemcore_ln0        (specmemcore      ) [ 00000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 00000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 00000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 00000000000000000000]
trunc_ln18_read        (read             ) [ 01100000000000000000]
store_ln0              (store            ) [ 00000000000000000000]
store_ln0              (store            ) [ 00000000000000000000]
store_ln0              (store            ) [ 00000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000]
k1_9                   (load             ) [ 00000000000000000000]
icmp_ln1057            (icmp             ) [ 01111111111111111110]
k1_10                  (add              ) [ 00000000000000000000]
br_ln18                (br               ) [ 00000000000000000000]
j1_load                (load             ) [ 00000000000000000000]
m1_load                (load             ) [ 00000000000000000000]
trunc_ln1057           (trunc            ) [ 00000000000000000000]
trunc_ln1057_5         (trunc            ) [ 00000000000000000000]
trunc_ln22             (trunc            ) [ 01010000000000000000]
add_ln23               (add              ) [ 01011111111110000000]
icmp_ln27              (icmp             ) [ 00000000000000000000]
j1_13                  (add              ) [ 00000000000000000000]
icmp_ln31              (icmp             ) [ 00000000000000000000]
add_ln34               (add              ) [ 00000000000000000000]
j1_14                  (select           ) [ 00000000000000000000]
m1_9                   (select           ) [ 00000000000000000000]
j1_15                  (select           ) [ 00000000000000000000]
m1_10                  (select           ) [ 00000000000000000000]
store_ln27             (store            ) [ 00000000000000000000]
store_ln27             (store            ) [ 00000000000000000000]
store_ln18             (store            ) [ 00000000000000000000]
add_ln22               (add              ) [ 00000000000000000000]
zext_ln22              (zext             ) [ 00000000000000000000]
w_M_imag33_addr        (getelementptr    ) [ 01001000000000000000]
w_M_real44_addr        (getelementptr    ) [ 01001000000000000000]
add_ln24               (add              ) [ 00000000000000000000]
zext_ln24              (zext             ) [ 01001111111111111111]
IN_addr                (getelementptr    ) [ 01001000000000000000]
w1_M_real              (load             ) [ 01000111100000000000]
w1_M_imag              (load             ) [ 01000111100000000000]
IN_load                (load             ) [ 00000000000000000000]
trunc_ln388            (trunc            ) [ 00000000000000000000]
trunc_ln388_1          (partselect       ) [ 00000000000000000000]
p_r_M_real             (bitcast          ) [ 01000111100000000000]
p_r_M_imag             (bitcast          ) [ 01000111100000000000]
mul_i_i                (hmul             ) [ 01000000011111000000]
mul3_i_i               (hmul             ) [ 01000000011111000000]
mul6_i_i               (hmul             ) [ 01000000011111000000]
mul9_i_i               (hmul             ) [ 01000000011111000000]
zext_ln23              (zext             ) [ 01000000000001111111]
IN_addr_2              (getelementptr    ) [ 01000000000001000000]
IN_load_2              (load             ) [ 00000000000000000000]
trunc_ln23             (trunc            ) [ 01000000000000100000]
trunc_ln23_1           (partselect       ) [ 01000000000000100000]
p_r                    (hsub             ) [ 01000000000000111110]
p_r_M_imag_16          (hadd             ) [ 01000000000000111110]
t1_M_real              (bitcast          ) [ 01000000000000011110]
t1_M_imag              (bitcast          ) [ 01000000000000011110]
p_r_M_real_3           (hadd             ) [ 01000000000000000001]
p_r_M_imag_3           (hadd             ) [ 01000000000000000001]
p_r_M_real_4           (hsub             ) [ 01000000000000000001]
p_r_M_imag_4           (hsub             ) [ 01000000000000000001]
specpipeline_ln11      (specpipeline     ) [ 00000000000000000000]
speclooptripcount_ln11 (speclooptripcount) [ 00000000000000000000]
specloopname_ln11      (specloopname     ) [ 00000000000000000000]
OUT_addr_2             (getelementptr    ) [ 00000000000000000000]
bitcast_ln25           (bitcast          ) [ 00000000000000000000]
bitcast_ln25_1         (bitcast          ) [ 00000000000000000000]
tmp                    (bitconcatenate   ) [ 00000000000000000000]
store_ln25             (store            ) [ 00000000000000000000]
OUT_addr               (getelementptr    ) [ 00000000000000000000]
bitcast_ln26           (bitcast          ) [ 00000000000000000000]
bitcast_ln26_1         (bitcast          ) [ 00000000000000000000]
tmp_4                  (bitconcatenate   ) [ 00000000000000000000]
store_ln26             (store            ) [ 00000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_M_real44">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real44"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_M_imag33">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="k1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="m1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln18_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="7" slack="0"/>
<pin id="75" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln18_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="w_M_imag33_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_M_imag33_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="w_M_real44_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_M_real44_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_M_real/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_M_imag/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="IN_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_addr/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
<pin id="119" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_load/3 IN_load_2/12 "/>
</bind>
</comp>

<comp id="121" class="1004" name="IN_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_addr_2/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="OUT_addr_2_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="6" slack="7"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr_2/19 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="6" slack="0"/>
<pin id="142" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="144" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/19 store_ln26/19 "/>
</bind>
</comp>

<comp id="146" class="1004" name="OUT_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="16"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr/19 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="1"/>
<pin id="156" dir="0" index="1" bw="16" slack="1"/>
<pin id="157" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_16/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="1"/>
<pin id="161" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_3/14 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="1"/>
<pin id="165" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_3/14 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="0" index="1" bw="16" slack="1"/>
<pin id="169" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="1"/>
<pin id="173" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_4/14 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="1"/>
<pin id="177" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_4/14 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="1"/>
<pin id="180" dir="0" index="1" bw="16" slack="1"/>
<pin id="181" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul_i_i/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="0" index="1" bw="16" slack="1"/>
<pin id="185" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="0" index="1" bw="16" slack="1"/>
<pin id="189" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul6_i_i/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="1"/>
<pin id="192" dir="0" index="1" bw="16" slack="1"/>
<pin id="193" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul9_i_i/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="k1_9_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="1"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_9/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln1057_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="1"/>
<pin id="215" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="k1_10_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k1_10/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="j1_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="m1_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln1057_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1057/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln1057_5_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1057_5/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln22_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln23_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln27_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="j1_13_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1_13/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln31_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln34_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="j1_14_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_14/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="m1_9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_9/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="j1_15_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_15/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="m1_10_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_10/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln27_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="1"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln27_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln18_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="7" slack="1"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln22_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln22_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln24_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="1"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln24_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln388_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln388_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_1/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_r_M_real_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_r_M_imag_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln23_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="10"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/12 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln23_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/13 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln23_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="0" index="3" bw="6" slack="0"/>
<pin id="374" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_1/13 "/>
</bind>
</comp>

<comp id="379" class="1004" name="t1_M_real_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="1"/>
<pin id="381" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t1_M_real/14 "/>
</bind>
</comp>

<comp id="384" class="1004" name="t1_M_imag_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t1_M_imag/14 "/>
</bind>
</comp>

<comp id="389" class="1004" name="bitcast_ln25_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="1"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/19 "/>
</bind>
</comp>

<comp id="392" class="1004" name="bitcast_ln25_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/19 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="0" index="2" bw="16" slack="0"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="404" class="1004" name="bitcast_ln26_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="1"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/19 "/>
</bind>
</comp>

<comp id="407" class="1004" name="bitcast_ln26_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="1"/>
<pin id="409" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26_1/19 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="0" index="2" bw="16" slack="0"/>
<pin id="414" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/19 "/>
</bind>
</comp>

<comp id="419" class="1005" name="k1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="j1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="m1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="trunc_ln18_read_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="1"/>
<pin id="442" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18_read "/>
</bind>
</comp>

<comp id="445" class="1005" name="icmp_ln1057_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="16"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="449" class="1005" name="trunc_ln22_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="454" class="1005" name="add_ln23_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="1"/>
<pin id="456" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="460" class="1005" name="w_M_imag33_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_M_imag33_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="w_M_real44_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="1"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_M_real44_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="zext_ln24_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="16"/>
<pin id="472" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="475" class="1005" name="IN_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="1"/>
<pin id="477" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="w1_M_real_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="1"/>
<pin id="482" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w1_M_real "/>
</bind>
</comp>

<comp id="486" class="1005" name="w1_M_imag_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="1"/>
<pin id="488" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w1_M_imag "/>
</bind>
</comp>

<comp id="492" class="1005" name="p_r_M_real_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="498" class="1005" name="p_r_M_imag_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="1"/>
<pin id="500" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="504" class="1005" name="mul_i_i_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="1"/>
<pin id="506" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="509" class="1005" name="mul3_i_i_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="1"/>
<pin id="511" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i "/>
</bind>
</comp>

<comp id="514" class="1005" name="mul6_i_i_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="1"/>
<pin id="516" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i "/>
</bind>
</comp>

<comp id="519" class="1005" name="mul9_i_i_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="1"/>
<pin id="521" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i "/>
</bind>
</comp>

<comp id="524" class="1005" name="zext_ln23_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="7"/>
<pin id="526" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="529" class="1005" name="IN_addr_2_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="1"/>
<pin id="531" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_addr_2 "/>
</bind>
</comp>

<comp id="534" class="1005" name="trunc_ln23_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="1"/>
<pin id="536" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="539" class="1005" name="trunc_ln23_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="1"/>
<pin id="541" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="p_r_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="1"/>
<pin id="546" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r "/>
</bind>
</comp>

<comp id="550" class="1005" name="p_r_M_imag_16_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_16 "/>
</bind>
</comp>

<comp id="556" class="1005" name="t1_M_real_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="1"/>
<pin id="558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t1_M_real "/>
</bind>
</comp>

<comp id="562" class="1005" name="t1_M_imag_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="1"/>
<pin id="564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t1_M_imag "/>
</bind>
</comp>

<comp id="568" class="1005" name="p_r_M_real_3_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="1"/>
<pin id="570" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_3 "/>
</bind>
</comp>

<comp id="573" class="1005" name="p_r_M_imag_3_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="1"/>
<pin id="575" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_3 "/>
</bind>
</comp>

<comp id="578" class="1005" name="p_r_M_real_4_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="1"/>
<pin id="580" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_4 "/>
</bind>
</comp>

<comp id="583" class="1005" name="p_r_M_imag_4_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="1"/>
<pin id="585" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="78" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="104" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="145"><net_src comp="129" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="209" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="223" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="223" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="233" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="229" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="223" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="223" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="223" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="226" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="259" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="223" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="259" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="265" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="226" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="247" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="253" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="271" pin="3"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="247" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="226" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="279" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="287" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="217" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="329" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="342"><net_src comp="111" pin="7"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="111" pin="7"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="356"><net_src comp="339" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="343" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="361" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="368"><net_src comp="111" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="40" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="111" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="32" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="389" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="403"><net_src comp="395" pin="3"/><net_sink comp="136" pin=4"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="404" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="418"><net_src comp="410" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="422"><net_src comp="60" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="429"><net_src comp="64" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="436"><net_src comp="68" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="443"><net_src comp="72" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="448"><net_src comp="212" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="237" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="457"><net_src comp="241" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="463"><net_src comp="78" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="468"><net_src comp="85" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="473"><net_src comp="334" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="478"><net_src comp="104" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="483"><net_src comp="92" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="489"><net_src comp="98" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="495"><net_src comp="353" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="501"><net_src comp="357" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="507"><net_src comp="178" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="512"><net_src comp="182" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="517"><net_src comp="186" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="522"><net_src comp="190" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="527"><net_src comp="361" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="532"><net_src comp="121" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="537"><net_src comp="365" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="542"><net_src comp="369" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="547"><net_src comp="166" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="553"><net_src comp="154" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="559"><net_src comp="379" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="565"><net_src comp="384" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="571"><net_src comp="158" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="576"><net_src comp="162" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="581"><net_src comp="170" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="586"><net_src comp="174" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="407" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_r | {19 }
 - Input state : 
	Port: fft_stage.3.0_Pipeline_SKIP_X : trunc_ln18 | {1 }
	Port: fft_stage.3.0_Pipeline_SKIP_X : IN_r | {3 4 12 13 }
	Port: fft_stage.3.0_Pipeline_SKIP_X : w_M_real44 | {3 4 }
	Port: fft_stage.3.0_Pipeline_SKIP_X : w_M_imag33 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1057 : 1
		k1_10 : 1
		br_ln18 : 2
		trunc_ln1057 : 1
		trunc_ln1057_5 : 1
		trunc_ln22 : 1
		add_ln23 : 2
		icmp_ln27 : 1
		j1_13 : 1
		icmp_ln31 : 1
		add_ln34 : 1
		j1_14 : 2
		m1_9 : 2
		j1_15 : 3
		m1_10 : 3
		store_ln27 : 4
		store_ln27 : 4
		store_ln18 : 2
	State 3
		zext_ln22 : 1
		w_M_imag33_addr : 2
		w_M_real44_addr : 2
		w1_M_real : 3
		w1_M_imag : 3
		zext_ln24 : 1
		IN_addr : 2
		IN_load : 3
	State 4
		trunc_ln388 : 1
		trunc_ln388_1 : 1
		p_r_M_real : 2
		p_r_M_imag : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		IN_addr_2 : 1
		IN_load_2 : 2
	State 13
		trunc_ln23 : 1
		trunc_ln23_1 : 1
	State 14
		p_r_M_real_3 : 1
		p_r_M_imag_3 : 1
		p_r_M_real_4 : 1
		p_r_M_imag_4 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp : 1
		store_ln25 : 2
		tmp_4 : 1
		store_ln26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_154         |    2    |   109   |   113   |
|   hadd   |         grp_fu_158         |    2    |   109   |   113   |
|          |         grp_fu_162         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_166         |    2    |   109   |   113   |
|   hsub   |         grp_fu_170         |    2    |   109   |   113   |
|          |         grp_fu_174         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_178         |    2    |    91   |    35   |
|   hmul   |         grp_fu_182         |    2    |    91   |    35   |
|          |         grp_fu_186         |    2    |    91   |    35   |
|          |         grp_fu_190         |    2    |    91   |    35   |
|----------|----------------------------|---------|---------|---------|
|          |        k1_10_fu_217        |    0    |    0    |    14   |
|          |       add_ln23_fu_241      |    0    |    0    |    13   |
|    add   |        j1_13_fu_253        |    0    |    0    |    39   |
|          |       add_ln34_fu_265      |    0    |    0    |    39   |
|          |       add_ln22_fu_318      |    0    |    0    |    15   |
|          |       add_ln24_fu_329      |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |        j1_14_fu_271        |    0    |    0    |    32   |
|  select  |         m1_9_fu_279        |    0    |    0    |    32   |
|          |        j1_15_fu_287        |    0    |    0    |    32   |
|          |        m1_10_fu_295        |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |     icmp_ln1057_fu_212     |    0    |    0    |    10   |
|   icmp   |      icmp_ln27_fu_247      |    0    |    0    |    20   |
|          |      icmp_ln31_fu_259      |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|   read   | trunc_ln18_read_read_fu_72 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln1057_fu_229    |    0    |    0    |    0    |
|          |    trunc_ln1057_5_fu_233   |    0    |    0    |    0    |
|   trunc  |      trunc_ln22_fu_237     |    0    |    0    |    0    |
|          |     trunc_ln388_fu_339     |    0    |    0    |    0    |
|          |      trunc_ln23_fu_365     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln22_fu_323      |    0    |    0    |    0    |
|   zext   |      zext_ln24_fu_334      |    0    |    0    |    0    |
|          |      zext_ln23_fu_361      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|    trunc_ln388_1_fu_343    |    0    |    0    |    0    |
|          |     trunc_ln23_1_fu_369    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_395         |    0    |    0    |    0    |
|          |        tmp_4_fu_410        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    20   |   1018  |   1129  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   IN_addr_2_reg_529   |    6   |
|    IN_addr_reg_475    |    6   |
|    add_ln23_reg_454   |    6   |
|  icmp_ln1057_reg_445  |    1   |
|       j1_reg_426      |   32   |
|       k1_reg_419      |    7   |
|       m1_reg_433      |   32   |
|    mul3_i_i_reg_509   |   16   |
|    mul6_i_i_reg_514   |   16   |
|    mul9_i_i_reg_519   |   16   |
|    mul_i_i_reg_504    |   16   |
| p_r_M_imag_16_reg_550 |   16   |
|  p_r_M_imag_3_reg_573 |   16   |
|  p_r_M_imag_4_reg_583 |   16   |
|   p_r_M_imag_reg_498  |   16   |
|  p_r_M_real_3_reg_568 |   16   |
|  p_r_M_real_4_reg_578 |   16   |
|   p_r_M_real_reg_492  |   16   |
|      p_r_reg_544      |   16   |
|   t1_M_imag_reg_562   |   16   |
|   t1_M_real_reg_556   |   16   |
|trunc_ln18_read_reg_440|    7   |
|   trunc_ln22_reg_449  |    8   |
|  trunc_ln23_1_reg_539 |   16   |
|   trunc_ln23_reg_534  |   16   |
|   w1_M_imag_reg_486   |   16   |
|   w1_M_real_reg_480   |   16   |
|w_M_imag33_addr_reg_460|    8   |
|w_M_real44_addr_reg_465|    8   |
|   zext_ln23_reg_524   |   64   |
|   zext_ln24_reg_470   |   64   |
+-----------------------+--------+
|         Total         |   537  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_98 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_111 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_158    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_162    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_170    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_174    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   172  ||  3.912  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  1018  |  1129  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   537  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    3   |  1555  |  1201  |
+-----------+--------+--------+--------+--------+
