/home/stone/System_Verilog_Study/5_Interface/7_Add_generator_pt2