Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      rrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 12672
gpu_sim_insn = 6008832
gpu_ipc =     474.1818
gpu_tot_sim_cycle = 12672
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     474.1818
gpu_tot_issued_cta = 256
gpu_occupancy = 91.7995% 
gpu_tot_occupancy = 91.7995% 
max_total_param_size = 0
gpu_stall_dramfull = 20
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7371
partiton_level_parallism_total  =       1.7371
partiton_level_parallism_util =       8.8544
partiton_level_parallism_util_total  =       8.8544
L2_BW  =      66.7030 GB/Sec
L2_BW_total  =      66.7030 GB/Sec
gpu_total_sim_rate=1502208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 525
	L1D_cache_core[1]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 615
	L1D_cache_core[2]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 531
	L1D_cache_core[3]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[4]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 554
	L1D_cache_core[5]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 639
	L1D_cache_core[6]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 595
	L1D_cache_core[7]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[8]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 546
	L1D_cache_core[9]: Access = 980, Miss = 460, Miss_rate = 0.469, Pending_hits = 120, Reservation_fails = 745
	L1D_cache_core[10]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 567
	L1D_cache_core[11]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[12]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 556
	L1D_cache_core[13]: Access = 1176, Miss = 550, Miss_rate = 0.468, Pending_hits = 146, Reservation_fails = 1004
	L1D_cache_core[14]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 531
	L1D_cache_core[15]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 638
	L1D_cache_core[16]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 545
	L1D_cache_core[17]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 619
	L1D_cache_core[18]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 520
	L1D_cache_core[19]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[20]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 525
	L1D_cache_core[21]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 613
	L1D_cache_core[22]: Access = 1176, Miss = 550, Miss_rate = 0.468, Pending_hits = 146, Reservation_fails = 958
	L1D_cache_core[23]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[24]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 525
	L1D_cache_core[25]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 626
	L1D_cache_core[26]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 531
	L1D_cache_core[27]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[28]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 545
	L1D_cache_core[29]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 641
	L1D_cache_core[30]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 542
	L1D_cache_core[31]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[32]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 567
	L1D_cache_core[33]: Access = 882, Miss = 414, Miss_rate = 0.469, Pending_hits = 108, Reservation_fails = 705
	L1D_cache_core[34]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 564
	L1D_cache_core[35]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[36]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 525
	L1D_cache_core[37]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 695
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 11772
	L1D_total_cache_miss_rate = 0.4692
	L1D_total_cache_pending_hits = 3076
	L1D_total_cache_reservation_fails = 23292
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3076
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11015
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12277
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 10895
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9724
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6989
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3906
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:314893	W0_Idle:82605	W0_Scoreboard:163278	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65422	WS1:65574	WS2:65574	WS3:65574	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77792 {8:9724,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 388960 {40:9724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1183 
max_icnt2mem_latency = 378 
maxmrqlatency = 67 
max_icnt2sh_latency = 36 
averagemflatency = 565 
avg_icnt2mem_latency = 153 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 5 
mrq_lat_table:4351 	520 	716 	1160 	1597 	862 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2000 	9841 	7831 	2340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4252 	4980 	10332 	2448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11717 	6162 	3110 	1000 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	5 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5328      5328      6088      6080      6115      6109      6149      6136      6535      6533         0         0         0         0         0         0 
dram[1]:      5328      5328      6084      6074      6103      6118      6147      6140      6558      6516         0         0         0         0         0         0 
dram[2]:      5328      5328      6096      6091      6108      6115      6123      6122      6191      6213         0         0         0         0         0         0 
dram[3]:      5328      5328      6089      6097      6106      6115      6144      6155      6476      6189         0         0         0         0         0         0 
dram[4]:      5328      5328      6093      6089      6115      6117      6138      6154      6162      6166         0         0         0         0         0         0 
dram[5]:      5328      5328      6087      6093      6109      6106      6146      6160      6455      6181         0         0         0         0         0         0 
dram[6]:      5255      5255      6102      6099      6115      6104      6135      6144      6557      6562         0         0         0         0         0         0 
dram[7]:      5255      5328      6092      6091      6101      6099      6133      6132      6158      6157         0         0         0         0         0         0 
dram[8]:      5255      5255      6094      6096      6110      6102      6151      6147     10057     10074         0         0         0         0         0         0 
dram[9]:      5255      5255      6090      6095      6121      6116      6164      6141     10081     10066         0         0         0         0         0         0 
dram[10]:      5255      5255      6095      6097      6128      6099      6166      6154      6449      6544         0         0         0         0         0         0 
dram[11]:      5255      5255      6096      6096      6112      6107      6167      6152      6513     10060         0         0         0         0         0         0 
dram[12]:      5255      5255      6089      6089      6100      6107      6150      6146      6222      6475         0         0         0         0         0         0 
dram[13]:      5255      5255      6098      6090      6097      6112      6143      6174      6446      6503         0         0         0         0         0         0 
dram[14]:      5255      5255      6093      6098      6095      6096      6144      6134      6536      6539         0         0         0         0         0         0 
dram[15]:      5255      5255      6093      6095      6101      6095      6136      6139      6540      6222         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 35.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9218/160 = 57.612499
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051      1062      1273      1341      1351      1369      1459      1431      1743      1781    none      none      none      none      none      none  
dram[1]:       1024      1068      1278      1329      1366      1351      1452      1444      1683      1700    none      none      none      none      none      none  
dram[2]:       1004      1093      1306      1357      1359      1372      1419      1455      1752      1795    none      none      none      none      none      none  
dram[3]:       1037      1069      1306      1348      1383      1391      1417      1459      1787      1778    none      none      none      none      none      none  
dram[4]:       1034      1087      1308      1297      1375      1381      1427      1477      1743      1731    none      none      none      none      none      none  
dram[5]:       1007      1068      1308      1285      1379      1396      1443      1490      1750      1781    none      none      none      none      none      none  
dram[6]:       1028      1095      1308      1322      1349      1365      1455      1479      1743      1811    none      none      none      none      none      none  
dram[7]:       1033      1066      1313      1301      1383      1381      1468      1476      1750      1821    none      none      none      none      none      none  
dram[8]:       1069      1091      1329      1234      1335      1348      1425      1407      1609      1643    none      none      none      none      none      none  
dram[9]:       1019      1053      1331      1290      1346      1352      1451      1457      1629      1637    none      none      none      none      none      none  
dram[10]:       1060      1079      1333      1266      1372      1345      1496      1500      1883      1928    none      none      none      none      none      none  
dram[11]:       1041      1069      1327      1259      1361      1347      1450      1468      1917      1833    none      none      none      none      none      none  
dram[12]:       1133      1037      1333      1285      1369      1368      1447      1436      1637      1615    none      none      none      none      none      none  
dram[13]:       1136      1044      1337      1293      1360      1389      1479      1428      1641      1612    none      none      none      none      none      none  
dram[14]:       1089      1053      1313      1321      1392      1382      1486      1408      1528      1494    none      none      none      none      none      none  
dram[15]:       1095      1057      1307      1335      1376      1346      1484      1427      1525      1473    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1127      1143      1127      1141      1121      1109      1176      1155      1048      1021         0         0         0         0         0         0
dram[1]:       1081      1160      1113      1130      1139      1132      1157      1166      1026      1023         0         0         0         0         0         0
dram[2]:       1149      1155      1168      1115      1133      1126      1141      1183      1059      1041         0         0         0         0         0         0
dram[3]:       1177      1173      1179      1110      1167      1155      1167      1177      1078      1058         0         0         0         0         0         0
dram[4]:       1098      1124      1134      1147      1150      1130      1105      1138      1066       996         0         0         0         0         0         0
dram[5]:       1102      1121      1152      1134      1131      1137      1144      1130      1088      1063         0         0         0         0         0         0
dram[6]:       1128      1089      1128      1134      1131      1127      1139      1111      1037      1000         0         0         0         0         0         0
dram[7]:       1173      1069      1163      1129      1128      1144      1152      1141      1076      1060         0         0         0         0         0         0
dram[8]:       1152      1158      1114      1098      1119      1096      1159      1157       719       732         0         0         0         0         0         0
dram[9]:       1065      1177      1129      1153      1132      1114      1167      1163       725       726         0         0         0         0         0         0
dram[10]:       1114      1113      1152      1139      1131      1150      1168      1144      1099      1123         0         0         0         0         0         0
dram[11]:       1130      1116      1110      1125      1119      1147      1143      1147      1091       722         0         0         0         0         0         0
dram[12]:       1126      1024      1160      1159      1148      1155      1162      1159      1100      1104         0         0         0         0         0         0
dram[13]:       1121      1151      1164      1153      1166      1149      1150      1162      1020      1139         0         0         0         0         0         0
dram[14]:       1149      1162      1156      1129      1143      1163      1164      1161      1023      1034         0         0         0         0         0         0
dram[15]:       1152      1145      1130      1150      1149      1158      1148      1172      1014      1114         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73341 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007792
n_activity=4539 dram_eff=0.1269
bk0: 64a 73042i bk1: 64a 73056i bk2: 64a 73109i bk3: 64a 73002i bk4: 64a 72989i bk5: 64a 72877i bk6: 64a 72639i bk7: 64a 72735i bk8: 32a 73545i bk9: 32a 73490i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.060944
Bank_Level_Parallism_Col = 3.043920
Bank_Level_Parallism_Ready = 1.241319
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.412652 

BW Util details:
bwutil = 0.007792 
total_CMD = 73925 
util_bw = 576 
Wasted_Col = 2476 
Wasted_Row = 0 
Idle = 70873 

BW Util Bottlenecks: 
RCDc_limit = 814 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6813 
rwq = 0 
CCDLc_limit_alone = 6813 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73341 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007792 
Either_Row_CoL_Bus_Util = 0.007900 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003425 
queue_avg = 0.456963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.456963
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73340 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007792
n_activity=4540 dram_eff=0.1269
bk0: 64a 73025i bk1: 64a 73005i bk2: 64a 73045i bk3: 64a 72963i bk4: 64a 72915i bk5: 64a 72960i bk6: 64a 72530i bk7: 64a 72748i bk8: 32a 73570i bk9: 32a 73557i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.978697
Bank_Level_Parallism_Col = 2.967722
Bank_Level_Parallism_Ready = 1.223958
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.400188 

BW Util details:
bwutil = 0.007792 
total_CMD = 73925 
util_bw = 576 
Wasted_Col = 2616 
Wasted_Row = 0 
Idle = 70733 

BW Util Bottlenecks: 
RCDc_limit = 812 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7001 
rwq = 0 
CCDLc_limit_alone = 7001 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73340 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007792 
Either_Row_CoL_Bus_Util = 0.007913 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001709 
queue_avg = 0.600609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.600609
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73339 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007792
n_activity=4810 dram_eff=0.1198
bk0: 64a 73089i bk1: 64a 73055i bk2: 64a 73045i bk3: 64a 72928i bk4: 64a 72974i bk5: 64a 73129i bk6: 64a 72433i bk7: 64a 72372i bk8: 32a 73665i bk9: 32a 73625i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.175626
Bank_Level_Parallism_Col = 3.154977
Bank_Level_Parallism_Ready = 1.303819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.417836 

BW Util details:
bwutil = 0.007792 
total_CMD = 73925 
util_bw = 576 
Wasted_Col = 2419 
Wasted_Row = 0 
Idle = 70930 

BW Util Bottlenecks: 
RCDc_limit = 827 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6971 
rwq = 0 
CCDLc_limit_alone = 6971 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73339 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007792 
Either_Row_CoL_Bus_Util = 0.007927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.430653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.430653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73340 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007792
n_activity=5315 dram_eff=0.1084
bk0: 64a 73025i bk1: 64a 72987i bk2: 64a 73021i bk3: 64a 73061i bk4: 64a 72982i bk5: 64a 72846i bk6: 64a 72449i bk7: 64a 72434i bk8: 32a 73658i bk9: 32a 73564i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.185631
Bank_Level_Parallism_Col = 3.175342
Bank_Level_Parallism_Ready = 1.317708
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.384515 

BW Util details:
bwutil = 0.007792 
total_CMD = 73925 
util_bw = 576 
Wasted_Col = 2500 
Wasted_Row = 0 
Idle = 70849 

BW Util Bottlenecks: 
RCDc_limit = 843 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7128 
rwq = 0 
CCDLc_limit_alone = 7128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73340 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007792 
Either_Row_CoL_Bus_Util = 0.007913 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001709 
queue_avg = 0.465810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.46581
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73339 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007792
n_activity=4790 dram_eff=0.1203
bk0: 64a 72953i bk1: 64a 72945i bk2: 64a 73118i bk3: 64a 73202i bk4: 64a 73024i bk5: 64a 73008i bk6: 64a 72421i bk7: 64a 72600i bk8: 32a 73605i bk9: 32a 73694i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.101877
Bank_Level_Parallism_Col = 3.080456
Bank_Level_Parallism_Ready = 1.218750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.464968 

BW Util details:
bwutil = 0.007792 
total_CMD = 73925 
util_bw = 576 
Wasted_Col = 2408 
Wasted_Row = 0 
Idle = 70941 

BW Util Bottlenecks: 
RCDc_limit = 805 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6697 
rwq = 0 
CCDLc_limit_alone = 6697 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73339 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007792 
Either_Row_CoL_Bus_Util = 0.007927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.445330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.44533
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73341 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007792
n_activity=5000 dram_eff=0.1152
bk0: 64a 73039i bk1: 64a 73000i bk2: 64a 73137i bk3: 64a 73008i bk4: 64a 72989i bk5: 64a 72935i bk6: 64a 72477i bk7: 64a 72574i bk8: 32a 73705i bk9: 32a 73519i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.175185
Bank_Level_Parallism_Col = 3.161507
Bank_Level_Parallism_Ready = 1.234375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.476447 

BW Util details:
bwutil = 0.007792 
total_CMD = 73925 
util_bw = 576 
Wasted_Col = 2398 
Wasted_Row = 0 
Idle = 70951 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6820 
rwq = 0 
CCDLc_limit_alone = 6820 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73341 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007792 
Either_Row_CoL_Bus_Util = 0.007900 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003425 
queue_avg = 0.573378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.573378
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73341 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007792
n_activity=5600 dram_eff=0.1029
bk0: 64a 73040i bk1: 64a 72991i bk2: 64a 72965i bk3: 64a 72987i bk4: 64a 72906i bk5: 64a 73068i bk6: 64a 72584i bk7: 64a 72527i bk8: 32a 73654i bk9: 32a 73599i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.086039
Bank_Level_Parallism_Col = 3.062033
Bank_Level_Parallism_Ready = 1.250000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.395908 

BW Util details:
bwutil = 0.007792 
total_CMD = 73925 
util_bw = 576 
Wasted_Col = 2504 
Wasted_Row = 0 
Idle = 70845 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6933 
rwq = 0 
CCDLc_limit_alone = 6933 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73341 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007792 
Either_Row_CoL_Bus_Util = 0.007900 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003425 
queue_avg = 0.451715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.451715
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73340 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007792
n_activity=5121 dram_eff=0.1125
bk0: 64a 73106i bk1: 64a 72983i bk2: 64a 72961i bk3: 64a 73075i bk4: 64a 72912i bk5: 64a 72730i bk6: 64a 72566i bk7: 64a 72813i bk8: 32a 73498i bk9: 32a 73480i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.942675
Bank_Level_Parallism_Col = 2.908953
Bank_Level_Parallism_Ready = 1.282986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.194841 

BW Util details:
bwutil = 0.007792 
total_CMD = 73925 
util_bw = 576 
Wasted_Col = 2721 
Wasted_Row = 0 
Idle = 70628 

BW Util Bottlenecks: 
RCDc_limit = 819 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7165 
rwq = 0 
CCDLc_limit_alone = 7165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73340 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007792 
Either_Row_CoL_Bus_Util = 0.007913 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001709 
queue_avg = 0.457437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.457437
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73346 n_act=10 n_pre=0 n_ref_event=0 n_req=571 n_rd=571 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007724
n_activity=5607 dram_eff=0.1018
bk0: 60a 73091i bk1: 60a 73158i bk2: 64a 72988i bk3: 64a 72903i bk4: 64a 73269i bk5: 64a 72936i bk6: 64a 72513i bk7: 64a 72480i bk8: 35a 73647i bk9: 32a 73698i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982487
Row_Buffer_Locality_read = 0.982487
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.034872
Bank_Level_Parallism_Col = 3.012629
Bank_Level_Parallism_Ready = 1.227671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.396810 

BW Util details:
bwutil = 0.007724 
total_CMD = 73925 
util_bw = 571 
Wasted_Col = 2440 
Wasted_Row = 0 
Idle = 70914 

BW Util Bottlenecks: 
RCDc_limit = 856 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6556 
rwq = 0 
CCDLc_limit_alone = 6556 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73346 
Read = 571 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 571 
total_req = 571 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 571 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007724 
Either_Row_CoL_Bus_Util = 0.007832 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003454 
queue_avg = 0.374745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.374745
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73347 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007683
n_activity=5673 dram_eff=0.1001
bk0: 60a 73103i bk1: 60a 73141i bk2: 64a 72989i bk3: 64a 73115i bk4: 64a 73203i bk5: 64a 73069i bk6: 64a 72702i bk7: 64a 72488i bk8: 32a 73668i bk9: 32a 73665i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.710938
Bank_Level_Parallism_Col = 2.700750
Bank_Level_Parallism_Ready = 1.207747
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.251407 

BW Util details:
bwutil = 0.007683 
total_CMD = 73925 
util_bw = 568 
Wasted_Col = 2632 
Wasted_Row = 0 
Idle = 70725 

BW Util Bottlenecks: 
RCDc_limit = 865 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6230 
rwq = 0 
CCDLc_limit_alone = 6230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73347 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007683 
Either_Row_CoL_Bus_Util = 0.007819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.315820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.31582
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73348 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007683
n_activity=4797 dram_eff=0.1184
bk0: 60a 73144i bk1: 60a 73042i bk2: 64a 72957i bk3: 64a 72991i bk4: 64a 73123i bk5: 64a 72831i bk6: 64a 72747i bk7: 64a 72666i bk8: 32a 73646i bk9: 32a 73623i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.070241
Bank_Level_Parallism_Col = 3.041426
Bank_Level_Parallism_Ready = 1.223592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.477759 

BW Util details:
bwutil = 0.007683 
total_CMD = 73925 
util_bw = 568 
Wasted_Col = 2379 
Wasted_Row = 0 
Idle = 70978 

BW Util Bottlenecks: 
RCDc_limit = 830 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6473 
rwq = 0 
CCDLc_limit_alone = 6473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73348 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007683 
Either_Row_CoL_Bus_Util = 0.007805 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001733 
queue_avg = 0.376571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.376571
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73347 n_act=10 n_pre=0 n_ref_event=0 n_req=569 n_rd=569 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007697
n_activity=5353 dram_eff=0.1063
bk0: 61a 73095i bk1: 60a 73105i bk2: 64a 73026i bk3: 64a 72950i bk4: 64a 72973i bk5: 64a 73048i bk6: 64a 72706i bk7: 64a 72519i bk8: 32a 73706i bk9: 32a 73687i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982425
Row_Buffer_Locality_read = 0.982425
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.109116
Bank_Level_Parallism_Col = 3.088459
Bank_Level_Parallism_Ready = 1.214411
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.500345 

BW Util details:
bwutil = 0.007697 
total_CMD = 73925 
util_bw = 569 
Wasted_Col = 2327 
Wasted_Row = 0 
Idle = 71029 

BW Util Bottlenecks: 
RCDc_limit = 840 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6445 
rwq = 0 
CCDLc_limit_alone = 6445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73347 
Read = 569 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 569 
total_req = 569 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 569 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007697 
Either_Row_CoL_Bus_Util = 0.007819 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001730 
queue_avg = 0.451945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.451945
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73332 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0079
n_activity=5030 dram_eff=0.1161
bk0: 64a 73081i bk1: 64a 72994i bk2: 64a 73097i bk3: 64a 73005i bk4: 64a 73072i bk5: 64a 72896i bk6: 64a 72667i bk7: 64a 72659i bk8: 36a 73531i bk9: 36a 73603i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.845822
Bank_Level_Parallism_Col = 2.825980
Bank_Level_Parallism_Ready = 1.248288
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.215366 

BW Util details:
bwutil = 0.007900 
total_CMD = 73925 
util_bw = 584 
Wasted_Col = 2659 
Wasted_Row = 0 
Idle = 70682 

BW Util Bottlenecks: 
RCDc_limit = 831 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6695 
rwq = 0 
CCDLc_limit_alone = 6695 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73332 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007900 
Either_Row_CoL_Bus_Util = 0.008022 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001686 
queue_avg = 0.399784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.399784
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73332 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0079
n_activity=5199 dram_eff=0.1123
bk0: 64a 73070i bk1: 64a 72941i bk2: 64a 73106i bk3: 64a 73129i bk4: 64a 73030i bk5: 64a 72976i bk6: 64a 72655i bk7: 64a 72586i bk8: 36a 73562i bk9: 36a 73605i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.715808
Bank_Level_Parallism_Col = 2.698756
Bank_Level_Parallism_Ready = 1.210616
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.213566 

BW Util details:
bwutil = 0.007900 
total_CMD = 73925 
util_bw = 584 
Wasted_Col = 2794 
Wasted_Row = 0 
Idle = 70547 

BW Util Bottlenecks: 
RCDc_limit = 842 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6757 
rwq = 0 
CCDLc_limit_alone = 6757 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73332 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007900 
Either_Row_CoL_Bus_Util = 0.008022 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001686 
queue_avg = 0.511721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.511721
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73332 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0079
n_activity=5287 dram_eff=0.1105
bk0: 64a 73010i bk1: 64a 72991i bk2: 64a 72994i bk3: 64a 72993i bk4: 64a 72900i bk5: 64a 72955i bk6: 64a 72501i bk7: 64a 72389i bk8: 36a 73614i bk9: 36a 73627i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.168380
Bank_Level_Parallism_Col = 3.116040
Bank_Level_Parallism_Ready = 1.251712
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.420122 

BW Util details:
bwutil = 0.007900 
total_CMD = 73925 
util_bw = 584 
Wasted_Col = 2528 
Wasted_Row = 0 
Idle = 70813 

BW Util Bottlenecks: 
RCDc_limit = 821 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7115 
rwq = 0 
CCDLc_limit_alone = 7115 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73332 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007900 
Either_Row_CoL_Bus_Util = 0.008022 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001686 
queue_avg = 0.471113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.471113
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=73925 n_nop=73333 n_act=10 n_pre=0 n_ref_event=0 n_req=582 n_rd=582 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007873
n_activity=5005 dram_eff=0.1163
bk0: 62a 73083i bk1: 64a 73012i bk2: 64a 73072i bk3: 64a 73102i bk4: 64a 73099i bk5: 64a 72838i bk6: 64a 72741i bk7: 64a 72547i bk8: 36a 73571i bk9: 36a 73541i bk10: 0a 73925i bk11: 0a 73925i bk12: 0a 73925i bk13: 0a 73925i bk14: 0a 73925i bk15: 0a 73925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982818
Row_Buffer_Locality_read = 0.982818
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.876832
Bank_Level_Parallism_Col = 2.830942
Bank_Level_Parallism_Ready = 1.226804
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.252651 

BW Util details:
bwutil = 0.007873 
total_CMD = 73925 
util_bw = 582 
Wasted_Col = 2625 
Wasted_Row = 0 
Idle = 70718 

BW Util Bottlenecks: 
RCDc_limit = 823 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6779 
rwq = 0 
CCDLc_limit_alone = 6779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73925 
n_nop = 73333 
Read = 582 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 582 
total_req = 582 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 582 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.007873 
Either_Row_CoL_Bus_Util = 0.008008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.435685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.435685

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 11, Reservation_fails = 164
L2_cache_bank[1]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 12, Reservation_fails = 156
L2_cache_bank[3]: Access = 697, Miss = 304, Miss_rate = 0.436, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[4]: Access = 686, Miss = 304, Miss_rate = 0.443, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 17, Reservation_fails = 166
L2_cache_bank[6]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 12, Reservation_fails = 186
L2_cache_bank[7]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 15, Reservation_fails = 20
L2_cache_bank[8]: Access = 692, Miss = 304, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 160
L2_cache_bank[10]: Access = 694, Miss = 304, Miss_rate = 0.438, Pending_hits = 17, Reservation_fails = 166
L2_cache_bank[11]: Access = 685, Miss = 304, Miss_rate = 0.444, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[12]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 18, Reservation_fails = 148
L2_cache_bank[13]: Access = 685, Miss = 304, Miss_rate = 0.444, Pending_hits = 15, Reservation_fails = 23
L2_cache_bank[14]: Access = 690, Miss = 304, Miss_rate = 0.441, Pending_hits = 15, Reservation_fails = 152
L2_cache_bank[15]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[16]: Access = 680, Miss = 300, Miss_rate = 0.441, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 303, Miss_rate = 0.446, Pending_hits = 11, Reservation_fails = 158
L2_cache_bank[18]: Access = 683, Miss = 300, Miss_rate = 0.439, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[19]: Access = 673, Miss = 300, Miss_rate = 0.446, Pending_hits = 12, Reservation_fails = 146
L2_cache_bank[20]: Access = 702, Miss = 304, Miss_rate = 0.433, Pending_hits = 19, Reservation_fails = 181
L2_cache_bank[21]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[22]: Access = 700, Miss = 305, Miss_rate = 0.436, Pending_hits = 18, Reservation_fails = 179
L2_cache_bank[23]: Access = 692, Miss = 304, Miss_rate = 0.439, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[24]: Access = 692, Miss = 308, Miss_rate = 0.445, Pending_hits = 14, Reservation_fails = 153
L2_cache_bank[25]: Access = 702, Miss = 308, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 28
L2_cache_bank[26]: Access = 691, Miss = 308, Miss_rate = 0.446, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[27]: Access = 701, Miss = 308, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 155
L2_cache_bank[28]: Access = 676, Miss = 304, Miss_rate = 0.450, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[29]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 17, Reservation_fails = 155
L2_cache_bank[30]: Access = 669, Miss = 302, Miss_rate = 0.451, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[31]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 18, Reservation_fails = 154
L2_total_cache_accesses = 22012
L2_total_cache_misses = 9730
L2_total_cache_miss_rate = 0.4420
L2_total_cache_pending_hits = 478
L2_total_cache_reservation_fails = 2651
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 478
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9724
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2651
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=22012
icnt_total_pkts_simt_to_mem=22012
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22012
Req_Network_cycles = 12672
Req_Network_injected_packets_per_cycle =       1.7371 
Req_Network_conflicts_per_cycle =       1.2278
Req_Network_conflicts_per_cycle_util =       6.2586
Req_Bank_Level_Parallism =       8.8544
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.2900
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0543

Reply_Network_injected_packets_num = 22012
Reply_Network_cycles = 12672
Reply_Network_injected_packets_per_cycle =        1.7371
Reply_Network_conflicts_per_cycle =        0.8211
Reply_Network_conflicts_per_cycle_util =       4.1045
Reply_Bank_Level_Parallism =       8.6832
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1671
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0457
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1502208 (inst/sec)
gpgpu_simulation_rate = 3168 (cycle/sec)
gpgpu_silicon_slowdown = 378787x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 21276
gpu_sim_insn = 2818400
gpu_ipc =     132.4685
gpu_tot_sim_cycle = 33948
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     260.0222
gpu_tot_issued_cta = 512
gpu_occupancy = 96.4390% 
gpu_tot_occupancy = 94.8782% 
max_total_param_size = 0
gpu_stall_dramfull = 4507
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8452
partiton_level_parallism_total  =       1.8048
partiton_level_parallism_util =       5.2767
partiton_level_parallism_util_total  =       6.1728
L2_BW  =      70.8566 GB/Sec
L2_BW_total  =      69.3062 GB/Sec
gpu_total_sim_rate=882723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2327
	L1D_cache_core[1]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 256, Reservation_fails = 1546
	L1D_cache_core[2]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2572
	L1D_cache_core[3]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 2648
	L1D_cache_core[4]: Access = 3804, Miss = 1146, Miss_rate = 0.301, Pending_hits = 411, Reservation_fails = 3350
	L1D_cache_core[5]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 326, Reservation_fails = 3121
	L1D_cache_core[6]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 2699
	L1D_cache_core[7]: Access = 3804, Miss = 1149, Miss_rate = 0.302, Pending_hits = 418, Reservation_fails = 2238
	L1D_cache_core[8]: Access = 3000, Miss = 936, Miss_rate = 0.312, Pending_hits = 366, Reservation_fails = 2624
	L1D_cache_core[9]: Access = 2588, Miss = 901, Miss_rate = 0.348, Pending_hits = 361, Reservation_fails = 2550
	L1D_cache_core[10]: Access = 2315, Miss = 767, Miss_rate = 0.331, Pending_hits = 327, Reservation_fails = 2709
	L1D_cache_core[11]: Access = 3804, Miss = 1146, Miss_rate = 0.301, Pending_hits = 402, Reservation_fails = 2916
	L1D_cache_core[12]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2563
	L1D_cache_core[13]: Access = 2784, Miss = 991, Miss_rate = 0.356, Pending_hits = 387, Reservation_fails = 3055
	L1D_cache_core[14]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2597
	L1D_cache_core[15]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 2774
	L1D_cache_core[16]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 3003
	L1D_cache_core[17]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 314, Reservation_fails = 2966
	L1D_cache_core[18]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2490
	L1D_cache_core[19]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 331, Reservation_fails = 2704
	L1D_cache_core[20]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 314, Reservation_fails = 2700
	L1D_cache_core[21]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 314, Reservation_fails = 2797
	L1D_cache_core[22]: Access = 2784, Miss = 991, Miss_rate = 0.356, Pending_hits = 389, Reservation_fails = 3110
	L1D_cache_core[23]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 314, Reservation_fails = 2890
	L1D_cache_core[24]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2618
	L1D_cache_core[25]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 3016
	L1D_cache_core[26]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2559
	L1D_cache_core[27]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 2743
	L1D_cache_core[28]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2644
	L1D_cache_core[29]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 326, Reservation_fails = 2917
	L1D_cache_core[30]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2698
	L1D_cache_core[31]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 2370
	L1D_cache_core[32]: Access = 3902, Miss = 1192, Miss_rate = 0.305, Pending_hits = 438, Reservation_fails = 3223
	L1D_cache_core[33]: Access = 2490, Miss = 855, Miss_rate = 0.343, Pending_hits = 348, Reservation_fails = 2824
	L1D_cache_core[34]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 2621
	L1D_cache_core[35]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 314, Reservation_fails = 2744
	L1D_cache_core[36]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2847
	L1D_cache_core[37]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 336, Reservation_fails = 2880
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 30545
	L1D_total_cache_miss_rate = 0.3259
	L1D_total_cache_pending_hits = 12688
	L1D_total_cache_reservation_fails = 103653
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 74279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12688
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31529
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 42750
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 29374
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 29174
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28497
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15257
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13917
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1164823	W0_Idle:208002	W0_Scoreboard:636076	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87461	WS1:87590	WS2:87590	WS3:87590	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 227976 {8:28497,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1139880 {40:28497,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 2224 
max_icnt2mem_latency = 1755 
maxmrqlatency = 97 
max_icnt2sh_latency = 221 
averagemflatency = 543 
avg_icnt2mem_latency = 163 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 27 
mrq_lat_table:10272 	1077 	1404 	1915 	2159 	1074 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12092 	22364 	20353 	6341 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18640 	15324 	15716 	10028 	1138 	425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22674 	11846 	7599 	4788 	3957 	6838 	3569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	19 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        62        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5328      5328      6088      6080      6115      6109      6149      6136      6535      6533      5473      5473      5467      5463      5550      5588 
dram[1]:      5328      5328      6084      6074      6103      6118      6147      6140      6558      6516      5486      5503      5521      5551      5610      5568 
dram[2]:      5328      5328      6096      6091      6108      6115      6123      6122      6191      6213      5508      5453      5532      5531      5573      5571 
dram[3]:      5328      5328      8365      6097      6106      6115      6144      6155      6476      6189      5491      5498      5507      5541      5576      5575 
dram[4]:      5328      5328      6093      6089      6115      6117      6138      6154      6162      6166      5496      5493      5570      5542      5483      5483 
dram[5]:      5328      5328      6087      6093      6109      6106      6146      6160      6455      6181      5480      5500      5544      5541      5589      5554 
dram[6]:      5255      5255      6102      6099      6115      6104      6135      6144      6557      6562      5479      5477      5551      5588      5496      5495 
dram[7]:      5255      5328      6092      6091      6101      6099      6133      6132      6158      6157      5449      5448      5574      5560      5568      5567 
dram[8]:      5255      5255      8702      8643      6110      6102      6151      6147     10057     10074      5485      5478      5548      5546      5588      5615 
dram[9]:      5255      5255      8698      8697      6121      6116      6164      6141     10081     10066      5477      5485      5457      5495      5582      5581 
dram[10]:      5255      5255      8642      8636      6128      6099      6166      6154      6449      6544      5489      5491      5541      5459      5534      5470 
dram[11]:      5255      5255      8683      8681      6112      6107      6167      6152      6513     10060      5444      5443      5452      5512      5469      5534 
dram[12]:      5255      5255      8374      8367      6100      6107      6150      6146      6222      6475      5498      5483      5497      5492      5577      5476 
dram[13]:      5255      5255      8349      8377      6097      6112      6143      6174      6446      6503      5506      5484      5573      5539      5473      5557 
dram[14]:      5255      5255      8372      8350      6095      6096      6144      6134      6536      6539      5515      5492      5533      5508      5584      5578 
dram[15]:      8675      5255      8518      8370      6101      6095      6136      6139      6540      6222      5486      5524      5563      5522      5613      5569 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 47.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 32.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 51.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 17930/307 = 58.403908
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1552      1540      2246      2360      2384      2414      2472      2454      2028      2008      1126      1216      1293      1248      1345      1366
dram[1]:       1521      1546      2290      2398      2466      2447      2516      2496      1928      1951      1122      1271      1391      1271      1444      1433
dram[2]:       1558      1586      2355      2390      2467      2477      2470      2544      1991      2046      1207      1301      1396      1297      1426      1441
dram[3]:       1541      1561      2208      2364      2428      2427      2436      2489      2001      1998      1151      1238      1365      1215      1423      1356
dram[4]:       1564      1591      2335      2303      2416      2425      2534      2589      1888      1921      1181      1203      1312      1359      1378      1369
dram[5]:       1567      1602      2344      2318      2428      2404      2562      2591      1978      1955      1196      1198      1315      1289      1449      1342
dram[6]:       1593      1606      2354      2364      2414      2462      2581      2661      1923      2015      1125      1208      1321      1401      1514      1413
dram[7]:       1617      1609      2341      2335      2490      2480      2653      2649      1910      1988      1150      1186      1398      1333      1559      1419
dram[8]:       1588      1577      2311      2190      2416      2438      2443      2449      1897      1893      1230      1079      1243      1379      1395      1422
dram[9]:       1541      1572      2342      2276      2458      2467      2569      2577      1914      1949      1280      1187      1239      1364      1430      1461
dram[10]:       1546      1535      2321      2219      2432      2393      2564      2582      2144      2187      1265      1148      1247      1343      1423      1358
dram[11]:       1545      1556      2311      2223      2462      2423      2576      2597      2114      2047      1266      1176      1261      1367      1364      1419
dram[12]:       1647      1624      2289      2216      2372      2383      2559      2547      1998      1938      1248      1224      1360      1379      1395      1453
dram[13]:       1630      1600      2301      2256      2365      2453      2597      2530      1962      1917      1249      1222      1326      1328      1348      1437
dram[14]:       1632      1614      2304      2286      2496      2502      2703      2585      1920      1867      1235      1148      1386      1379      1401      1515
dram[15]:       2030      2026      2831      2829      3061      2926      3226      3073      4345      2035      1665      1711      1855      1859      1855      1972
maximum mf latency per bank:
dram[0]:       1263      1240      1127      1141      1121      1109      1176      1155      1212      1197      1205      1299      1235      1226      1217      1237
dram[1]:       1252      1268      1113      1130      1139      1132      1157      1166      1263      1264      1291      1281      1274      1274      1278      1283
dram[2]:       1244      1250      1168      1115      1133      1126      1141      1183      1233      1243      1260      1274      1291      1254      1244      1246
dram[3]:       1248      1254      1179      1110      1167      1155      1167      1177      1213      1222      1253      1238      1241      1252      1256      1273
dram[4]:       1246      1264      1134      1147      1150      1130      1105      1138      1066       996      1272      1254      1238      1257      1258      1282
dram[5]:       1291      1308      1152      1134      1131      1137      1144      1130      1239      1063      1312      1276      1303      1265      1319      1323
dram[6]:       1298      1315      1128      1134      1131      1127      1139      1111      1037      1264      1275      1298      1311      1290      1285      1309
dram[7]:       1322      1327      1163      1129      1128      1144      1152      1141      1076      1340      1324      1332      1328      1337      1316      1344
dram[8]:       1228      1281      1114      1098      1119      1096      1159      1157      1228       794      1272      1261      1276      1288      1295      1299
dram[9]:       1272      1294      1129      1153      1132      1114      1167      1163      1324      1220      1349      1302      1344      1354      1347      1321
dram[10]:       1273      1312      1152      1139      1131      1150      1168      1144      1254      1286      1306      1288      1292      1297      1304      1324
dram[11]:       1272      1259      1110      1125      1119      1147      1143      1147      1198      1281      1306      1304      1317      1273      1258      1270
dram[12]:       1289      1247      1160      1159      1148      1155      1162      1159      1287      1273      1306      1319      1310      1307      1315      1300
dram[13]:       1291      1249      1164      1153      1166      1149      1150      1162      1286      1264      1277      1281      1269      1299      1272      1261
dram[14]:       1325      1301      1156      1129      1143      1163      1164      1161      1224      1034      1312      1288      1346      1347      1348      1325
dram[15]:       2180      2216      1873      1889      1978      1936      1935      1972      2197      2156      2193      2224      2178      2179      2189      2208
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196916 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005655
n_activity=9691 dram_eff=0.1156
bk0: 128a 196273i bk1: 128a 196342i bk2: 64a 197237i bk3: 64a 197130i bk4: 64a 197117i bk5: 64a 197005i bk6: 64a 196767i bk7: 64a 196863i bk8: 48a 197553i bk9: 48a 197473i bk10: 64a 197293i bk11: 64a 197331i bk12: 64a 197545i bk13: 64a 197575i bk14: 64a 197296i bk15: 64a 197278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.680047
Bank_Level_Parallism_Col = 2.641404
Bank_Level_Parallism_Ready = 1.214286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.155816 

BW Util details:
bwutil = 0.005655 
total_CMD = 198053 
util_bw = 1120 
Wasted_Col = 4780 
Wasted_Row = 29 
Idle = 192124 

BW Util Bottlenecks: 
RCDc_limit = 1528 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11182 
rwq = 0 
CCDLc_limit_alone = 11182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196916 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000101 
CoL_Bus_Util = 0.005655 
Either_Row_CoL_Bus_Util = 0.005741 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002639 
queue_avg = 0.220709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.220709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196916 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005655
n_activity=9510 dram_eff=0.1178
bk0: 128a 196060i bk1: 128a 195910i bk2: 64a 197173i bk3: 64a 197091i bk4: 64a 197043i bk5: 64a 197088i bk6: 64a 196658i bk7: 64a 196876i bk8: 48a 197602i bk9: 48a 197534i bk10: 64a 197292i bk11: 64a 197306i bk12: 64a 197284i bk13: 64a 197329i bk14: 64a 197167i bk15: 64a 196798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.964441
Bank_Level_Parallism_Col = 2.867357
Bank_Level_Parallism_Ready = 1.225893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.322753 

BW Util details:
bwutil = 0.005655 
total_CMD = 198053 
util_bw = 1120 
Wasted_Col = 4869 
Wasted_Row = 1 
Idle = 192063 

BW Util Bottlenecks: 
RCDc_limit = 1481 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12538 
rwq = 0 
CCDLc_limit_alone = 12538 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196916 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000101 
CoL_Bus_Util = 0.005655 
Either_Row_CoL_Bus_Util = 0.005741 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002639 
queue_avg = 0.272917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.272917
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196914 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005655
n_activity=10191 dram_eff=0.1099
bk0: 128a 196188i bk1: 128a 196491i bk2: 64a 197173i bk3: 64a 197056i bk4: 64a 197102i bk5: 64a 197257i bk6: 64a 196561i bk7: 64a 196500i bk8: 48a 197666i bk9: 48a 197539i bk10: 64a 197233i bk11: 64a 197361i bk12: 64a 197249i bk13: 64a 197298i bk14: 64a 196948i bk15: 64a 197024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.029381
Bank_Level_Parallism_Col = 2.938858
Bank_Level_Parallism_Ready = 1.276786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.289944 

BW Util details:
bwutil = 0.005655 
total_CMD = 198053 
util_bw = 1120 
Wasted_Col = 4591 
Wasted_Row = 7 
Idle = 192335 

BW Util Bottlenecks: 
RCDc_limit = 1507 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12120 
rwq = 0 
CCDLc_limit_alone = 12120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196914 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000101 
CoL_Bus_Util = 0.005655 
Either_Row_CoL_Bus_Util = 0.005751 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000878 
queue_avg = 0.212610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.21261
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196909 n_act=19 n_pre=3 n_ref_event=0 n_req=1123 n_rd=1123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00567
n_activity=10692 dram_eff=0.105
bk0: 128a 196200i bk1: 128a 196029i bk2: 67a 196923i bk3: 64a 197189i bk4: 64a 197110i bk5: 64a 196974i bk6: 64a 196577i bk7: 64a 196562i bk8: 48a 197615i bk9: 48a 197618i bk10: 64a 197291i bk11: 64a 197203i bk12: 64a 197402i bk13: 64a 197311i bk14: 64a 197142i bk15: 64a 197052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983081
Row_Buffer_Locality_read = 0.983081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.919349
Bank_Level_Parallism_Col = 2.852632
Bank_Level_Parallism_Ready = 1.263580
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.225898 

BW Util details:
bwutil = 0.005670 
total_CMD = 198053 
util_bw = 1123 
Wasted_Col = 4866 
Wasted_Row = 99 
Idle = 191965 

BW Util Bottlenecks: 
RCDc_limit = 1629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12331 
rwq = 0 
CCDLc_limit_alone = 12331 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196909 
Read = 1123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1123 
total_req = 1123 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1123 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.005670 
Either_Row_CoL_Bus_Util = 0.005776 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000874 
queue_avg = 0.226535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.226535
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196914 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005655
n_activity=10316 dram_eff=0.1086
bk0: 128a 196116i bk1: 128a 196104i bk2: 64a 197246i bk3: 64a 197330i bk4: 64a 197152i bk5: 64a 197136i bk6: 64a 196549i bk7: 64a 196728i bk8: 48a 197598i bk9: 48a 197744i bk10: 64a 197013i bk11: 64a 197198i bk12: 64a 197261i bk13: 64a 197301i bk14: 64a 196882i bk15: 64a 196878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.045689
Bank_Level_Parallism_Col = 2.968729
Bank_Level_Parallism_Ready = 1.237500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.340894 

BW Util details:
bwutil = 0.005655 
total_CMD = 198053 
util_bw = 1120 
Wasted_Col = 4702 
Wasted_Row = 0 
Idle = 192231 

BW Util Bottlenecks: 
RCDc_limit = 1491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12481 
rwq = 0 
CCDLc_limit_alone = 12481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196914 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000101 
CoL_Bus_Util = 0.005655 
Either_Row_CoL_Bus_Util = 0.005751 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000878 
queue_avg = 0.260784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.260784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196919 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005655
n_activity=10429 dram_eff=0.1074
bk0: 128a 196120i bk1: 128a 196118i bk2: 64a 197265i bk3: 64a 197136i bk4: 64a 197117i bk5: 64a 197063i bk6: 64a 196605i bk7: 64a 196702i bk8: 48a 197600i bk9: 48a 197474i bk10: 64a 197352i bk11: 64a 197220i bk12: 64a 197121i bk13: 64a 197328i bk14: 64a 197146i bk15: 64a 196858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.100297
Bank_Level_Parallism_Col = 3.008217
Bank_Level_Parallism_Ready = 1.260714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.365210 

BW Util details:
bwutil = 0.005655 
total_CMD = 198053 
util_bw = 1120 
Wasted_Col = 4603 
Wasted_Row = 0 
Idle = 192330 

BW Util Bottlenecks: 
RCDc_limit = 1506 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12345 
rwq = 0 
CCDLc_limit_alone = 12345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196919 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000101 
CoL_Bus_Util = 0.005655 
Either_Row_CoL_Bus_Util = 0.005726 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.005291 
queue_avg = 0.260521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.260521
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196917 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005655
n_activity=10996 dram_eff=0.1019
bk0: 128a 196017i bk1: 128a 195831i bk2: 64a 197093i bk3: 64a 197115i bk4: 64a 197034i bk5: 64a 197196i bk6: 64a 196712i bk7: 64a 196655i bk8: 48a 197624i bk9: 48a 197645i bk10: 64a 197096i bk11: 64a 197418i bk12: 64a 197315i bk13: 64a 197263i bk14: 64a 196935i bk15: 64a 197074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.029203
Bank_Level_Parallism_Col = 2.824384
Bank_Level_Parallism_Ready = 1.216964
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.286727 

BW Util details:
bwutil = 0.005655 
total_CMD = 198053 
util_bw = 1120 
Wasted_Col = 4804 
Wasted_Row = 0 
Idle = 192129 

BW Util Bottlenecks: 
RCDc_limit = 1543 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12112 
rwq = 0 
CCDLc_limit_alone = 12112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196917 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000101 
CoL_Bus_Util = 0.005655 
Either_Row_CoL_Bus_Util = 0.005736 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.003521 
queue_avg = 0.281819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.281819
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196917 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005655
n_activity=10580 dram_eff=0.1059
bk0: 128a 195958i bk1: 128a 195981i bk2: 64a 197089i bk3: 64a 197203i bk4: 64a 197040i bk5: 64a 196858i bk6: 64a 196694i bk7: 64a 196941i bk8: 48a 197493i bk9: 48a 197506i bk10: 64a 197081i bk11: 64a 197352i bk12: 64a 197282i bk13: 64a 197484i bk14: 64a 197196i bk15: 64a 197215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.951191
Bank_Level_Parallism_Col = 2.752643
Bank_Level_Parallism_Ready = 1.212500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.218997 

BW Util details:
bwutil = 0.005655 
total_CMD = 198053 
util_bw = 1120 
Wasted_Col = 4842 
Wasted_Row = 0 
Idle = 192091 

BW Util Bottlenecks: 
RCDc_limit = 1520 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11961 
rwq = 0 
CCDLc_limit_alone = 11961 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196917 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000101 
CoL_Bus_Util = 0.005655 
Either_Row_CoL_Bus_Util = 0.005736 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.003521 
queue_avg = 0.238840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.23884
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196917 n_act=20 n_pre=4 n_ref_event=0 n_req=1115 n_rd=1115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00563
n_activity=11736 dram_eff=0.09501
bk0: 124a 195932i bk1: 124a 196249i bk2: 68a 196876i bk3: 68a 196791i bk4: 64a 197397i bk5: 64a 197064i bk6: 64a 196641i bk7: 64a 196608i bk8: 47a 197670i bk9: 44a 197682i bk10: 64a 197256i bk11: 64a 197201i bk12: 64a 197204i bk13: 64a 197206i bk14: 64a 197119i bk15: 64a 197240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982063
Row_Buffer_Locality_read = 0.982063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.912909
Bank_Level_Parallism_Col = 2.827446
Bank_Level_Parallism_Ready = 1.207175
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.310292 

BW Util details:
bwutil = 0.005630 
total_CMD = 198053 
util_bw = 1115 
Wasted_Col = 4807 
Wasted_Row = 198 
Idle = 191933 

BW Util Bottlenecks: 
RCDc_limit = 1739 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11779 
rwq = 0 
CCDLc_limit_alone = 11779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196917 
Read = 1115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1115 
total_req = 1115 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1115 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.005630 
Either_Row_CoL_Bus_Util = 0.005736 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002641 
queue_avg = 0.246373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.246373
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196918 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005615
n_activity=11219 dram_eff=0.09912
bk0: 124a 196084i bk1: 124a 196323i bk2: 68a 196877i bk3: 68a 196997i bk4: 64a 197331i bk5: 64a 197197i bk6: 64a 196830i bk7: 64a 196616i bk8: 44a 197695i bk9: 44a 197731i bk10: 64a 197337i bk11: 64a 197342i bk12: 64a 197576i bk13: 64a 197406i bk14: 64a 197095i bk15: 64a 196942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.641969
Bank_Level_Parallism_Col = 2.525113
Bank_Level_Parallism_Ready = 1.195144
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.137719 

BW Util details:
bwutil = 0.005615 
total_CMD = 198053 
util_bw = 1112 
Wasted_Col = 5065 
Wasted_Row = 99 
Idle = 191777 

BW Util Bottlenecks: 
RCDc_limit = 1762 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10974 
rwq = 0 
CCDLc_limit_alone = 10974 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196918 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.005615 
Either_Row_CoL_Bus_Util = 0.005731 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000881 
queue_avg = 0.178710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.17871
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196920 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005615
n_activity=10489 dram_eff=0.106
bk0: 124a 196324i bk1: 124a 196045i bk2: 68a 196852i bk3: 68a 196879i bk4: 64a 197251i bk5: 64a 196959i bk6: 64a 196875i bk7: 64a 196794i bk8: 44a 197589i bk9: 44a 197709i bk10: 64a 197169i bk11: 64a 197282i bk12: 64a 197324i bk13: 64a 197395i bk14: 64a 196943i bk15: 64a 197304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.886326
Bank_Level_Parallism_Col = 2.796904
Bank_Level_Parallism_Ready = 1.210432
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.304303 

BW Util details:
bwutil = 0.005615 
total_CMD = 198053 
util_bw = 1112 
Wasted_Col = 4771 
Wasted_Row = 99 
Idle = 192071 

BW Util Bottlenecks: 
RCDc_limit = 1723 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11601 
rwq = 0 
CCDLc_limit_alone = 11601 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196920 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.005615 
Either_Row_CoL_Bus_Util = 0.005721 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002648 
queue_avg = 0.185425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.185425
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196918 n_act=20 n_pre=4 n_ref_event=0 n_req=1113 n_rd=1113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00562
n_activity=10984 dram_eff=0.1013
bk0: 125a 196255i bk1: 124a 196260i bk2: 68a 196896i bk3: 68a 196838i bk4: 64a 197101i bk5: 64a 197176i bk6: 64a 196834i bk7: 64a 196647i bk8: 44a 197695i bk9: 44a 197707i bk10: 64a 197224i bk11: 64a 197064i bk12: 64a 197377i bk13: 64a 197435i bk14: 64a 197142i bk15: 64a 196580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982031
Row_Buffer_Locality_read = 0.982031
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.894221
Bank_Level_Parallism_Col = 2.845068
Bank_Level_Parallism_Ready = 1.253369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.248589 

BW Util details:
bwutil = 0.005620 
total_CMD = 198053 
util_bw = 1113 
Wasted_Col = 4914 
Wasted_Row = 99 
Idle = 191927 

BW Util Bottlenecks: 
RCDc_limit = 1748 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12291 
rwq = 0 
CCDLc_limit_alone = 12291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196918 
Read = 1113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1113 
total_req = 1113 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1113 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.005620 
Either_Row_CoL_Bus_Util = 0.005731 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001762 
queue_avg = 0.250807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.250807
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196902 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005695
n_activity=10410 dram_eff=0.1084
bk0: 128a 196449i bk1: 128a 196122i bk2: 68a 196985i bk3: 68a 196893i bk4: 64a 197200i bk5: 64a 197024i bk6: 64a 196795i bk7: 64a 196787i bk8: 48a 197529i bk9: 48a 197673i bk10: 64a 197313i bk11: 64a 197235i bk12: 64a 197301i bk13: 64a 197515i bk14: 64a 197042i bk15: 64a 197095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.680000
Bank_Level_Parallism_Col = 2.623019
Bank_Level_Parallism_Ready = 1.221631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.108692 

BW Util details:
bwutil = 0.005695 
total_CMD = 198053 
util_bw = 1128 
Wasted_Col = 5123 
Wasted_Row = 99 
Idle = 191703 

BW Util Bottlenecks: 
RCDc_limit = 1724 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11759 
rwq = 0 
CCDLc_limit_alone = 11759 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196902 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.005695 
Either_Row_CoL_Bus_Util = 0.005812 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000869 
queue_avg = 0.222476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.222476
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196904 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005695
n_activity=11030 dram_eff=0.1023
bk0: 128a 196132i bk1: 128a 196030i bk2: 68a 197013i bk3: 68a 197031i bk4: 64a 197158i bk5: 64a 197104i bk6: 64a 196783i bk7: 64a 196714i bk8: 48a 197581i bk9: 48a 197638i bk10: 64a 197289i bk11: 64a 197295i bk12: 64a 197397i bk13: 64a 197378i bk14: 64a 197072i bk15: 64a 197050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.550987
Bank_Level_Parallism_Col = 2.512517
Bank_Level_Parallism_Ready = 1.210106
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.094068 

BW Util details:
bwutil = 0.005695 
total_CMD = 198053 
util_bw = 1128 
Wasted_Col = 5469 
Wasted_Row = 189 
Idle = 191267 

BW Util Bottlenecks: 
RCDc_limit = 1765 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11809 
rwq = 0 
CCDLc_limit_alone = 11809 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196904 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.005695 
Either_Row_CoL_Bus_Util = 0.005801 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002611 
queue_avg = 0.240178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.240178
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196905 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005695
n_activity=10983 dram_eff=0.1027
bk0: 128a 196080i bk1: 128a 196139i bk2: 68a 196882i bk3: 68a 196880i bk4: 64a 197028i bk5: 64a 197083i bk6: 64a 196629i bk7: 64a 196517i bk8: 48a 197640i bk9: 48a 197681i bk10: 64a 197117i bk11: 64a 197065i bk12: 64a 197347i bk13: 64a 197325i bk14: 64a 196801i bk15: 64a 196972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.046368
Bank_Level_Parallism_Col = 2.979390
Bank_Level_Parallism_Ready = 1.254433
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.347403 

BW Util details:
bwutil = 0.005695 
total_CMD = 198053 
util_bw = 1128 
Wasted_Col = 4940 
Wasted_Row = 100 
Idle = 191885 

BW Util Bottlenecks: 
RCDc_limit = 1680 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13049 
rwq = 0 
CCDLc_limit_alone = 13049 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196905 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.005695 
Either_Row_CoL_Bus_Util = 0.005796 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.003484 
queue_avg = 0.270418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.270418
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=198053 n_nop=196896 n_act=22 n_pre=6 n_ref_event=0 n_req=1131 n_rd=1131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005711
n_activity=14329 dram_eff=0.07893
bk0: 128a 196063i bk1: 128a 196593i bk2: 68a 196960i bk3: 68a 196990i bk4: 64a 197227i bk5: 64a 196966i bk6: 64a 196869i bk7: 64a 196675i bk8: 51a 197646i bk9: 48a 197651i bk10: 64a 197504i bk11: 64a 197504i bk12: 64a 197593i bk13: 64a 197549i bk14: 64a 197591i bk15: 64a 197568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980548
Row_Buffer_Locality_read = 0.980548
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.082583
Bank_Level_Parallism_Col = 2.137086
Bank_Level_Parallism_Ready = 1.155614
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.796792 

BW Util details:
bwutil = 0.005711 
total_CMD = 198053 
util_bw = 1131 
Wasted_Col = 5487 
Wasted_Row = 599 
Idle = 190836 

BW Util Bottlenecks: 
RCDc_limit = 1951 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9881 
rwq = 0 
CCDLc_limit_alone = 9881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198053 
n_nop = 196896 
Read = 1131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 6 
n_ref = 0 
n_req = 1131 
total_req = 1131 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 1131 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.005711 
Either_Row_CoL_Bus_Util = 0.005842 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001729 
queue_avg = 0.188237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.188237

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1892, Miss = 576, Miss_rate = 0.304, Pending_hits = 17, Reservation_fails = 269
L2_cache_bank[1]: Access = 1924, Miss = 576, Miss_rate = 0.299, Pending_hits = 22, Reservation_fails = 11
L2_cache_bank[2]: Access = 1895, Miss = 576, Miss_rate = 0.304, Pending_hits = 17, Reservation_fails = 258
L2_cache_bank[3]: Access = 1928, Miss = 576, Miss_rate = 0.299, Pending_hits = 23, Reservation_fails = 5
L2_cache_bank[4]: Access = 1904, Miss = 576, Miss_rate = 0.303, Pending_hits = 20, Reservation_fails = 91
L2_cache_bank[5]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 26, Reservation_fails = 166
L2_cache_bank[6]: Access = 1909, Miss = 579, Miss_rate = 0.303, Pending_hits = 22, Reservation_fails = 279
L2_cache_bank[7]: Access = 1921, Miss = 576, Miss_rate = 0.300, Pending_hits = 23, Reservation_fails = 20
L2_cache_bank[8]: Access = 1919, Miss = 576, Miss_rate = 0.300, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 1901, Miss = 576, Miss_rate = 0.303, Pending_hits = 20, Reservation_fails = 256
L2_cache_bank[10]: Access = 1921, Miss = 576, Miss_rate = 0.300, Pending_hits = 22, Reservation_fails = 166
L2_cache_bank[11]: Access = 1903, Miss = 576, Miss_rate = 0.303, Pending_hits = 20, Reservation_fails = 144
L2_cache_bank[12]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 27, Reservation_fails = 149
L2_cache_bank[13]: Access = 1906, Miss = 576, Miss_rate = 0.302, Pending_hits = 24, Reservation_fails = 159
L2_cache_bank[14]: Access = 1917, Miss = 576, Miss_rate = 0.300, Pending_hits = 23, Reservation_fails = 161
L2_cache_bank[15]: Access = 1900, Miss = 576, Miss_rate = 0.303, Pending_hits = 21, Reservation_fails = 137
L2_cache_bank[16]: Access = 1894, Miss = 572, Miss_rate = 0.302, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 1890, Miss = 575, Miss_rate = 0.304, Pending_hits = 19, Reservation_fails = 281
L2_cache_bank[18]: Access = 1903, Miss = 572, Miss_rate = 0.301, Pending_hits = 28, Reservation_fails = 104
L2_cache_bank[19]: Access = 1880, Miss = 572, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 168
L2_cache_bank[20]: Access = 1920, Miss = 576, Miss_rate = 0.300, Pending_hits = 24, Reservation_fails = 285
L2_cache_bank[21]: Access = 1908, Miss = 576, Miss_rate = 0.302, Pending_hits = 22, Reservation_fails = 12
L2_cache_bank[22]: Access = 1919, Miss = 577, Miss_rate = 0.301, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[23]: Access = 1900, Miss = 576, Miss_rate = 0.303, Pending_hits = 19, Reservation_fails = 97
L2_cache_bank[24]: Access = 1925, Miss = 580, Miss_rate = 0.301, Pending_hits = 24, Reservation_fails = 162
L2_cache_bank[25]: Access = 1940, Miss = 580, Miss_rate = 0.299, Pending_hits = 24, Reservation_fails = 140
L2_cache_bank[26]: Access = 1921, Miss = 580, Miss_rate = 0.302, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 1939, Miss = 580, Miss_rate = 0.299, Pending_hits = 25, Reservation_fails = 271
L2_cache_bank[28]: Access = 1906, Miss = 576, Miss_rate = 0.302, Pending_hits = 18, Reservation_fails = 130
L2_cache_bank[29]: Access = 1913, Miss = 576, Miss_rate = 0.301, Pending_hits = 22, Reservation_fails = 155
L2_cache_bank[30]: Access = 1895, Miss = 576, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 145
L2_cache_bank[31]: Access = 2028, Miss = 579, Miss_rate = 0.286, Pending_hits = 31, Reservation_fails = 1349
L2_total_cache_accesses = 61271
L2_total_cache_misses = 18442
L2_total_cache_miss_rate = 0.3010
L2_total_cache_pending_hits = 717
L2_total_cache_reservation_fails = 5749
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 717
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 717
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28497
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4622
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1127
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=61271
icnt_total_pkts_simt_to_mem=61271
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61271
Req_Network_cycles = 33948
Req_Network_injected_packets_per_cycle =       1.8048 
Req_Network_conflicts_per_cycle =       1.0353
Req_Network_conflicts_per_cycle_util =       3.7052
Req_Bank_Level_Parallism =       6.4591
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.2941
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7397

Reply_Network_injected_packets_num = 61271
Reply_Network_cycles = 33948
Reply_Network_injected_packets_per_cycle =        1.8048
Reply_Network_conflicts_per_cycle =        1.9366
Reply_Network_conflicts_per_cycle_util =       6.3186
Reply_Bank_Level_Parallism =       5.8886
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.4453
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0475
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 882723 (inst/sec)
gpgpu_simulation_rate = 3394 (cycle/sec)
gpgpu_silicon_slowdown = 353565x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
