circuit shn2;
inputs a(1),a(2),a(3),a(4),a(5),a(6),a(7),a(8),a(9),a(10),a(11),
a(12),a(13),a(14),a(15),a(16);
outputs p17(1),p18(1),p19(1),p20(1),p21(1),p22(1),p23(1),p24(1);
gates
p1 'shneid' (1) a(1),a(2),a(3),a(4);
p2 'shneid' (1) a(1),a(2),a(3),a(4);
p3 'shneid' (1) a(1),a(2),a(3),a(4);
p4 'shneid' (1) a(1),a(2),a(3),a(4);
p5 'shneid' (1) a(5),a(6),a(7),a(8);
p6 'shneid' (1) a(5),a(6),a(7),a(8);
p7 'shneid' (1) a(5),a(6),a(7),a(8);
p8 'shneid' (1) a(5),a(6),a(7),a(8);
p9 'shneid' (1) a(9),a(10),a(11),a(12);
p10 'shneid' (1) a(9),a(10),a(11),a(12);
p11 'shneid' (1) a(9),a(10),a(11),a(12);
p12 'shneid' (1) a(9),a(10),a(11),a(12);
p13 'shneid' (1) a(13),a(14),a(15),a(16);
p14 'shneid' (1) a(13),a(14),a(15),a(16);
p15 'shneid' (1) a(13),a(14),a(15),a(16);
p16 'shneid' (1) a(13),a(14),a(15),a(16);
p17 'ex2' (1) p1(1),p2(1);
p18 'ex2' (1) p3(1),p4(1);
p19 'ex2' (1) p5(1),p6(1);
p20 'ex2' (1) p7(1),p8(1);
p21 'ex2' (1) p9(1),p10(1);
p22 'ex2' (1) p11(1),p12(1);
p23 'ex2' (1) p13(1),p14(1);
p24 'ex2' (1) p15(1),p16(1);
endgates
end

