==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'DeepLearningHLS/layer4_hls.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 92.676 ; gain = 43.770
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 92.676 ; gain = 43.770
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<42, 7, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cordic::hyperb_range_redux<7, 12, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1154).
@I [XFORM-603] Inlining function 'ap_fixed_base<112, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned char, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<60, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<34, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'hls::cordic::cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:360).
@I [XFORM-603] Inlining function 'ap_fixed_base<34, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'hls::cordic::cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:355).
@I [XFORM-603] Inlining function 'hls::cordic::cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::cordic::sinh_cosh_range_redux_cordic' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224).
@I [XFORM-603] Inlining function 'ap_fixed_base<34, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::cordic::sinh_cosh_range_redux_cordic' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225).
@I [XFORM-603] Inlining function 'ap_fixed_base<34, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::cordic::sinh_cosh_range_redux_cordic' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225).
@I [XFORM-603] Inlining function 'ap_fixed_base<62, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned short, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 17, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 17, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<39, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 367.109 ; gain = 318.203
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'hls::big_mult<42, 35>' into 'hls::big_mult<42, 7, 35, 1>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:359) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned char, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned char, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<unsigned char, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:402) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51) automatically.
@I [XFORM-602] Inlining function 'hls::big_mult<35, 35>' into 'hls::big_mult<35, 0, 35, 0>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:359) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cordic::hyperb_range_redux<7, 12, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1152) automatically.
@I [XFORM-602] Inlining function 'hls::big_mult<42, 7, 35, 1>' into 'hls::cordic::hyperb_range_redux<7, 12, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1171) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_double_i8' into 'hls::cordic::hyperb_range_redux<7, 12, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173) automatically.
@I [XFORM-602] Inlining function 'hls::big_mult<35, 0, 35, 0>' into 'hls::cordic::hyperb_range_redux<7, 12, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1184) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368) automatically.
@I [XFORM-602] Inlining function 'hls::cordic::addsub<0, 0, ap_fixed<34, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' into 'hls::cordic::sinh_cosh_range_redux_cordic' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:356->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224) automatically.
@I [XFORM-602] Inlining function 'hls::cordic::addsub<0, 0, ap_fixed<34, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' into 'hls::cordic::sinh_cosh_range_redux_cordic' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:367->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::cordic::sinh_cosh_range_redux_cordic' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1266) automatically.
@I [XFORM-602] Inlining function 'hls::cordic::sinhf' into 'hls::sinhf' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls_math.h:655) automatically.
@I [XFORM-602] Inlining function 'hls::sinhf' into 'sinhf' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:86) automatically.
@I [XFORM-602] Inlining function 'hls::cordic::coshf' into 'hls::coshf' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls_math.h:662) automatically.
@I [XFORM-602] Inlining function 'hls::coshf' into 'coshf' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:90) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<unsigned short, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<unsigned short, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<unsigned short, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:402) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:48) automatically.
@I [XFORM-602] Inlining function 'sinhf' into 'calculateLayer4' (DeepLearningHLS/layer4_hls.c:27) automatically.
@I [XFORM-602] Inlining function 'coshf' into 'calculateLayer4' (DeepLearningHLS/layer4_hls.c:27) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_float_i16' into 'calculateLayer4' (DeepLearningHLS/layer4_hls.c:27) automatically.
@W [SYNCHK-23] r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:262: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 454.762 ; gain = 405.855
@I [XFORM-502] Unrolling all sub-loops inside loop 'J' (DeepLearningHLS/layer4_hls.c:23) in function 'calculateLayer4' for pipelining.
@I [XFORM-501] Unrolling loop 'K' (DeepLearningHLS/layer4_hls.c:24) in function 'calculateLayer4' completely.
@I [XFORM-501] Unrolling loop 'M' (DeepLearningHLS/layer4_hls.c:25) in function 'calculateLayer4' completely.
@I [XFORM-102] Automatically partitioning small array 'pp.V' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:258) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'pps.V' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:266) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'pp.V' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:258) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'pps.V' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:266) completely based on array size.
@I [XFORM-101] Partitioning array 'pp.V' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:258) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pps.V' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:266) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pp.V' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:258) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pps.V' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:266) in dimension 1 completely.
@I [XFORM-602] Inlining function 'hls::big_mult<42, 35>' into 'hls::big_mult<42, 7, 35, 1>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:359) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned char, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned char, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51) automatically.
@I [XFORM-602] Inlining function 'hls::big_mult<35, 35>' into 'hls::big_mult<35, 0, 35, 0>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:359) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cordic::hyperb_range_redux<7, 12, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1152) automatically.
@I [XFORM-602] Inlining function 'hls::big_mult<42, 7, 35, 1>' into 'hls::cordic::hyperb_range_redux<7, 12, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1171) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_double_i8' into 'hls::cordic::hyperb_range_redux<7, 12, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173) automatically.
@I [XFORM-602] Inlining function 'hls::big_mult<35, 0, 35, 0>' into 'hls::cordic::hyperb_range_redux<7, 12, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1184) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368) automatically.
@I [XFORM-602] Inlining function 'hls::cordic::hyperb_range_redux<7, 12, float>' into 'hls::cordic::sinh_cosh_range_redux_cordic' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210) automatically.
@I [XFORM-602] Inlining function 'hls::cordic::addsub<0, 0, ap_fixed<34, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' into 'hls::cordic::sinh_cosh_range_redux_cordic' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:356->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224) automatically.
@I [XFORM-602] Inlining function 'hls::cordic::addsub<0, 0, ap_fixed<34, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' into 'hls::cordic::sinh_cosh_range_redux_cordic' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:367->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::cordic::sinh_cosh_range_redux_cordic' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1266) automatically.
@I [XFORM-602] Inlining function 'hls::cordic::sinhf' into 'hls::sinhf' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls_math.h:655) automatically.
@I [XFORM-602] Inlining function 'hls::sinhf' into 'sinhf' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:86) automatically.
@I [XFORM-602] Inlining function 'hls::cordic::coshf' into 'hls::coshf' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls_math.h:662) automatically.
@I [XFORM-602] Inlining function 'hls::coshf' into 'coshf' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:90) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<unsigned short, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<unsigned short, float>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:48) automatically.
@I [XFORM-602] Inlining function 'sinhf' into 'calculateLayer4' (DeepLearningHLS/layer4_hls.c:27) automatically.
@I [XFORM-602] Inlining function 'coshf' into 'calculateLayer4' (DeepLearningHLS/layer4_hls.c:27) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_float_i16' into 'calculateLayer4' (DeepLearningHLS/layer4_hls.c:27) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1202:8) to (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:335:7) in function 'hls::cordic::sinh_cosh_range_redux_cordic'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225:6) to (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1297:1) in function 'hls::cordic::sinh_cosh_range_redux_cordic'... converting 12 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:261:51) to (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:260:24) in function 'hls::big_mult_v3small<42, 35, 17>'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:261:51) to (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:260:24) in function 'hls::big_mult_v3small<35, 35, 17>'... converting 6 basic blocks.
@I [XFORM-11] Balancing expressions in function 'calculateLayer4' (DeepLearningHLS/layer4_hls.c:9)...25 expression(s) balanced.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 637.035 ; gain = 588.129
@W [XFORM-542] Cannot flatten a loop nest 'I' (DeepLearningHLS/layer4_hls.c:17:26) in function 'calculateLayer4' : 
               the outer loop is not a perfect loop.
@W [XFORM-631] Renaming function 'hls::cordic::sinh_cosh_range_redux_cordic' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:107:20) into sinh_cosh_range_redu.
@W [XFORM-631] Renaming function 'hls::big_mult_v3small<42, 35, 17>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:260:26) into big_mult_v3small.
@W [XFORM-631] Renaming function 'hls::big_mult_v3small<35, 35, 17>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:260:26) into big_mult_v3small.1.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 723.254 ; gain = 674.348
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'calculateLayer4' ...
@W [SYN-103] Legalizing function name 'big_mult_v3small.1' to 'big_mult_v3small_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'big_mult_v3small' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 24.438 seconds; current allocated memory: 649.093 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.192 seconds; current allocated memory: 649.289 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'big_mult_v3small_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.261 seconds; current allocated memory: 649.220 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.189 seconds; current allocated memory: 649.415 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'sinh_cosh_range_redu' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.27 seconds; current allocated memory: 649.346 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.305 seconds; current allocated memory: 649.368 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'calculateLayer4' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-67] Unable to satisfy pipeline directive: subfunction 'sinh_cosh_range_redu' is not pipelined.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.447 seconds; current allocated memory: 648.408 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.41 seconds; current allocated memory: 648.867 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'big_mult_v3small' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'calculateLayer4_mul_42ns_36ns_52_7' to 'calculateLayer4_mbkb' due to the length limit 20
@I [RTGEN-100] Generating core module 'calculateLayer4_mbkb': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'big_mult_v3small'.
@I [HLS-111]  Elapsed time: 0.474 seconds; current allocated memory: 649.054 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'big_mult_v3small_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'calculateLayer4_mul_35ns_36ns_52_6' to 'calculateLayer4_mcud' due to the length limit 20
@I [RTGEN-100] Generating core module 'calculateLayer4_mcud': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'big_mult_v3small_1'.
@I [HLS-111]  Elapsed time: 0.338 seconds; current allocated memory: 649.368 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sinh_cosh_range_redu' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'sinh_cosh_range_redu_hls_cordic_hyperb_t' to 'sinh_cosh_range_rdEe' due to the length limit 20
@I [SYN-210] Renamed object name 'calculateLayer4_faddfsub_32ns_32ns_32_5_full_dsp' to 'calculateLayer4_feOg' due to the length limit 20
@I [SYN-210] Renamed object name 'calculateLayer4_fadd_32ns_32ns_32_5_full_dsp' to 'calculateLayer4_ffYi' due to the length limit 20
@I [SYN-210] Renamed object name 'calculateLayer4_fmul_32ns_32ns_32_4_max_dsp' to 'calculateLayer4_fg8j' due to the length limit 20
@I [SYN-210] Renamed object name 'calculateLayer4_sitofp_64s_32_6' to 'calculateLayer4_shbi' due to the length limit 20
@I [SYN-210] Renamed object name 'calculateLayer4_sitodp_32ns_64_6' to 'calculateLayer4_sibs' due to the length limit 20
@I [RTGEN-100] Generating core module 'calculateLayer4_feOg': 1 instance(s).
@I [RTGEN-100] Generating core module 'calculateLayer4_ffYi': 1 instance(s).
@I [RTGEN-100] Generating core module 'calculateLayer4_fg8j': 4 instance(s).
@I [RTGEN-100] Generating core module 'calculateLayer4_shbi': 2 instance(s).
@I [RTGEN-100] Generating core module 'calculateLayer4_sibs': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'sinh_cosh_range_redu'.
@I [HLS-111]  Elapsed time: 0.364 seconds; current allocated memory: 650.527 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'calculateLayer4' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_hls' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_hls' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU_hls' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'calculateLayer4' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'calculateLayer4_fdiv_32ns_32ns_32_16' to 'calculateLayer4_fjbC' due to the length limit 20
@I [SYN-210] Renamed object name 'calculateLayer4_fptrunc_64ns_32_1' to 'calculateLayer4_fkbM' due to the length limit 20
@I [SYN-210] Renamed object name 'calculateLayer4_dmul_64ns_64ns_64_6_max_dsp' to 'calculateLayer4_dlbW' due to the length limit 20
@W [RTGEN-101] RTL name 'calculateLayer4_sibs' is changed to 'calculateLayer4_sibs_x' due to conflict.
@I [SYN-210] Renamed object name 'calculateLayer4_mul_mul_16ns_16ns_24_1' to 'calculateLayer4_mmb6' due to the length limit 20
@I [RTGEN-100] Generating core module 'calculateLayer4_dlbW': 1 instance(s).
@I [RTGEN-100] Generating core module 'calculateLayer4_fjbC': 1 instance(s).
@I [RTGEN-100] Generating core module 'calculateLayer4_fkbM': 1 instance(s).
@I [RTGEN-100] Generating core module 'calculateLayer4_mmb6': 25 instance(s).
@I [RTGEN-100] Generating core module 'calculateLayer4_sibs': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'calculateLayer4'.
@I [HLS-111]  Elapsed time: 0.61 seconds; current allocated memory: 653.157 MB.
@I [RTMG-282] Generating pipelined core: 'calculateLayer4_mbkb_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'calculateLayer4_mcud_MulnS_1'
@I [RTMG-279] Implementing memory 'sinh_cosh_range_rdEe_rom' using auto ROMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 723.770 ; gain = 674.863
@I [SYSC-301] Generating SystemC RTL for calculateLayer4.
@I [VHDL-304] Generating VHDL RTL for calculateLayer4.
@I [VLOG-307] Generating Verilog RTL for calculateLayer4.
@I [HLS-112] Total elapsed time: 30.087 seconds; peak allocated memory: 653.157 MB.
