// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "03/01/2019 19:36:23"

// 
// Device: Altera 10M50DAF484I7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module QPSKcodedecode (
	data_in,
	clk,
	en,
	rst,
	sel,
	data_out,
	reset_n,
	ast_sink_error,
	data_0,
	data_1,
	fcos_out,
	fsin_o,
	fsin_out,
	LPM1,
	LPM2);
output 	data_in;
input 	clk;
input 	en;
input 	rst;
input 	sel;
output 	data_out;
input 	reset_n;
input 	[1:0] ast_sink_error;
output 	data_0;
output 	data_1;
output 	[11:0] fcos_out;
output 	[11:0] fsin_o;
output 	[11:0] fsin_out;
output 	[23:0] LPM1;
output 	[23:0] LPM2;

// Design Ports Information
// data_in	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_error[1]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_0	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_1	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[11]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[10]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[9]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[8]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[7]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[6]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[4]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[3]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[2]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[1]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fcos_out[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[11]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[10]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[8]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[7]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[6]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[3]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[2]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[1]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_o[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[11]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[10]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[9]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[8]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[7]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[6]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[5]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[4]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[2]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[1]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsin_out[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[23]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[22]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[21]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[20]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[19]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[18]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[17]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[16]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[14]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[12]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[11]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[10]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[9]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[8]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[7]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[6]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[5]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[4]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[2]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM1[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[23]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[22]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[21]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[20]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[19]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[18]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[17]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[16]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[15]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[14]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[13]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[12]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[11]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[10]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[9]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[8]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[7]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[4]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[3]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[2]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LPM2[0]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_error[0]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~0 ;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~1 ;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~2 ;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~3 ;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~4 ;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~5 ;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~6 ;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~7 ;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~8 ;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~9 ;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~10 ;
wire \inst4|lpm_mult_component|auto_generated|mac_out2~11 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~0 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~1 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~2 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~3 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~4 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~5 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~6 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~7 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~8 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~9 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~10 ;
wire \inst9|lpm_mult_component|auto_generated|mac_out2~11 ;
wire \ast_sink_error[1]~input_o ;
wire \ast_sink_error[0]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \data_in~output_o ;
wire \data_out~output_o ;
wire \data_0~output_o ;
wire \data_1~output_o ;
wire \fcos_out[11]~output_o ;
wire \fcos_out[10]~output_o ;
wire \fcos_out[9]~output_o ;
wire \fcos_out[8]~output_o ;
wire \fcos_out[7]~output_o ;
wire \fcos_out[6]~output_o ;
wire \fcos_out[5]~output_o ;
wire \fcos_out[4]~output_o ;
wire \fcos_out[3]~output_o ;
wire \fcos_out[2]~output_o ;
wire \fcos_out[1]~output_o ;
wire \fcos_out[0]~output_o ;
wire \fsin_o[11]~output_o ;
wire \fsin_o[10]~output_o ;
wire \fsin_o[9]~output_o ;
wire \fsin_o[8]~output_o ;
wire \fsin_o[7]~output_o ;
wire \fsin_o[6]~output_o ;
wire \fsin_o[5]~output_o ;
wire \fsin_o[4]~output_o ;
wire \fsin_o[3]~output_o ;
wire \fsin_o[2]~output_o ;
wire \fsin_o[1]~output_o ;
wire \fsin_o[0]~output_o ;
wire \fsin_out[11]~output_o ;
wire \fsin_out[10]~output_o ;
wire \fsin_out[9]~output_o ;
wire \fsin_out[8]~output_o ;
wire \fsin_out[7]~output_o ;
wire \fsin_out[6]~output_o ;
wire \fsin_out[5]~output_o ;
wire \fsin_out[4]~output_o ;
wire \fsin_out[3]~output_o ;
wire \fsin_out[2]~output_o ;
wire \fsin_out[1]~output_o ;
wire \fsin_out[0]~output_o ;
wire \LPM1[23]~output_o ;
wire \LPM1[22]~output_o ;
wire \LPM1[21]~output_o ;
wire \LPM1[20]~output_o ;
wire \LPM1[19]~output_o ;
wire \LPM1[18]~output_o ;
wire \LPM1[17]~output_o ;
wire \LPM1[16]~output_o ;
wire \LPM1[15]~output_o ;
wire \LPM1[14]~output_o ;
wire \LPM1[13]~output_o ;
wire \LPM1[12]~output_o ;
wire \LPM1[11]~output_o ;
wire \LPM1[10]~output_o ;
wire \LPM1[9]~output_o ;
wire \LPM1[8]~output_o ;
wire \LPM1[7]~output_o ;
wire \LPM1[6]~output_o ;
wire \LPM1[5]~output_o ;
wire \LPM1[4]~output_o ;
wire \LPM1[3]~output_o ;
wire \LPM1[2]~output_o ;
wire \LPM1[1]~output_o ;
wire \LPM1[0]~output_o ;
wire \LPM2[23]~output_o ;
wire \LPM2[22]~output_o ;
wire \LPM2[21]~output_o ;
wire \LPM2[20]~output_o ;
wire \LPM2[19]~output_o ;
wire \LPM2[18]~output_o ;
wire \LPM2[17]~output_o ;
wire \LPM2[16]~output_o ;
wire \LPM2[15]~output_o ;
wire \LPM2[14]~output_o ;
wire \LPM2[13]~output_o ;
wire \LPM2[12]~output_o ;
wire \LPM2[11]~output_o ;
wire \LPM2[10]~output_o ;
wire \LPM2[9]~output_o ;
wire \LPM2[8]~output_o ;
wire \LPM2[7]~output_o ;
wire \LPM2[6]~output_o ;
wire \LPM2[5]~output_o ;
wire \LPM2[4]~output_o ;
wire \LPM2[3]~output_o ;
wire \LPM2[2]~output_o ;
wire \LPM2[1]~output_o ;
wire \LPM2[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst3|f_buff~feeder_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \en~input_o ;
wire \inst3|f_buff~q ;
wire \inst2|shift_re[0]~0_combout ;
wire \inst2|shift_re[1]~2_combout ;
wire \inst2|shift_re[2]~1_combout ;
wire \sel~input_o ;
wire \inst1|shift_reg~0_combout ;
wire \inst1|shift_reg[1]~feeder_combout ;
wire \inst1|shift_reg[2]~feeder_combout ;
wire \inst1|shift_reg[3]~feeder_combout ;
wire \inst1|shift_reg[4]~feeder_combout ;
wire \inst1|shift_reg[5]~feeder_combout ;
wire \inst1|shift_reg[6]~feeder_combout ;
wire \inst1|shift_reg[7]~feeder_combout ;
wire \inst1|shift_reg[8]~feeder_combout ;
wire \inst1|shift_reg[9]~feeder_combout ;
wire \inst1|shift_reg[10]~feeder_combout ;
wire \inst1|shift_reg[11]~feeder_combout ;
wire \inst|data~0_combout ;
wire \reset_n~input_o ;
wire \inst11|nco_ii_0|ux000|phi_int_arr_reg~0_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32_combout ;
wire \reset_n~inputclkctrl_outclk ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~33 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~35 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~37 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~39 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~41 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~43 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~45 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~47 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~49 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~51 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~53 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~55 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~57 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~59 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~61 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~63 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~65 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~67 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~69 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~3_combout ;
wire \inst11|nco_ii_0|ux123|data_out[10]~1_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~2_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~1_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~16_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~15_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~14_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~13_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~12_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~11_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~10_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~9_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~8_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~7_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~6_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~5_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~4_combout ;
wire \inst11|nco_ii_0|ux001|Add0~0_combout ;
wire \inst11|nco_ii_0|ux001|Add0~1_combout ;
wire \inst11|nco_ii_0|ux001|Add0~2_combout ;
wire \inst11|nco_ii_0|ux001|lsfr_reg~0_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~14_cout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~16_cout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~18_cout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~20_cout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~22_cout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[5]~23_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~0_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~0_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~71 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[5]~24 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[6]~25_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~1_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~1_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~73 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[6]~26 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[7]~27_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~2_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~2_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~75 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[7]~28 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[8]~29_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~3_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~3_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~77 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[8]~30 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[9]~31_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~4_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~4_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~79 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[9]~32 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[10]~33_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~5_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~5_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~81 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[10]~34 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[11]~35_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~6_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~6_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~83 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[11]~36 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[12]~37_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~7_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~7_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~85 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[12]~38 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[13]~39_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~8_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~8_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~87 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[13]~40 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[14]~41_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~9_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~9_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~89 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[14]~42 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[15]~43_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~10_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~feeder_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~10_combout ;
wire \inst11|nco_ii_0|ux004|phi_mod_int_reg~1_combout ;
wire \inst11|nco_ii_0|ux004|phi_mod_int_reg[1][12]~q ;
wire \inst11|nco_ii_0|ux004|phi_mod_int_reg~0_combout ;
wire \inst11|nco_ii_0|ux004|phi_mod_int_reg[2][12]~q ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~91 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[15]~44 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[16]~45_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~11_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~2_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~11_combout ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~93 ;
wire \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94_combout ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[16]~46 ;
wire \inst11|nco_ii_0|ux002|phi_dither_out_w[17]~47_combout ;
wire \inst11|nco_ii_0|ux002|dxxpdo~12_combout ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~3 ;
wire \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~4_combout ;
wire \inst11|nco_ii_0|ux009|rom_add~12_combout ;
wire \inst11|nco_ii_0|ux123|data_out~0_combout ;
wire \inst11|nco_ii_0|ux123|data_out~2_combout ;
wire \inst11|nco_ii_0|ux123|data_out~3_combout ;
wire \inst11|nco_ii_0|ux123|data_out~4_combout ;
wire \inst11|nco_ii_0|ux123|data_out~5_combout ;
wire \inst11|nco_ii_0|ux123|data_out~6_combout ;
wire \inst11|nco_ii_0|ux123|data_out~7_combout ;
wire \inst11|nco_ii_0|ux123|data_out~8_combout ;
wire \inst11|nco_ii_0|ux123|data_out~9_combout ;
wire \inst11|nco_ii_0|ux123|data_out~10_combout ;
wire \inst11|nco_ii_0|ux123|data_out~11_combout ;
wire \inst11|nco_ii_0|ux123|data_out~12_combout ;
wire \inst5|buff~feeder_combout ;
wire \inst7|count[0]~15_combout ;
wire \inst7|count[1]~5_combout ;
wire \inst7|count[1]~6 ;
wire \inst7|count[2]~7_combout ;
wire \inst7|count[2]~8 ;
wire \inst7|count[3]~9_combout ;
wire \inst7|count[3]~10 ;
wire \inst7|count[4]~11_combout ;
wire \inst7|count[4]~12 ;
wire \inst7|count[5]~13_combout ;
wire \inst7|Equal2~0_combout ;
wire \inst7|Equal0~0_combout ;
wire \inst7|buff~0_combout ;
wire \inst7|buff~1_combout ;
wire \inst7|buff~q ;
wire \inst5|buff~q ;
wire \inst8|nco_ii_0|ux000|phi_int_arr_reg~0_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~33 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~35 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~37 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~39 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~41 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~43 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~45 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~47 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~49 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~51 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~53 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~55 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~57 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~59 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~61 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~63 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~65 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~67 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~69 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~16_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~15_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~14_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~13_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~12_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~11_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~10_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~9_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~8_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~7_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~6_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~5_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~4_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~3_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~2_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~1_combout ;
wire \inst8|nco_ii_0|ux001|Add0~0_combout ;
wire \inst8|nco_ii_0|ux001|Add0~1_combout ;
wire \inst8|nco_ii_0|ux001|Add0~2_combout ;
wire \inst8|nco_ii_0|ux001|lsfr_reg~0_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~14_cout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~16_cout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~18_cout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~20_cout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~22_cout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[5]~23_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~0_combout ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~0_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~71 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[5]~24 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[6]~25_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~1_combout ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~1_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~73 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[6]~26 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[7]~27_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~2_combout ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~2_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~75 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[7]~28 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[8]~29_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~3_combout ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~3_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~77 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[8]~30 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[9]~31_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~4_combout ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~4_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~79 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[9]~32 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[10]~33_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~5_combout ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~5_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~81 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[10]~34 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[11]~35_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~6_combout ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~6_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~83 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[11]~36 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[12]~37_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~7_combout ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~7_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~85 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[12]~38 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[13]~39_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~8_combout ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~8_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~87 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[13]~40 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[14]~41_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~9_combout ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~9_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~89 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[14]~42 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[15]~43_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~10_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg~7_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][11]~q ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg~4_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][11]~q ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg~1_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][11]~q ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~3_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~10_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~91 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[15]~44 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[16]~45_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~11_combout ;
wire \inst7|buffer~0_combout ;
wire \inst5|sub_reg0~0_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg~8_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][12]~q ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg~5_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][12]~q ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg~2_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][12]~q ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~4 ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~5_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~11_combout ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~93 ;
wire \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94_combout ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[16]~46 ;
wire \inst8|nco_ii_0|ux002|phi_dither_out_w[17]~47_combout ;
wire \inst8|nco_ii_0|ux002|dxxpdo~12_combout ;
wire \inst5|sub_reg0[13]~feeder_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg~9_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][13]~q ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg~6_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][13]~q ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg~3_combout ;
wire \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~q ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~6 ;
wire \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~7_combout ;
wire \inst8|nco_ii_0|ux009|rom_add~12_combout ;
wire \inst8|nco_ii_0|ux123|data_out~0_combout ;
wire \inst8|nco_ii_0|ux123|data_out[11]~_Duplicate_2_q ;
wire \inst8|nco_ii_0|ux123|data_out~1_combout ;
wire \inst8|nco_ii_0|ux123|data_out[10]~_Duplicate_2_q ;
wire \inst8|nco_ii_0|ux123|data_out~2_combout ;
wire \inst8|nco_ii_0|ux123|data_out[9]~_Duplicate_2_q ;
wire \inst8|nco_ii_0|ux123|data_out~3_combout ;
wire \inst8|nco_ii_0|ux123|data_out[8]~_Duplicate_2_q ;
wire \inst8|nco_ii_0|ux123|data_out~4_combout ;
wire \inst8|nco_ii_0|ux123|data_out[7]~_Duplicate_2_q ;
wire \inst8|nco_ii_0|ux123|data_out~5_combout ;
wire \inst8|nco_ii_0|ux123|data_out[6]~_Duplicate_2_q ;
wire \inst8|nco_ii_0|ux123|data_out~6_combout ;
wire \inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2feeder_combout ;
wire \inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2_q ;
wire \inst8|nco_ii_0|ux123|data_out~7_combout ;
wire \inst8|nco_ii_0|ux123|data_out[4]~_Duplicate_2_q ;
wire \inst8|nco_ii_0|ux123|data_out~8_combout ;
wire \inst8|nco_ii_0|ux123|data_out[3]~_Duplicate_2_q ;
wire \inst8|nco_ii_0|ux123|data_out~9_combout ;
wire \inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2feeder_combout ;
wire \inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2_q ;
wire \inst8|nco_ii_0|ux123|data_out~10_combout ;
wire \inst8|nco_ii_0|ux123|data_out[1]~_Duplicate_2_q ;
wire \inst8|nco_ii_0|ux123|data_out~11_combout ;
wire \inst8|nco_ii_0|ux123|data_out[0]~_Duplicate_2_q ;
wire \inst11|nco_ii_0|ux122|data_out~0_combout ;
wire \inst11|nco_ii_0|ux122|data_out~1_combout ;
wire \inst11|nco_ii_0|ux122|data_out~2_combout ;
wire \inst11|nco_ii_0|ux122|data_out~3_combout ;
wire \inst11|nco_ii_0|ux122|data_out~4_combout ;
wire \inst11|nco_ii_0|ux122|data_out~5_combout ;
wire \inst11|nco_ii_0|ux122|data_out~6_combout ;
wire \inst11|nco_ii_0|ux122|data_out~7_combout ;
wire \inst11|nco_ii_0|ux122|data_out~8_combout ;
wire \inst11|nco_ii_0|ux122|data_out~9_combout ;
wire \inst11|nco_ii_0|ux122|data_out~10_combout ;
wire \inst11|nco_ii_0|ux122|data_out~11_combout ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~dataout ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~0 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~1 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~2 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~3 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~4 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~5 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~6 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~7 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~8 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~9 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~10 ;
wire \inst4|lpm_mult_component|auto_generated|mac_mult1~11 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~dataout ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~0 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~1 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~2 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~3 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~4 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~5 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~6 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~7 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~8 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~9 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~10 ;
wire \inst9|lpm_mult_component|auto_generated|mac_mult1~11 ;
wire [11:0] \inst1|shift_reg ;
wire [5:0] \inst7|count ;
wire [23:0] \inst9|lpm_mult_component|auto_generated|result ;
wire [23:0] \inst4|lpm_mult_component|auto_generated|result ;
wire [13:0] \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe ;
wire [11:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a ;
wire [11:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a ;
wire [13:0] \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe ;
wire [12:0] \inst8|nco_ii_0|ux009|rom_add ;
wire [11:0] \inst11|nco_ii_0|ux123|data_out ;
wire [11:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a ;
wire [17:0] \inst11|nco_ii_0|ux002|phi_dither_out_w ;
wire [17:0] \inst8|nco_ii_0|ux002|phi_dither_out_w ;
wire [3:0] \inst11|nco_ii_0|ux001|dxxrv ;
wire [31:0] \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe ;
wire [31:0] \inst11|nco_ii_0|ux000|phi_int_arr_reg ;
wire [3:0] \inst8|nco_ii_0|ux001|dxxrv ;
wire [31:0] \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe ;
wire [11:0] \inst11|nco_ii_0|ux122|data_out ;
wire [15:0] \inst11|nco_ii_0|ux001|lsfr_reg ;
wire [15:0] \inst8|nco_ii_0|ux001|lsfr_reg ;
wire [2:0] \inst2|shift_re ;
wire [12:0] \inst11|nco_ii_0|ux009|rom_add ;
wire [17:0] \inst11|nco_ii_0|ux002|dxxpdo ;
wire [17:0] \inst8|nco_ii_0|ux002|dxxpdo ;
wire [31:0] \inst8|nco_ii_0|ux000|phi_int_arr_reg ;
wire [13:0] \inst5|sub_reg0 ;
wire [1:0] \inst7|buffer ;

wire [35:0] \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus ;

assign \inst4|lpm_mult_component|auto_generated|mac_out2~0  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst4|lpm_mult_component|auto_generated|mac_out2~1  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst4|lpm_mult_component|auto_generated|mac_out2~2  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst4|lpm_mult_component|auto_generated|mac_out2~3  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst4|lpm_mult_component|auto_generated|mac_out2~4  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst4|lpm_mult_component|auto_generated|mac_out2~5  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst4|lpm_mult_component|auto_generated|mac_out2~6  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst4|lpm_mult_component|auto_generated|mac_out2~7  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst4|lpm_mult_component|auto_generated|mac_out2~8  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst4|lpm_mult_component|auto_generated|mac_out2~9  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst4|lpm_mult_component|auto_generated|mac_out2~10  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst4|lpm_mult_component|auto_generated|mac_out2~11  = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst4|lpm_mult_component|auto_generated|result [0] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst4|lpm_mult_component|auto_generated|result [1] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst4|lpm_mult_component|auto_generated|result [2] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst4|lpm_mult_component|auto_generated|result [3] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst4|lpm_mult_component|auto_generated|result [4] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst4|lpm_mult_component|auto_generated|result [5] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst4|lpm_mult_component|auto_generated|result [6] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst4|lpm_mult_component|auto_generated|result [7] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst4|lpm_mult_component|auto_generated|result [8] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst4|lpm_mult_component|auto_generated|result [9] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst4|lpm_mult_component|auto_generated|result [10] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst4|lpm_mult_component|auto_generated|result [11] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst4|lpm_mult_component|auto_generated|result [12] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst4|lpm_mult_component|auto_generated|result [13] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst4|lpm_mult_component|auto_generated|result [14] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst4|lpm_mult_component|auto_generated|result [15] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst4|lpm_mult_component|auto_generated|result [16] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst4|lpm_mult_component|auto_generated|result [17] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst4|lpm_mult_component|auto_generated|result [18] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst4|lpm_mult_component|auto_generated|result [19] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst4|lpm_mult_component|auto_generated|result [20] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst4|lpm_mult_component|auto_generated|result [21] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst4|lpm_mult_component|auto_generated|result [22] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst4|lpm_mult_component|auto_generated|result [23] = \inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst9|lpm_mult_component|auto_generated|mac_out2~0  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst9|lpm_mult_component|auto_generated|mac_out2~1  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst9|lpm_mult_component|auto_generated|mac_out2~2  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst9|lpm_mult_component|auto_generated|mac_out2~3  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst9|lpm_mult_component|auto_generated|mac_out2~4  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst9|lpm_mult_component|auto_generated|mac_out2~5  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst9|lpm_mult_component|auto_generated|mac_out2~6  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst9|lpm_mult_component|auto_generated|mac_out2~7  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst9|lpm_mult_component|auto_generated|mac_out2~8  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst9|lpm_mult_component|auto_generated|mac_out2~9  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst9|lpm_mult_component|auto_generated|mac_out2~10  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst9|lpm_mult_component|auto_generated|mac_out2~11  = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst9|lpm_mult_component|auto_generated|result [0] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst9|lpm_mult_component|auto_generated|result [1] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst9|lpm_mult_component|auto_generated|result [2] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst9|lpm_mult_component|auto_generated|result [3] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst9|lpm_mult_component|auto_generated|result [4] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst9|lpm_mult_component|auto_generated|result [5] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst9|lpm_mult_component|auto_generated|result [6] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst9|lpm_mult_component|auto_generated|result [7] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst9|lpm_mult_component|auto_generated|result [8] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst9|lpm_mult_component|auto_generated|result [9] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst9|lpm_mult_component|auto_generated|result [10] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst9|lpm_mult_component|auto_generated|result [11] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst9|lpm_mult_component|auto_generated|result [12] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst9|lpm_mult_component|auto_generated|result [13] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst9|lpm_mult_component|auto_generated|result [14] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst9|lpm_mult_component|auto_generated|result [15] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst9|lpm_mult_component|auto_generated|result [16] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst9|lpm_mult_component|auto_generated|result [17] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst9|lpm_mult_component|auto_generated|result [18] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst9|lpm_mult_component|auto_generated|result [19] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst9|lpm_mult_component|auto_generated|result [20] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst9|lpm_mult_component|auto_generated|result [21] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst9|lpm_mult_component|auto_generated|result [22] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst9|lpm_mult_component|auto_generated|result [23] = \inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [11] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [10] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [9] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [8] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [7] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [6] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [5] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [4] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [3] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [2] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [1] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [0] = \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [11] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [10] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [9] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [8] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [7] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [6] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [5] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [4] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [3] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [2] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [1] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [0] = \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [11] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [10] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [9] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [8] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [7] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [6] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [5] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [4] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [3] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [2] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [1] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [0] = \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst4|lpm_mult_component|auto_generated|mac_mult1~0  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~1  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~2  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~3  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~4  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~5  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~6  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~7  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~8  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~9  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~10  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~11  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~dataout  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23  = \inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst9|lpm_mult_component|auto_generated|mac_mult1~0  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~1  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~2  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~3  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~4  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~5  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~6  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~7  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~8  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~9  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~10  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~11  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~dataout  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23  = \inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: LCCOMB_X44_Y52_N4
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \data_in~output (
	.i(\inst|data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in~output .bus_hold = "false";
defparam \data_in~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N30
fiftyfivenm_io_obuf \data_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out~output .bus_hold = "false";
defparam \data_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \data_0~output (
	.i(!\inst1|shift_reg [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_0~output_o ),
	.obar());
// synopsys translate_off
defparam \data_0~output .bus_hold = "false";
defparam \data_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \data_1~output (
	.i(!\inst2|shift_re [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_1~output_o ),
	.obar());
// synopsys translate_off
defparam \data_1~output .bus_hold = "false";
defparam \data_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \fcos_out[11]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[11]~output .bus_hold = "false";
defparam \fcos_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N23
fiftyfivenm_io_obuf \fcos_out[10]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[10]~output .bus_hold = "false";
defparam \fcos_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \fcos_out[9]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[9]~output .bus_hold = "false";
defparam \fcos_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \fcos_out[8]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[8]~output .bus_hold = "false";
defparam \fcos_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \fcos_out[7]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[7]~output .bus_hold = "false";
defparam \fcos_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \fcos_out[6]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[6]~output .bus_hold = "false";
defparam \fcos_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \fcos_out[5]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[5]~output .bus_hold = "false";
defparam \fcos_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \fcos_out[4]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[4]~output .bus_hold = "false";
defparam \fcos_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \fcos_out[3]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[3]~output .bus_hold = "false";
defparam \fcos_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \fcos_out[2]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[2]~output .bus_hold = "false";
defparam \fcos_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N2
fiftyfivenm_io_obuf \fcos_out[1]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[1]~output .bus_hold = "false";
defparam \fcos_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \fcos_out[0]~output (
	.i(\inst11|nco_ii_0|ux123|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fcos_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \fcos_out[0]~output .bus_hold = "false";
defparam \fcos_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \fsin_o[11]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[11]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[11]~output .bus_hold = "false";
defparam \fsin_o[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \fsin_o[10]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[10]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[10]~output .bus_hold = "false";
defparam \fsin_o[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \fsin_o[9]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[9]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[9]~output .bus_hold = "false";
defparam \fsin_o[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \fsin_o[8]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[8]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[8]~output .bus_hold = "false";
defparam \fsin_o[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N9
fiftyfivenm_io_obuf \fsin_o[7]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[7]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[7]~output .bus_hold = "false";
defparam \fsin_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \fsin_o[6]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[6]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[6]~output .bus_hold = "false";
defparam \fsin_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \fsin_o[5]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[5]~output .bus_hold = "false";
defparam \fsin_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \fsin_o[4]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[4]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[4]~output .bus_hold = "false";
defparam \fsin_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N16
fiftyfivenm_io_obuf \fsin_o[3]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[3]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[3]~output .bus_hold = "false";
defparam \fsin_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \fsin_o[2]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[2]~output .bus_hold = "false";
defparam \fsin_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \fsin_o[1]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[1]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[1]~output .bus_hold = "false";
defparam \fsin_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N30
fiftyfivenm_io_obuf \fsin_o[0]~output (
	.i(\inst8|nco_ii_0|ux123|data_out[0]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_o[0]~output .bus_hold = "false";
defparam \fsin_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N30
fiftyfivenm_io_obuf \fsin_out[11]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[11]~output .bus_hold = "false";
defparam \fsin_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \fsin_out[10]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[10]~output .bus_hold = "false";
defparam \fsin_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N2
fiftyfivenm_io_obuf \fsin_out[9]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[9]~output .bus_hold = "false";
defparam \fsin_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \fsin_out[8]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[8]~output .bus_hold = "false";
defparam \fsin_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N16
fiftyfivenm_io_obuf \fsin_out[7]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[7]~output .bus_hold = "false";
defparam \fsin_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \fsin_out[6]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[6]~output .bus_hold = "false";
defparam \fsin_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N9
fiftyfivenm_io_obuf \fsin_out[5]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[5]~output .bus_hold = "false";
defparam \fsin_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N16
fiftyfivenm_io_obuf \fsin_out[4]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[4]~output .bus_hold = "false";
defparam \fsin_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \fsin_out[3]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[3]~output .bus_hold = "false";
defparam \fsin_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \fsin_out[2]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[2]~output .bus_hold = "false";
defparam \fsin_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \fsin_out[1]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[1]~output .bus_hold = "false";
defparam \fsin_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N23
fiftyfivenm_io_obuf \fsin_out[0]~output (
	.i(\inst11|nco_ii_0|ux122|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsin_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsin_out[0]~output .bus_hold = "false";
defparam \fsin_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \LPM1[23]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[23]~output .bus_hold = "false";
defparam \LPM1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LPM1[22]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[22]~output .bus_hold = "false";
defparam \LPM1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LPM1[21]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[21]~output .bus_hold = "false";
defparam \LPM1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \LPM1[20]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[20]~output .bus_hold = "false";
defparam \LPM1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LPM1[19]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[19]~output .bus_hold = "false";
defparam \LPM1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N30
fiftyfivenm_io_obuf \LPM1[18]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[18]~output .bus_hold = "false";
defparam \LPM1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \LPM1[17]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[17]~output .bus_hold = "false";
defparam \LPM1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N2
fiftyfivenm_io_obuf \LPM1[16]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[16]~output .bus_hold = "false";
defparam \LPM1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \LPM1[15]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[15]~output .bus_hold = "false";
defparam \LPM1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \LPM1[14]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[14]~output .bus_hold = "false";
defparam \LPM1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LPM1[13]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[13]~output .bus_hold = "false";
defparam \LPM1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \LPM1[12]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[12]~output .bus_hold = "false";
defparam \LPM1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \LPM1[11]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[11]~output .bus_hold = "false";
defparam \LPM1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \LPM1[10]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[10]~output .bus_hold = "false";
defparam \LPM1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N23
fiftyfivenm_io_obuf \LPM1[9]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[9]~output .bus_hold = "false";
defparam \LPM1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N2
fiftyfivenm_io_obuf \LPM1[8]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[8]~output .bus_hold = "false";
defparam \LPM1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \LPM1[7]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[7]~output .bus_hold = "false";
defparam \LPM1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \LPM1[6]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[6]~output .bus_hold = "false";
defparam \LPM1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N2
fiftyfivenm_io_obuf \LPM1[5]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[5]~output .bus_hold = "false";
defparam \LPM1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \LPM1[4]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[4]~output .bus_hold = "false";
defparam \LPM1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LPM1[3]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[3]~output .bus_hold = "false";
defparam \LPM1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \LPM1[2]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[2]~output .bus_hold = "false";
defparam \LPM1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \LPM1[1]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[1]~output .bus_hold = "false";
defparam \LPM1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LPM1[0]~output (
	.i(\inst4|lpm_mult_component|auto_generated|result [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM1[0]~output .bus_hold = "false";
defparam \LPM1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N16
fiftyfivenm_io_obuf \LPM2[23]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[23]~output .bus_hold = "false";
defparam \LPM2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \LPM2[22]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[22]~output .bus_hold = "false";
defparam \LPM2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \LPM2[21]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[21]~output .bus_hold = "false";
defparam \LPM2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N23
fiftyfivenm_io_obuf \LPM2[20]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[20]~output .bus_hold = "false";
defparam \LPM2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \LPM2[19]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[19]~output .bus_hold = "false";
defparam \LPM2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \LPM2[18]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[18]~output .bus_hold = "false";
defparam \LPM2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \LPM2[17]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[17]~output .bus_hold = "false";
defparam \LPM2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \LPM2[16]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[16]~output .bus_hold = "false";
defparam \LPM2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \LPM2[15]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[15]~output .bus_hold = "false";
defparam \LPM2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N23
fiftyfivenm_io_obuf \LPM2[14]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[14]~output .bus_hold = "false";
defparam \LPM2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \LPM2[13]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[13]~output .bus_hold = "false";
defparam \LPM2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \LPM2[12]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[12]~output .bus_hold = "false";
defparam \LPM2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \LPM2[11]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[11]~output .bus_hold = "false";
defparam \LPM2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N16
fiftyfivenm_io_obuf \LPM2[10]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[10]~output .bus_hold = "false";
defparam \LPM2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N23
fiftyfivenm_io_obuf \LPM2[9]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[9]~output .bus_hold = "false";
defparam \LPM2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \LPM2[8]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[8]~output .bus_hold = "false";
defparam \LPM2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \LPM2[7]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[7]~output .bus_hold = "false";
defparam \LPM2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \LPM2[6]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[6]~output .bus_hold = "false";
defparam \LPM2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \LPM2[5]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[5]~output .bus_hold = "false";
defparam \LPM2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \LPM2[4]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[4]~output .bus_hold = "false";
defparam \LPM2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \LPM2[3]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[3]~output .bus_hold = "false";
defparam \LPM2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \LPM2[2]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[2]~output .bus_hold = "false";
defparam \LPM2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \LPM2[1]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[1]~output .bus_hold = "false";
defparam \LPM2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \LPM2[0]~output (
	.i(\inst9|lpm_mult_component|auto_generated|result [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LPM2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LPM2[0]~output .bus_hold = "false";
defparam \LPM2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
fiftyfivenm_lcell_comb \inst3|f_buff~feeder (
// Equation(s):
// \inst3|f_buff~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|f_buff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|f_buff~feeder .lut_mask = 16'hFFFF;
defparam \inst3|f_buff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X78_Y42_N15
fiftyfivenm_io_ibuf \en~input (
	.i(en),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\en~input_o ));
// synopsys translate_off
defparam \en~input .bus_hold = "false";
defparam \en~input .listen_to_nsleep_signal = "false";
defparam \en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y33_N29
dffeas \inst3|f_buff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|f_buff~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|f_buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|f_buff .is_wysiwyg = "true";
defparam \inst3|f_buff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
fiftyfivenm_lcell_comb \inst2|shift_re[0]~0 (
// Equation(s):
// \inst2|shift_re[0]~0_combout  = \inst2|shift_re [0] $ (((\inst3|f_buff~q  & !\inst2|shift_re [2])))

	.dataa(\inst3|f_buff~q ),
	.datab(\inst2|shift_re [2]),
	.datac(\inst2|shift_re [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|shift_re[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|shift_re[0]~0 .lut_mask = 16'hD2D2;
defparam \inst2|shift_re[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N9
dffeas \inst2|shift_re[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|shift_re[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|shift_re [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|shift_re[0] .is_wysiwyg = "true";
defparam \inst2|shift_re[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
fiftyfivenm_lcell_comb \inst2|shift_re[1]~2 (
// Equation(s):
// \inst2|shift_re[1]~2_combout  = !\inst2|shift_re [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|shift_re [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|shift_re[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|shift_re[1]~2 .lut_mask = 16'h0F0F;
defparam \inst2|shift_re[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N5
dffeas \inst2|shift_re[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|shift_re[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|shift_re [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|shift_re[1] .is_wysiwyg = "true";
defparam \inst2|shift_re[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N16
fiftyfivenm_lcell_comb \inst2|shift_re[2]~1 (
// Equation(s):
// \inst2|shift_re[2]~1_combout  = !\inst2|shift_re [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|shift_re [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|shift_re[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|shift_re[2]~1 .lut_mask = 16'h0F0F;
defparam \inst2|shift_re[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N17
dffeas \inst2|shift_re[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|shift_re[2]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|shift_re [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|shift_re[2] .is_wysiwyg = "true";
defparam \inst2|shift_re[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \sel~input (
	.i(sel),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sel~input_o ));
// synopsys translate_off
defparam \sel~input .bus_hold = "false";
defparam \sel~input .listen_to_nsleep_signal = "false";
defparam \sel~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N2
fiftyfivenm_lcell_comb \inst1|shift_reg~0 (
// Equation(s):
// \inst1|shift_reg~0_combout  = \inst1|shift_reg [11] $ (\inst1|shift_reg [3] $ (\inst1|shift_reg [0] $ (!\inst1|shift_reg [5])))

	.dataa(\inst1|shift_reg [11]),
	.datab(\inst1|shift_reg [3]),
	.datac(\inst1|shift_reg [0]),
	.datad(\inst1|shift_reg [5]),
	.cin(gnd),
	.combout(\inst1|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~0 .lut_mask = 16'h9669;
defparam \inst1|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N3
dffeas \inst1|shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[0] .is_wysiwyg = "true";
defparam \inst1|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
fiftyfivenm_lcell_comb \inst1|shift_reg[1]~feeder (
// Equation(s):
// \inst1|shift_reg[1]~feeder_combout  = \inst1|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|shift_reg [0]),
	.cin(gnd),
	.combout(\inst1|shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N1
dffeas \inst1|shift_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[1] .is_wysiwyg = "true";
defparam \inst1|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
fiftyfivenm_lcell_comb \inst1|shift_reg[2]~feeder (
// Equation(s):
// \inst1|shift_reg[2]~feeder_combout  = \inst1|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|shift_reg [1]),
	.cin(gnd),
	.combout(\inst1|shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N11
dffeas \inst1|shift_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[2] .is_wysiwyg = "true";
defparam \inst1|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
fiftyfivenm_lcell_comb \inst1|shift_reg[3]~feeder (
// Equation(s):
// \inst1|shift_reg[3]~feeder_combout  = \inst1|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|shift_reg [2]),
	.cin(gnd),
	.combout(\inst1|shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N25
dffeas \inst1|shift_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[3] .is_wysiwyg = "true";
defparam \inst1|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
fiftyfivenm_lcell_comb \inst1|shift_reg[4]~feeder (
// Equation(s):
// \inst1|shift_reg[4]~feeder_combout  = \inst1|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|shift_reg [3]),
	.cin(gnd),
	.combout(\inst1|shift_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|shift_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N27
dffeas \inst1|shift_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[4] .is_wysiwyg = "true";
defparam \inst1|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
fiftyfivenm_lcell_comb \inst1|shift_reg[5]~feeder (
// Equation(s):
// \inst1|shift_reg[5]~feeder_combout  = \inst1|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|shift_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N13
dffeas \inst1|shift_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[5] .is_wysiwyg = "true";
defparam \inst1|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N14
fiftyfivenm_lcell_comb \inst1|shift_reg[6]~feeder (
// Equation(s):
// \inst1|shift_reg[6]~feeder_combout  = \inst1|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|shift_reg [5]),
	.cin(gnd),
	.combout(\inst1|shift_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|shift_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N15
dffeas \inst1|shift_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[6] .is_wysiwyg = "true";
defparam \inst1|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
fiftyfivenm_lcell_comb \inst1|shift_reg[7]~feeder (
// Equation(s):
// \inst1|shift_reg[7]~feeder_combout  = \inst1|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|shift_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|shift_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N29
dffeas \inst1|shift_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[7] .is_wysiwyg = "true";
defparam \inst1|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
fiftyfivenm_lcell_comb \inst1|shift_reg[8]~feeder (
// Equation(s):
// \inst1|shift_reg[8]~feeder_combout  = \inst1|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|shift_reg [7]),
	.cin(gnd),
	.combout(\inst1|shift_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst1|shift_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N19
dffeas \inst1|shift_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[8] .is_wysiwyg = "true";
defparam \inst1|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
fiftyfivenm_lcell_comb \inst1|shift_reg[9]~feeder (
// Equation(s):
// \inst1|shift_reg[9]~feeder_combout  = \inst1|shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|shift_reg [8]),
	.cin(gnd),
	.combout(\inst1|shift_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst1|shift_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N31
dffeas \inst1|shift_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[9] .is_wysiwyg = "true";
defparam \inst1|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
fiftyfivenm_lcell_comb \inst1|shift_reg[10]~feeder (
// Equation(s):
// \inst1|shift_reg[10]~feeder_combout  = \inst1|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|shift_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg[10]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|shift_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N23
dffeas \inst1|shift_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[10] .is_wysiwyg = "true";
defparam \inst1|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
fiftyfivenm_lcell_comb \inst1|shift_reg[11]~feeder (
// Equation(s):
// \inst1|shift_reg[11]~feeder_combout  = \inst1|shift_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|shift_reg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg[11]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|shift_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N7
dffeas \inst1|shift_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|shift_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|f_buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[11] .is_wysiwyg = "true";
defparam \inst1|shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
fiftyfivenm_lcell_comb \inst|data~0 (
// Equation(s):
// \inst|data~0_combout  = (\inst3|f_buff~q  & ((\sel~input_o  & (!\inst2|shift_re [2])) # (!\sel~input_o  & ((!\inst1|shift_reg [11])))))

	.dataa(\inst2|shift_re [2]),
	.datab(\inst3|f_buff~q ),
	.datac(\sel~input_o ),
	.datad(\inst1|shift_reg [11]),
	.cin(gnd),
	.combout(\inst|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data~0 .lut_mask = 16'h404C;
defparam \inst|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
fiftyfivenm_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .listen_to_nsleep_signal = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|phi_int_arr_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datad(\en~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux000|phi_int_arr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|phi_int_arr_reg~0 .lut_mask = 16'hFFF0;
defparam \inst11|nco_ii_0|ux000|phi_int_arr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N21
dffeas \inst11|nco_ii_0|ux000|phi_int_arr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|phi_int_arr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|phi_int_arr_reg[0] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|phi_int_arr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~33 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32 .lut_mask = 16'h6688;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
fiftyfivenm_clkctrl \reset_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset_n~inputclkctrl .clock_type = "global clock";
defparam \reset_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X66_Y37_N1
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~33 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~35 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N3
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~35 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~37 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36 .lut_mask = 16'hC30C;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~37 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~39 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38 .lut_mask = 16'h5A5F;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~39 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~41 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~41 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~43 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~43 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~45 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44 .lut_mask = 16'hA50A;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~45 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~47 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N15
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~47 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~49 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~49 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~51 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50 .lut_mask = 16'h3C3F;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~51 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~53 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52 .lut_mask = 16'hC30C;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N21
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~53 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~55 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N23
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~55 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~57 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56 .lut_mask = 16'hC30C;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N25
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~57 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~59 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58 .lut_mask = 16'h5A5F;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~59 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~61 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~61 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~63 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N31
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~63 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~65 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N1
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~65 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~67 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N3
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~67 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~69 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68 .lut_mask = 16'hC30C;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N5
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~69 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~71 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N7
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg [12]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~3 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out[10]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\en~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[10]~1 .lut_mask = 16'hFF0F;
defparam \inst11|nco_ii_0|ux123|data_out[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N9
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[13] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~2 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux001|lsfr_reg [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~2 .lut_mask = 16'hA0A0;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[14] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N6
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg [14]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~1 .lut_mask = 16'hFF0F;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N7
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[15] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N18
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~16 (
	.dataa(\inst11|nco_ii_0|ux001|lsfr_reg [15]),
	.datab(\inst11|nco_ii_0|ux001|lsfr_reg [12]),
	.datac(\inst11|nco_ii_0|ux001|lsfr_reg [3]),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg [14]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~16 .lut_mask = 16'h6996;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N16
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg~16_combout ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst11|nco_ii_0|ux001|lsfr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N17
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[0] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg [0]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~15 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N27
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[1] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~14 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux001|lsfr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~14 .lut_mask = 16'hF5F5;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N13
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[2] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~13 (
	.dataa(\inst11|nco_ii_0|ux001|lsfr_reg [2]),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~13 .lut_mask = 16'hAFAF;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[3] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~12 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux001|lsfr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~12 .lut_mask = 16'hF5F5;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N9
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[4] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux001|lsfr_reg [4]),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~11 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N11
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[5] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~10 (
	.dataa(\inst11|nco_ii_0|ux001|lsfr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~10 .lut_mask = 16'hAAFF;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N1
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[6] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~9 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux001|lsfr_reg [6]),
	.datac(gnd),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~9 .lut_mask = 16'hCCFF;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N19
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[7] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg [7]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~8 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N27
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[8] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N14
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~7 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg [8]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~7 .lut_mask = 16'hFF55;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N15
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[9] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N4
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~6 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux001|lsfr_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~6 .lut_mask = 16'hA0A0;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N5
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[10] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N10
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~5 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux001|lsfr_reg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~5 .lut_mask = 16'hF5F5;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N11
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[11] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N24
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg [11]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~4 .lut_mask = 16'hFF0F;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N25
dffeas \inst11|nco_ii_0|ux001|lsfr_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|lsfr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg[12] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|lsfr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|Add0~0 (
	.dataa(\inst11|nco_ii_0|ux001|lsfr_reg [12]),
	.datab(\inst11|nco_ii_0|ux001|lsfr_reg [15]),
	.datac(\inst11|nco_ii_0|ux001|lsfr_reg [13]),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg [14]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|Add0~0 .lut_mask = 16'h4CCC;
defparam \inst11|nco_ii_0|ux001|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N5
dffeas \inst11|nco_ii_0|ux001|dxxrv[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|dxxrv[3] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|dxxrv[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|Add0~1 (
	.dataa(\inst11|nco_ii_0|ux001|lsfr_reg [12]),
	.datab(\inst11|nco_ii_0|ux001|lsfr_reg [15]),
	.datac(\inst11|nco_ii_0|ux001|lsfr_reg [13]),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg [14]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|Add0~1 .lut_mask = 16'h7F80;
defparam \inst11|nco_ii_0|ux001|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \inst11|nco_ii_0|ux001|dxxrv[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|dxxrv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|dxxrv[2] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|dxxrv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|Add0~2 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux001|lsfr_reg [15]),
	.datac(\inst11|nco_ii_0|ux001|lsfr_reg [13]),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg [12]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|Add0~2 .lut_mask = 16'h3CF0;
defparam \inst11|nco_ii_0|ux001|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N1
dffeas \inst11|nco_ii_0|ux001|dxxrv[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|dxxrv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|dxxrv[1] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|dxxrv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux001|lsfr_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux001|lsfr_reg [15]),
	.datad(\inst11|nco_ii_0|ux001|lsfr_reg [12]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux001|lsfr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|lsfr_reg~0 .lut_mask = 16'h0FF0;
defparam \inst11|nco_ii_0|ux001|lsfr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N7
dffeas \inst11|nco_ii_0|ux001|dxxrv[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux001|lsfr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux001|dxxrv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux001|dxxrv[0] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux001|dxxrv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~14 (
	.dataa(\inst11|nco_ii_0|ux001|dxxrv [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[4]~14_cout ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~14 .lut_mask = 16'h0088;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~16 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[4]~14_cout ),
	.combout(),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[4]~16_cout ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~16 .lut_mask = 16'h0017;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~18 (
	.dataa(\inst11|nco_ii_0|ux001|dxxrv [2]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[4]~16_cout ),
	.combout(),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[4]~18_cout ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~18 .lut_mask = 16'h008E;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~20 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[4]~18_cout ),
	.combout(),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[4]~20_cout ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~20 .lut_mask = 16'h0017;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~22 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[4]~20_cout ),
	.combout(),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[4]~22_cout ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~22 .lut_mask = 16'h008E;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[5]~23 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[4]~22_cout ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[5]~23_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[5]~24 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[5]~23 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y37_N25
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[5] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N26
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux002|phi_dither_out_w [5]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~0 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux002|dxxpdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N27
dffeas \inst11|nco_ii_0|ux002|dxxpdo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[5] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N14
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux002|dxxpdo [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N15
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N22
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~0 (
	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~0 .lut_mask = 16'hC0C0;
defparam \inst11|nco_ii_0|ux009|rom_add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N23
dffeas \inst11|nco_ii_0|ux009|rom_add[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[0] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~71 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~73 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72 .lut_mask = 16'hC30C;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N9
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[6]~25 (
	.dataa(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[5]~24 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[6]~25_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[6]~26 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[6]~25 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y37_N27
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[6] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N20
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux002|phi_dither_out_w [6]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~1 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux002|dxxpdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N21
dffeas \inst11|nco_ii_0|ux002|dxxpdo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[6] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N18
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux002|dxxpdo [6]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder .lut_mask = 16'hFF00;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N19
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N12
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~1 (
	.dataa(\reset_n~input_o ),
	.datab(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~1 .lut_mask = 16'h8888;
defparam \inst11|nco_ii_0|ux009|rom_add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N13
dffeas \inst11|nco_ii_0|ux009|rom_add[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[1] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~73 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~75 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74 .lut_mask = 16'h5A5F;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N11
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[7]~27 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[6]~26 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[7]~27_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[7]~28 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[7]~27 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[7] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N2
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux002|phi_dither_out_w [7]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~2 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux002|dxxpdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N3
dffeas \inst11|nco_ii_0|ux002|dxxpdo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[7] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N8
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux002|dxxpdo [7]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder .lut_mask = 16'hFF00;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N9
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N0
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~2 (
	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~2 .lut_mask = 16'hC0C0;
defparam \inst11|nco_ii_0|ux009|rom_add~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N1
dffeas \inst11|nco_ii_0|ux009|rom_add[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[2] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datab(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~75 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~77 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N13
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[8]~29 (
	.dataa(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[7]~28 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[8]~29_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[8]~30 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[8]~29 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y37_N31
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[8] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N28
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~3 (
	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\inst11|nco_ii_0|ux002|phi_dither_out_w [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~3 .lut_mask = 16'hC0C0;
defparam \inst11|nco_ii_0|ux002|dxxpdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N29
dffeas \inst11|nco_ii_0|ux002|dxxpdo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[8] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N30
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux002|dxxpdo [8]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder .lut_mask = 16'hFF00;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N31
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N10
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~3 (
	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~3 .lut_mask = 16'hC0C0;
defparam \inst11|nco_ii_0|ux009|rom_add~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N11
dffeas \inst11|nco_ii_0|ux009|rom_add[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[3] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78 (
	.dataa(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~77 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~79 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N15
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[9]~31 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[8]~30 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[9]~31_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[9]~32 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[9]~31 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N1
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[9] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~4 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux002|phi_dither_out_w [9]),
	.datac(\reset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~4 .lut_mask = 16'hC0C0;
defparam \inst11|nco_ii_0|ux002|dxxpdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N23
dffeas \inst11|nco_ii_0|ux002|dxxpdo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[9] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux002|dxxpdo [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder .lut_mask = 16'hF0F0;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N27
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~4 (
	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~4 .lut_mask = 16'hC0C0;
defparam \inst11|nco_ii_0|ux009|rom_add~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N31
dffeas \inst11|nco_ii_0|ux009|rom_add[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[4] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datab(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~79 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~81 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N17
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[10]~33 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[9]~32 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[10]~33_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[10]~34 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[10]~33 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N3
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[10] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~5 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux002|phi_dither_out_w [10]),
	.datac(\reset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~5 .lut_mask = 16'hC0C0;
defparam \inst11|nco_ii_0|ux002|dxxpdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \inst11|nco_ii_0|ux002|dxxpdo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[10] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux002|dxxpdo [10]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder .lut_mask = 16'hFF00;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N29
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~5 (
	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [6]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~5 .lut_mask = 16'hCC00;
defparam \inst11|nco_ii_0|ux009|rom_add~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \inst11|nco_ii_0|ux009|rom_add[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[5] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datab(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~81 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~83 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N19
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[11]~35 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[10]~34 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[11]~35_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[11]~36 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[11]~35 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N5
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[11] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux002|phi_dither_out_w [11]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~6 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux002|dxxpdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N13
dffeas \inst11|nco_ii_0|ux002|dxxpdo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[11] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N4
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux002|dxxpdo [11]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder .lut_mask = 16'hFF00;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N5
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N12
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~6 (
	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~6 .lut_mask = 16'hC0C0;
defparam \inst11|nco_ii_0|ux009|rom_add~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N13
dffeas \inst11|nco_ii_0|ux009|rom_add[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[6] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~83 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~85 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84 .lut_mask = 16'hC30C;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N21
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[12]~37 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[11]~36 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[12]~37_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[12]~38 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[12]~37 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N7
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[12] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N20
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~7 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux002|phi_dither_out_w [12]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~7 .lut_mask = 16'hAA00;
defparam \inst11|nco_ii_0|ux002|dxxpdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N21
dffeas \inst11|nco_ii_0|ux002|dxxpdo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[12] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N8
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux002|dxxpdo [12]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder .lut_mask = 16'hFF00;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N9
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N6
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~7 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [8]),
	.datac(gnd),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~7 .lut_mask = 16'hCC00;
defparam \inst11|nco_ii_0|ux009|rom_add~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N7
dffeas \inst11|nco_ii_0|ux009|rom_add[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[7] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~85 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~87 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86 .lut_mask = 16'h5A5F;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N23
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[13]~39 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[12]~38 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[13]~39_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[13]~40 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[13]~39 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N9
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[13] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~8 (
	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\inst11|nco_ii_0|ux002|phi_dither_out_w [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~8 .lut_mask = 16'hC0C0;
defparam \inst11|nco_ii_0|ux002|dxxpdo~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N19
dffeas \inst11|nco_ii_0|ux002|dxxpdo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[13] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N30
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux002|dxxpdo [13]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder .lut_mask = 16'hFF00;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N31
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N0
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~8 (
	.dataa(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~8 .lut_mask = 16'hAA00;
defparam \inst11|nco_ii_0|ux009|rom_add~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N1
dffeas \inst11|nco_ii_0|ux009|rom_add[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[8] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datab(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~87 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~89 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N25
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[14]~41 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[13]~40 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[14]~41_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[14]~42 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[14]~41 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N11
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[14] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N2
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux002|phi_dither_out_w [14]),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~9 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux002|dxxpdo~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N3
dffeas \inst11|nco_ii_0|ux002|dxxpdo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[14] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N24
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux002|dxxpdo [14]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder .lut_mask = 16'hFF00;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N25
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N22
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~9 (
	.dataa(\reset_n~input_o ),
	.datab(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~9 .lut_mask = 16'h8888;
defparam \inst11|nco_ii_0|ux009|rom_add~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N23
dffeas \inst11|nco_ii_0|ux009|rom_add[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[9] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datab(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~89 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~91 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N27
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[15]~43 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datab(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[14]~42 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[15]~43_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[15]~44 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[15]~43 .lut_mask = 16'h9617;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N13
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[15] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N28
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux002|phi_dither_out_w [15]),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~10 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux002|dxxpdo~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N29
dffeas \inst11|nco_ii_0|ux002|dxxpdo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[15] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N26
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux002|dxxpdo [15]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~feeder .lut_mask = 16'hFF00;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N27
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y36_N16
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~10 (
	.dataa(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~10 .lut_mask = 16'hAA00;
defparam \inst11|nco_ii_0|ux009|rom_add~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y36_N17
dffeas \inst11|nco_ii_0|ux009|rom_add[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[10] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|phi_mod_int_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|phi_mod_int_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|phi_mod_int_reg~1 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux004|phi_mod_int_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N5
dffeas \inst11|nco_ii_0|ux004|phi_mod_int_reg[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|phi_mod_int_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|phi_mod_int_reg[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|phi_mod_int_reg[1][12] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|phi_mod_int_reg[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|phi_mod_int_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux004|phi_mod_int_reg[1][12]~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|phi_mod_int_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|phi_mod_int_reg~0 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux004|phi_mod_int_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N31
dffeas \inst11|nco_ii_0|ux004|phi_mod_int_reg[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|phi_mod_int_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|phi_mod_int_reg[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|phi_mod_int_reg[2][12] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|phi_mod_int_reg[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~91 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92_combout ),
	.cout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~93 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92 .lut_mask = 16'hC30C;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N29
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[16]~45 (
	.dataa(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[15]~44 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[16]~45_combout ),
	.cout(\inst11|nco_ii_0|ux002|phi_dither_out_w[16]~46 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[16]~45 .lut_mask = 16'h698E;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[16]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N15
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[16]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[16] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux002|phi_dither_out_w [16]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~11 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux002|dxxpdo~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N19
dffeas \inst11|nco_ii_0|ux002|dxxpdo[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[16] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~2 (
	.dataa(\inst11|nco_ii_0|ux004|phi_mod_int_reg[2][12]~q ),
	.datab(\inst11|nco_ii_0|ux002|dxxpdo [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~2_combout ),
	.cout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~3 ));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~2 .lut_mask = 16'h6688;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N1
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [12]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~11 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux009|rom_add~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N11
dffeas \inst11|nco_ii_0|ux009|rom_add[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[11] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94 (
	.dataa(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~93 ),
	.combout(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94 .lut_mask = 16'h5A5A;
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y36_N31
dffeas \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|phi_dither_out_w[17]~47 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux001|dxxrv [3]),
	.cin(\inst11|nco_ii_0|ux002|phi_dither_out_w[16]~46 ),
	.combout(\inst11|nco_ii_0|ux002|phi_dither_out_w[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[17]~47 .lut_mask = 16'hC33C;
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[17]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \inst11|nco_ii_0|ux002|phi_dither_out_w[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|phi_dither_out_w[17]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|phi_dither_out_w [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[17] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|phi_dither_out_w[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux002|dxxpdo~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux002|phi_dither_out_w [17]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux002|dxxpdo~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo~12 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux002|dxxpdo~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N29
dffeas \inst11|nco_ii_0|ux002|dxxpdo[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux002|dxxpdo~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux002|dxxpdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux002|dxxpdo[17] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux002|dxxpdo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~4 (
	.dataa(gnd),
	.datab(\inst11|nco_ii_0|ux002|dxxpdo [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~3 ),
	.combout(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~4 .lut_mask = 16'h3C3C;
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N3
dffeas \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux009|rom_add~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux009|rom_add~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add~12 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux009|rom_add~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N17
dffeas \inst11|nco_ii_0|ux009|rom_add[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux009|rom_add~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux009|rom_add [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux009|rom_add[12] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux009|rom_add[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y40_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~0 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N3
dffeas \inst11|nco_ii_0|ux123|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[11] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y37_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~2 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N29
dffeas \inst11|nco_ii_0|ux123|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[10] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y38_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~3 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N7
dffeas \inst11|nco_ii_0|ux123|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[9] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y36_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~4 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \inst11|nco_ii_0|ux123|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[8] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~5 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N31
dffeas \inst11|nco_ii_0|ux123|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[7] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFE0000000000007FFFFFFFFFFF8000000000007FFFFFFFFFFE000000000007FFFFFFFFFFC00000000003FFFFFFFFFFC00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFF80000000007FFFFFFFFFC0000000001FFFFFFFFFF00000000003FFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFFFFC00000000007FFFFFFFFFFC00000000001FFFFFFFFFFF000000000001FFFFFFFFFFFE000000000001FFFFFFFFFFFF80000000000007FFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFF000000000000FFFFFFFFFFFF000000000001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000007FFFFFFFFFF80000000001FFFFFFFFFFC0000000000FFFFFFFFFF80000000001FFFFFFFFFF00000000007FFFFFFFFFC0000000003FFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000001FFFFFFFFFF80000000001FFFFFFFFFFC00000000007FFFFFFFFFF800000000007FFFFFFFFFFC00000000000FFFFFFFFFFFC000000000003FFFFFFFFFFFC000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~6 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N21
dffeas \inst11|nco_ii_0|ux123|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[6] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFC000000000000FFFFFFFFFFFC00000000003FFFFFFFFFE0000000003FFFFFFFFE000000001FFFFFFFF800000003FFFFFFFC00000003FFFFFFF00000003FFFFFFE0000001FFFFFFE0000003FFFFFF8000001FFFFFF8000001FFFFFF0000007FFFFF8000007FFFFF8000007FFFFF000001FFFFFC000007FFFFF000003FFFFF000003FFFFF000003FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFE00000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFF000007FFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800003FFFFE00001FFFFF000007FFFFE00000FFFFF800003FFFFF000003FFFFE000007FFFFE000003FFFFF000001FFFFF800000FFFFFE000001FFFFFE000001FFFFFE000001FFFFFF0000007FFFFFE0000007FFFFFE0000003FFFFFF80000007FFFFFF80000003FFFFFFF00000003FFFFFFFC00000003FFFFFFFE000000007FFFFFFFF8000000003FFFFFFFFF80000000003FFFFFFFFFFC000000000007FFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFC000000000007FFFFFFFFFF80000000003FFFFFFFFF8000000003FFFFFFFFC00000000FFFFFFFF800000007FFFFFFF80000001FFFFFFF80000003FFFFFFC0000003FFFFFF8000000FFFFFFC000000FFFFFFC000001FFFFFF000000FFFFFF000000FFFFFF000000FFFFFE000003FFFFF000001FFFFF800000FFFFFC00000FFFFF800001FFFFF800003FFFFE00000FFFFFC00001FFFFF00000FFFFF800003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800003FFFFE00000FFFFF800003FFFFE00000FFFFFC00001FFFFF800001FFFFF800001FFFFF800001FFFFFC000007FFFFF000001FFFFFC000003FFFFFC000003FFFFFC000001FFFFFF0000003FFFFFF0000003FFFFFF8000000FFFFFFF0000000FFFFFFF80000001FFFFFFF800000007FFFFFFF800000003FFFFFFFF000000000FFFFFFFFF8000000000FFFFFFFFFF800000000007FFFFFFFFFFE0000000000007FFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~7 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N15
dffeas \inst11|nco_ii_0|ux123|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[5] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y39_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFF800000000007FFFFFFFFF000000001FFFFFFFF00000003FFFFFFE0000003FFFFFE000000FFFFFF000003FFFFF800003FFFFE00001FFFFE00003FFFF80001FFFF80001FFFF00007FFFC0003FFFC0003FFFC0003FFF8000FFFE0003FFF0001FFF8001FFF8001FFF0003FFF0007FFC001FFF0007FFC001FFE000FFF0007FF8007FF8007FF8007FF8007FF800FFF001FFE003FFC007FF000FFE003FF800FFE003FF800FFE003FF800FFE007FF001FF800FFE007FF003FF801FFC00FFE007FE003FF001FF801FF800FFC00FFE007FE007FF003FF003FF001FF801FF801FFC00;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFC00FFC007FE007FE007FF003FF003FF801FF801FFC00FFC00FFE007FE003FF001FF801FFC00FFE007FF001FF800FFC007FF003FF800FFE003FF001FFC007FF001FFC003FF800FFE001FFC007FF800FFF001FFE001FFE001FFE001FFE001FFE001FFF000FFF8007FFC001FFF0007FFC001FFF0003FFE0007FFE0007FFE0007FFF0003FFF8000FFFE0003FFFC0003FFFC0003FFFC0001FFFF00007FFFE00007FFFF00003FFFFC00007FFFFC00003FFFFF000003FFFFF8000007FFFFF8000001FFFFFFC0000001FFFFFFF800000003FFFFFFFF8000000000FFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init1 = 2048'h000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFE0000000003FFFFFFFF800000003FFFFFFF00000007FFFFFF0000003FFFFFC000003FFFFF800001FFFFF800007FFFFC00007FFFF80001FFFFC0000FFFFC0001FFFF00007FFF80007FFF80007FFF8000FFFE0003FFF8001FFFC000FFFC000FFFC000FFF8001FFF0007FFC001FFF0007FFC003FFE001FFF000FFF000FFF000FFF000FFF000FFF001FFE003FFC007FF000FFE003FF8007FF001FFC007FF001FF800FFE003FF801FFC007FE003FF001FFC00FFE007FF003FF001FF800FFC00FFE007FE007FF003FF003FF801FF801FFC00FFC00FFC007FE007FE;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init0 = 2048'h007FF003FF003FF001FF801FF801FFC00FFC00FFE007FE003FF003FF001FF800FFC00FFE007FF003FF801FFC00FFE003FF001FFC00FFE003FF800FFE003FF800FFE003FF800FFE001FFC007FF800FFF001FFE003FFC003FFC003FFC003FFC003FFC001FFE000FFF0007FFC001FFF0007FFC001FFF8001FFF0003FFF0003FFF0001FFF8000FFFE0003FFF80007FFF80007FFF80007FFFC0001FFFF00003FFFF00003FFFF80000FFFFF00000FFFFF800003FFFFF800001FFFFFE000000FFFFFF8000000FFFFFFF80000001FFFFFFFF000000001FFFFFFFFFC00000000003FFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~8 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N5
dffeas \inst11|nco_ii_0|ux123|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[4] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFF800000007FFFFFF0000007FFFFF000007FFFF80000FFFFC0001FFFF0000FFFE0003FFF8001FFF0003FFE001FFF000FFF000FFE003FFC007FE003FF001FF801FF801FF003FE007FC01FF007FC01FE00FF007F803FC03FC03FC03FC03FC03F807F00FE01FC03F80FE01FC07F01FC07F01FC0FE03F80FC07E03F81FC0FE07E03F01F81F80FC0FC07E07E07E07E07E07E07E07E07E07C0FC0FC1F81F83F03E07E0FC0F81F83F07E0FC1F83F07E0FC1F83F07C0F81F07E0F81F07E0F81F07C0F83E07C1F03E0F81F07C1F83E0F81F07C1F07E0F83E0F81F07C1F07C0F83E0F83E0FC1F07C1F07C1F83E0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init2 = 2048'hF83E0F83E07C1F07C1F07E0F83E0F83E07C1F07C1F03E0F83E0FC1F07C1F83E0F81F07C1F83E0FC1F07E0F81F07C0F83F07C0F83F07E0F81F03E0FC1F83F07E0FC1F83F03E07C0FC1F81F03F07E07E0FC0FC1F81F81F81F81F81F01F81F81F81F81F80FC0FC07E07F03F01F80FC07E03F01FC0FE03F81FC07F01FC07F01FC07F00FE03FC07F00FE01FE03FC03FC03FC03FC03FC03FE01FF00FF807FC01FF007FC00FF803FF003FE007FE003FF003FF800FFE003FF8007FF8007FF8007FFC001FFF0003FFF0001FFFC0007FFF80003FFFE00007FFFF00000FFFFFC000007FFFFFC0000003FFFFFFFC000000000FFFFFFFFFFFFF00000000000000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000001FFFFFFFFFFFFE0000000007FFFFFFF80000007FFFFFC000007FFFFE00001FFFFC0000FFFF80003FFFC0007FFF0001FFF8001FFF0007FFC003FFC003FFC003FF800FFE003FF801FF800FFC00FF801FF803FE007FC01FF007FC03FE01FF00FF807F807F807F807F807F80FF00FE01FC07F80FE01FC07F01FC07F01FC07F03F80FE07F01F80FC07E03F01F81FC0FC07E07E03F03F03F03F03F01F03F03F03F03F03F07E07E0FC0FC1F81F03F07E07C0F81F83F07E0FC1F83F07E0F81F03E0FC1F83E07C1F83E07C1F03E0FC1F07E0F83F07C1F03E0F83F07C1F07E0F83E0F81F07C1F07C0F83E0F83E0FC1F07C1F07C0F83E0F83E;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init0 = 2048'h0F83F07C1F07C1F07E0F83E0F83E07C1F07C1F03E0F83E0FC1F07C1F03E0F83F07C1F03E0F81F07C0F83E07C1F03E0FC1F03E0FC1F03E07C1F83F07E0FC1F83F07E0FC1F83F03E07E0FC0F81F83F03F07E07E07C0FC0FC0FC0FC0FC0FC0FC0FC0FC07E07E03F03F01F80FC0FE07F03F80FC07E03F80FE07F01FC07F01FC07F00FE03F807F00FE01FC03F807F807F807F807F807F803FC01FE00FF007FC01FF007FC00FF801FF003FF003FF001FF800FFC007FF800FFE001FFE001FFF000FFF8001FFF0003FFF8000FFFE0001FFFF00007FFFE00003FFFFC00001FFFFFC000001FFFFFFC00000003FFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~9 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N23
dffeas \inst11|nco_ii_0|ux123|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[3] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFF000000001FFFFFFC00000FFFFF00007FFF80007FFE000FFF8007FF800FFE007FE007FE00FF803FE01FF00FF00FF01FE03F807F01F80FE03F01F81FC0FC0FC0FC0F81F83F03E07C1F83E0FC1F07C1F07C1E0F83E1F0783C1E0F0783C1E1F0F0F8787C3C3C3C3C3C3C3C3C3C3C387878F0F1E1E3C3878F1E1C3870E1E3870E1C38F1E3870E3C71E3871C38E1C71E38E1C71C78E38E3871C71C71C71C71C71C71C71C71C638E38E39C71C738E39C71CE38E71C638C71CE39C738E71CE39C638C738C718E718E718E718E718C738C739C639CE31CE718C739C631CE718C639CE718C639CE718C639CE738C6318E739CE318C631CE739C6318;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init2 = 2048'hC639CE739C6318C739CE718C631CE739C6318C739CE318C739CE318E739C631CE718C739C639CE31CE718E718C738C738C738C738C718E718E31CE39C738E71CE39C738E31C738E31C718E38C71C718E38E39C71C71C71C71C718E1C71C71C71C71C70E38E3871C70E38F1C70E3871C38F1C38F1C3871E3C78E1C3870E1E3C78F0E1E3C3878F0F1E1E1E3C3C3C3C3C3C3C3C3C3C3E1E1E0F0F0787C3E1F0F87C3E0F07C3E0F83E1F07C1F83E0F83F07C0F81F03F07E07E07E07E07E07F03F01FC0FE03F80FE01FC03F807F807F803FC01FF007FE00FFC00FFE003FF8007FF8003FFF0003FFF80003FFFF00000FFFFFE0000000FFFFFFFFFE0000000000000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init1 = 2048'h0000000000000000FFFFFFFFFE0000000FFFFFE00001FFFF80003FFF8001FFF8003FFC003FF800FFE007FE00FFC01FF007F803FC03FC03F807F00FE03F80FE07F01F81FC0FC0FC0FC0FC0FC1F81F03E07C1F83E0F83F07C1F0F83E0F87C1E0F87C3E1F0F87C3C1E1E0F0F0F878787878787878787878F0F0F1E1E3C3878F0E1E3C78F0E1C3870E3C78F1C3871E3871E3871C38E1C71E38E1C71C38E38E1C71C71C71C71C70E31C71C71C71C71C738E38E31C71C638E31C718E39C718E39C738E71CE39C738E718E31CE31C639C639C639C639C631CE31CE718E738C739C631CE718C739CE318E739C6318E739C6318C739CE718C631CE739C6318C739CE738C6;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init0 = 2048'h318C739CE718C6318E739CE318C639CE738C631CE738C631CE738C631CE718C739C631CE718E738C739C639C631CE31CE31CE31CE31C639C638C738E71CE39C738E71C638C71CE38E71C738E39C71C738E38E38C71C71C71C71C71C71C71C71C71C38E38E3C71C70E38F1C70E3871C38F1C78E1C38F1E3870E1C38F0E1C3870F1E3C3878F0F1E1E3C3C38787878787878787878787C3C3E1E1F0F0783C1E0F0783C1F0F83E0F07C1F07C1F07E0F83F07C0F81F83F03E07E07E07E07F03F01F80FE03F01FC03F80FF01FE01FE01FF00FF803FE00FFC00FFC00FFE003FFC003FFE000FFFC0003FFFC0001FFFFE000007FFFFFF000000001FFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~10 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N9
dffeas \inst11|nco_ii_0|ux123|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[2] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y42_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFF8000000FFFFE0001FFF8003FF800FFC00FF807FC07F807F01F80FC07E07E07C0F81F07C1F07C1E0F87C3C1E1F0F0F0F0F0E1E1C3C7870E1C78F1C38E1C71C38E38E38E38E71C738E31C639C639CE318C6318C6319CE6319CC663399CCE67331998CCCE6666333333333333333333333266666CCCD999332664CD993366CD99366CD9B26CD9364C9B24D9364DB26D926D926D924DB64936DB64924936DB6DB6DB6DB6DB6924925B6DB4925B6D24B6D25B692DB496D25B4B692D25B4B69692D25A5A4B4B4B4969696969696969696B4B4B4B5A5A5AD2D29694B4B5A52D29694B5A52D694B5A52D694B5A52D6B4A5AD694B5AD294B5AD296B5A5296;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init2 = 2048'hB5A5296B5A52D6B4A52D694A5AD294B5A5296B4A5AD296B4A5AD2D694B5A5AD2D696B4B5A5A52D2D296969696B4B4B4B4B4B4B4B4B6969696D2D2DA5A4B49692D25A4B692DA4B692DA496D24B6D2496DB4925B6DB492492492496D924924924936DB6C924DB64936C936C936C9B64DB26C9B26C9B264D93264D9B366CD993266CC999332666CCCD99999333333333333333333333199998CCCE66733998CC663398CE6339CC6319CE739C6318E738C738E71CE38C71C71C71C71C71C70E38F1C38F1E3C78F1E1C3C3C787878787C3C3E1F0F87C1E0F83E0FC1F03F07E07E07F03F80FE03FC07FC03FE00FFC00FFE001FFF8000FFFF800001FFFFFFFFE0000000;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init1 = 2048'h0000000FFFFFFFFF000003FFFE0003FFF000FFE007FE00FF807FC07F80FE03F81FC0FC0FC1F81F07E0F83E0F07C3E1F0F8787C3C3C3C3C787870F1E3C78F1E3871E38E1C71C71C71C71C71C638E71CE39C639CE318C739CE7318C67398CE63398CC6633399CCCE666333331999999999999999999999333336666CCC99933266CC993366CD9B364C99364C9B26C9B26C9B64DB26D926D926D924DB64926DB6D924924924936D24924924925B6DB4925B6D2496DA496D24B692DA4B692DA4B49692D25A4B4B69696D2D2D2DA5A5A5A5A5A5A5A5AD2D2D2D2969694B4B5A5AD2D696B4B5A52D696B4A5AD296B4A5AD294B5A5296B4A52D694A5AD694B5AD294B5A;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init0 = 2048'hD294B5AD296B5A5296B5A52D6B4A5AD694B5A52D694B5A52D694B5A52D29694B5A5A52D29696B4B4B5A5A5A5AD2D2D2D2D2D2D2D2D25A5A5A4B4B49692D2DA5B49692DA5B496D25B692DB496DA496DB4925B6DB492492DB6DB6DB6DB6DB6D924924DB6D924DB64936C936C936C9B64D93649B264D9366C9B366CD93366CD9933664CC9993336666CCCCC9999999999999999999998CCCCE666333199CCE673398CC67318CE7318C6318C6318E738C738C718E39C71CE38E38E38E3871C70E3871E3C70E1C3C7870F0E1E1E1E1E1F0F0787C3E0F07C1F07C1F03E07C0FC0FC07E03F01FC03FC07FC03FE007FE003FF8003FFF0000FFFFE0000003FFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~11 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N17
dffeas \inst11|nco_ii_0|ux123|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[1] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y35_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFF000007FFF000FFC01FE01FC07F03F07E0F83E0F078783C787870E1C78E3C71C71C638E718E739CE7319CC663339998CCCCCCCCC9999B33664C99366C9B26D926DB2492492492496DA4B692D25A5A5A52D294B5AD6B5295A95A952A55AB55AAD54AAD556AAAD55552AAAAAAAAAAAAAAAAAAAAB55555AAAB555AAB556AB55AA55AB54AD5A952B5A95AD6A5296B5AD29694B4B4B4B4B4B696D2DA4B6D24B6DA4924925B64924924DB6C936D926C93649B26C9B364D9B264C993266CD99B32664CCD999333326666664CCCCCCCCCCCCCCCCC66666667333339999CCCE666333999CCC6633399CCE673399CCE673198CE63319CC663398CE63399CC67319CC;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init2 = 2048'h67319CC673398CE63398CC673198CE63319CCE673399CCE6733998CC667333998CCCE667333399999CCCCCCCC666666666666666664CCCCCC999993336664CC99B3366CC993264C9B364D9B26C9B24D926C936D926DB64924924DB4924924B6DA496DA4B696D2DA5A5A5A5A5A52D296B5AD294AD6B52B5A952B56A55AB54AB55AAD55AAB555AAAB55555AAAAAAAAAAAAAAAAAAAAA955556AAAD556AA556AB55AB54A952B52B5295AD6B5A529694B4B4B49692DA4B6D249249249249B6C936C9B26CD93264CD99B33326666666663333998CC67319CE739CE31CE38C71C71C78E3C70E1C3C3C783C3C1E0F83E0FC1F81FC07F00FF007FE001FFFC00001FFFFFFF;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFF000007FFF000FFC01FE01FC07F03F07E0F83E0F078783C787870E1C78E3C71C71C638E718E739CE7319CC663339998CCCCCCCCC9999B33664C99366C9B26D926DB2492492492496DA4B692D25A5A5A52D294B5AD6B5295A95A952A55AB55AAD54AAD556AAAD55552AAAAAAAAAAAAAAAAAAAAB55555AAAB555AAB556AB55AA55AB54AD5A952B5A95AD6A5296B5AD29694B4B4B4B4B4B696D2DA4B6D24B6DA4924925B64924924DB6C936D926C93649B26C9B364D9B264C993266CD99B32664CCD999333326666664CCCCCCCCCCCCCCCCC66666667333339999CCCE666333999CCC6633399CCE673399CCE673198CE63319CC663398CE63399CC67319CC;
defparam \inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init0 = 2048'h67319CC673398CE63398CC673198CE63319CCE673399CCE6733998CC667333998CCCE667333399999CCCCCCCC666666666666666664CCCCCC999993336664CC99B3366CC993264C9B364D9B26C9B24D926C936D926DB64924924DB4924924B6DA496DA4B696D2DA5A5A5A5A5A52D296B5AD294AD6B52B5A952B56A55AB54AB55AAD55AAB555AAAB55555AAAAAAAAAAAAAAAAAAAAA955556AAAD556AA556AB55AB54A952B52B5295AD6B5A529694B4B4B49692DA4B6D249249249249B6C936C9B26CD93264CD99B33326666666663333998CC67319CE739CE31CE38C71C71C78E3C70E1C3C3C783C3C1E0F83E0FC1F81FC07F00FF007FE001FFFC00001FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux123|data_out~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux123|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out~12 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux123|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \inst11|nco_ii_0|ux123|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux123|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux123|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux123|data_out[0] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux123|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
fiftyfivenm_lcell_comb \inst5|buff~feeder (
// Equation(s):
// \inst5|buff~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|buff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|buff~feeder .lut_mask = 16'hFFFF;
defparam \inst5|buff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
fiftyfivenm_lcell_comb \inst7|count[0]~15 (
// Equation(s):
// \inst7|count[0]~15_combout  = !\inst7|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|count[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|count[0]~15 .lut_mask = 16'h0F0F;
defparam \inst7|count[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N7
dffeas \inst7|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst7|count[0]~15_combout ),
	.asdata(vcc),
	.clrn(\inst3|f_buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[0] .is_wysiwyg = "true";
defparam \inst7|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
fiftyfivenm_lcell_comb \inst7|count[1]~5 (
// Equation(s):
// \inst7|count[1]~5_combout  = (\inst7|count [1] & (\inst7|count [0] $ (VCC))) # (!\inst7|count [1] & (\inst7|count [0] & VCC))
// \inst7|count[1]~6  = CARRY((\inst7|count [1] & \inst7|count [0]))

	.dataa(\inst7|count [1]),
	.datab(\inst7|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|count[1]~5_combout ),
	.cout(\inst7|count[1]~6 ));
// synopsys translate_off
defparam \inst7|count[1]~5 .lut_mask = 16'h6688;
defparam \inst7|count[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N13
dffeas \inst7|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst7|count[1]~5_combout ),
	.asdata(vcc),
	.clrn(\inst3|f_buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[1] .is_wysiwyg = "true";
defparam \inst7|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
fiftyfivenm_lcell_comb \inst7|count[2]~7 (
// Equation(s):
// \inst7|count[2]~7_combout  = (\inst7|count [2] & (!\inst7|count[1]~6 )) # (!\inst7|count [2] & ((\inst7|count[1]~6 ) # (GND)))
// \inst7|count[2]~8  = CARRY((!\inst7|count[1]~6 ) # (!\inst7|count [2]))

	.dataa(gnd),
	.datab(\inst7|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[1]~6 ),
	.combout(\inst7|count[2]~7_combout ),
	.cout(\inst7|count[2]~8 ));
// synopsys translate_off
defparam \inst7|count[2]~7 .lut_mask = 16'h3C3F;
defparam \inst7|count[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y33_N15
dffeas \inst7|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst7|count[2]~7_combout ),
	.asdata(vcc),
	.clrn(\inst3|f_buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[2] .is_wysiwyg = "true";
defparam \inst7|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
fiftyfivenm_lcell_comb \inst7|count[3]~9 (
// Equation(s):
// \inst7|count[3]~9_combout  = (\inst7|count [3] & (\inst7|count[2]~8  $ (GND))) # (!\inst7|count [3] & (!\inst7|count[2]~8  & VCC))
// \inst7|count[3]~10  = CARRY((\inst7|count [3] & !\inst7|count[2]~8 ))

	.dataa(gnd),
	.datab(\inst7|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[2]~8 ),
	.combout(\inst7|count[3]~9_combout ),
	.cout(\inst7|count[3]~10 ));
// synopsys translate_off
defparam \inst7|count[3]~9 .lut_mask = 16'hC30C;
defparam \inst7|count[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y33_N17
dffeas \inst7|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst7|count[3]~9_combout ),
	.asdata(vcc),
	.clrn(\inst3|f_buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[3] .is_wysiwyg = "true";
defparam \inst7|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
fiftyfivenm_lcell_comb \inst7|count[4]~11 (
// Equation(s):
// \inst7|count[4]~11_combout  = (\inst7|count [4] & (!\inst7|count[3]~10 )) # (!\inst7|count [4] & ((\inst7|count[3]~10 ) # (GND)))
// \inst7|count[4]~12  = CARRY((!\inst7|count[3]~10 ) # (!\inst7|count [4]))

	.dataa(gnd),
	.datab(\inst7|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[3]~10 ),
	.combout(\inst7|count[4]~11_combout ),
	.cout(\inst7|count[4]~12 ));
// synopsys translate_off
defparam \inst7|count[4]~11 .lut_mask = 16'h3C3F;
defparam \inst7|count[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y33_N19
dffeas \inst7|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst7|count[4]~11_combout ),
	.asdata(vcc),
	.clrn(\inst3|f_buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[4] .is_wysiwyg = "true";
defparam \inst7|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
fiftyfivenm_lcell_comb \inst7|count[5]~13 (
// Equation(s):
// \inst7|count[5]~13_combout  = \inst7|count [5] $ (!\inst7|count[4]~12 )

	.dataa(gnd),
	.datab(\inst7|count [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|count[4]~12 ),
	.combout(\inst7|count[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|count[5]~13 .lut_mask = 16'hC3C3;
defparam \inst7|count[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y33_N21
dffeas \inst7|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst7|count[5]~13_combout ),
	.asdata(vcc),
	.clrn(\inst3|f_buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[5] .is_wysiwyg = "true";
defparam \inst7|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
fiftyfivenm_lcell_comb \inst7|Equal2~0 (
// Equation(s):
// \inst7|Equal2~0_combout  = (\inst7|count [1] & (!\inst7|count [5] & (!\inst7|count [2] & \inst7|count [0])))

	.dataa(\inst7|count [1]),
	.datab(\inst7|count [5]),
	.datac(\inst7|count [2]),
	.datad(\inst7|count [0]),
	.cin(gnd),
	.combout(\inst7|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal2~0 .lut_mask = 16'h0200;
defparam \inst7|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
fiftyfivenm_lcell_comb \inst7|Equal0~0 (
// Equation(s):
// \inst7|Equal0~0_combout  = (!\inst7|count [0] & (!\inst7|count [5] & (!\inst7|count [2] & !\inst7|count [4])))

	.dataa(\inst7|count [0]),
	.datab(\inst7|count [5]),
	.datac(\inst7|count [2]),
	.datad(\inst7|count [4]),
	.cin(gnd),
	.combout(\inst7|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal0~0 .lut_mask = 16'h0001;
defparam \inst7|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
fiftyfivenm_lcell_comb \inst7|buff~0 (
// Equation(s):
// \inst7|buff~0_combout  = (\inst7|buff~q  & (((!\inst7|Equal0~0_combout ) # (!\inst7|count [1])) # (!\inst7|count [3])))

	.dataa(\inst7|buff~q ),
	.datab(\inst7|count [3]),
	.datac(\inst7|count [1]),
	.datad(\inst7|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst7|buff~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|buff~0 .lut_mask = 16'h2AAA;
defparam \inst7|buff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
fiftyfivenm_lcell_comb \inst7|buff~1 (
// Equation(s):
// \inst7|buff~1_combout  = (\inst7|buff~0_combout ) # ((\inst7|Equal2~0_combout  & (!\inst7|count [3] & \inst7|count [4])))

	.dataa(\inst7|Equal2~0_combout ),
	.datab(\inst7|count [3]),
	.datac(\inst7|count [4]),
	.datad(\inst7|buff~0_combout ),
	.cin(gnd),
	.combout(\inst7|buff~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|buff~1 .lut_mask = 16'hFF20;
defparam \inst7|buff~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N19
dffeas \inst7|buff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst7|buff~1_combout ),
	.asdata(vcc),
	.clrn(\inst3|f_buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|buff .is_wysiwyg = "true";
defparam \inst7|buff .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N31
dffeas \inst5|buff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst5|buff~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst7|buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|buff .is_wysiwyg = "true";
defparam \inst5|buff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|phi_int_arr_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\en~input_o ),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux000|phi_int_arr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|phi_int_arr_reg~0 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux000|phi_int_arr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0 (
	.dataa(\inst5|buff~q ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0 .lut_mask = 16'hAFAF;
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N21
dffeas \inst8|nco_ii_0|ux000|phi_int_arr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|phi_int_arr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|phi_int_arr_reg[0] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|phi_int_arr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32 (
	.dataa(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~33 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32 .lut_mask = 16'h6688;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N1
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34 (
	.dataa(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[0]~33 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~35 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N3
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1]~35 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~37 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36 .lut_mask = 16'hC30C;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N5
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2]~37 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~39 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38 .lut_mask = 16'h5A5F;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N7
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40 (
	.dataa(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~39 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~41 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N9
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42 (
	.dataa(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~41 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~43 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N11
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~43 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~45 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44 .lut_mask = 16'hA50A;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N13
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46 (
	.dataa(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~45 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~47 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N15
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48 (
	.dataa(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~47 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~49 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N17
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~49 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~51 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50 .lut_mask = 16'h3C3F;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N19
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~51 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~53 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52 .lut_mask = 16'hC30C;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N21
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54 (
	.dataa(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~53 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~55 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N23
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~55 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~57 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56 .lut_mask = 16'hC30C;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N25
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~57 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~59 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58 .lut_mask = 16'h5A5F;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N27
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60 (
	.dataa(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~59 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~61 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N29
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62 (
	.dataa(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~61 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~63 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N31
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.datab(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~63 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~65 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N1
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.datab(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~65 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~67 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N3
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~67 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~69 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68 .lut_mask = 16'hC30C;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N5
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datab(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~69 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~71 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N7
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N2
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~16 (
	.dataa(\inst8|nco_ii_0|ux001|lsfr_reg [14]),
	.datab(\inst8|nco_ii_0|ux001|lsfr_reg [15]),
	.datac(\inst8|nco_ii_0|ux001|lsfr_reg [12]),
	.datad(\inst8|nco_ii_0|ux001|lsfr_reg [3]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~16 .lut_mask = 16'h6996;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux001|lsfr_reg~16_combout ),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst8|nco_ii_0|ux001|lsfr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N13
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~input_o ),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[0] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~15 (
	.dataa(\inst8|nco_ii_0|ux001|lsfr_reg [0]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~15 .lut_mask = 16'hA0A0;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N23
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[1] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~14 (
	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\inst8|nco_ii_0|ux001|lsfr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~14 .lut_mask = 16'hF3F3;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N29
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[2] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~13 (
	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux001|lsfr_reg [2]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~13 .lut_mask = 16'hFF33;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N15
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[3] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~12 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux001|lsfr_reg [3]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~12 .lut_mask = 16'hFF55;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N9
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[4] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N30
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux001|lsfr_reg [4]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~11 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N31
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[5] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N24
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux001|lsfr_reg [5]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~10 .lut_mask = 16'hF0FF;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N25
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[6] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N22
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux001|lsfr_reg [6]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~9 .lut_mask = 16'hFF0F;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N23
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[7] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N28
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~8 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux001|lsfr_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~8 .lut_mask = 16'hA0A0;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N29
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[8] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N6
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~7 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux001|lsfr_reg [8]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~7 .lut_mask = 16'hCFCF;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N7
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[9] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N26
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~6 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux001|lsfr_reg [9]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~6 .lut_mask = 16'hAA00;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N27
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[10] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N4
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux001|lsfr_reg [10]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~5 .lut_mask = 16'hF0FF;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N5
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[11] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N14
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux001|lsfr_reg [11]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~4 .lut_mask = 16'hF0FF;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N15
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[12] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux001|lsfr_reg [12]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~3 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N9
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[13] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~2 (
	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\inst8|nco_ii_0|ux001|lsfr_reg [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~2 .lut_mask = 16'hC0C0;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N3
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[14] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~1 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux001|lsfr_reg [14]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~1 .lut_mask = 16'hCFCF;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N13
dffeas \inst8|nco_ii_0|ux001|lsfr_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|lsfr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg[15] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|lsfr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|Add0~0 (
	.dataa(\inst8|nco_ii_0|ux001|lsfr_reg [15]),
	.datab(\inst8|nco_ii_0|ux001|lsfr_reg [14]),
	.datac(\inst8|nco_ii_0|ux001|lsfr_reg [13]),
	.datad(\inst8|nco_ii_0|ux001|lsfr_reg [12]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|Add0~0 .lut_mask = 16'h2AAA;
defparam \inst8|nco_ii_0|ux001|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N5
dffeas \inst8|nco_ii_0|ux001|dxxrv[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|dxxrv[3] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|dxxrv[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|Add0~1 (
	.dataa(\inst8|nco_ii_0|ux001|lsfr_reg [12]),
	.datab(\inst8|nco_ii_0|ux001|lsfr_reg [14]),
	.datac(\inst8|nco_ii_0|ux001|lsfr_reg [13]),
	.datad(\inst8|nco_ii_0|ux001|lsfr_reg [15]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|Add0~1 .lut_mask = 16'h6CCC;
defparam \inst8|nco_ii_0|ux001|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N7
dffeas \inst8|nco_ii_0|ux001|dxxrv[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|dxxrv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|dxxrv[2] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|dxxrv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|Add0~2 (
	.dataa(\inst8|nco_ii_0|ux001|lsfr_reg [12]),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux001|lsfr_reg [13]),
	.datad(\inst8|nco_ii_0|ux001|lsfr_reg [15]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|Add0~2 .lut_mask = 16'h5AF0;
defparam \inst8|nco_ii_0|ux001|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N1
dffeas \inst8|nco_ii_0|ux001|dxxrv[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|dxxrv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|dxxrv[1] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|dxxrv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux001|lsfr_reg~0 (
	.dataa(\inst8|nco_ii_0|ux001|lsfr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux001|lsfr_reg [15]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux001|lsfr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|lsfr_reg~0 .lut_mask = 16'h55AA;
defparam \inst8|nco_ii_0|ux001|lsfr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N11
dffeas \inst8|nco_ii_0|ux001|dxxrv[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux001|lsfr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux001|dxxrv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux001|dxxrv[0] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux001|dxxrv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~14 (
	.dataa(\inst8|nco_ii_0|ux001|dxxrv [0]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[4]~14_cout ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~14 .lut_mask = 16'h0088;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~16 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.datab(\inst8|nco_ii_0|ux001|dxxrv [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[4]~14_cout ),
	.combout(),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[4]~16_cout ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~16 .lut_mask = 16'h0017;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~18 (
	.dataa(\inst8|nco_ii_0|ux001|dxxrv [2]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[4]~16_cout ),
	.combout(),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[4]~18_cout ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~18 .lut_mask = 16'h008E;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~20 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.datab(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[4]~18_cout ),
	.combout(),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[4]~20_cout ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~20 .lut_mask = 16'h0017;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~22 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.datab(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[4]~20_cout ),
	.combout(),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[4]~22_cout ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~22 .lut_mask = 16'h008E;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[5]~23 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datab(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[4]~22_cout ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[5]~23_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[5]~24 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[5]~23 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y32_N25
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[5] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N6
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~0 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux002|phi_dither_out_w [5]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~0 .lut_mask = 16'hAA00;
defparam \inst8|nco_ii_0|ux002|dxxpdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N7
dffeas \inst8|nco_ii_0|ux002|dxxpdo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[5] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux002|dxxpdo [5]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder .lut_mask = 16'hFF00;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N21
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N12
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [1]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~0 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux009|rom_add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N13
dffeas \inst8|nco_ii_0|ux009|rom_add[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[0] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~71 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~73 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72 .lut_mask = 16'hC30C;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N9
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[6]~25 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datab(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[5]~24 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[6]~25_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[6]~26 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[6]~25 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y32_N27
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[6] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N28
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~1 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux002|phi_dither_out_w [6]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~1 .lut_mask = 16'hAA00;
defparam \inst8|nco_ii_0|ux002|dxxpdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N29
dffeas \inst8|nco_ii_0|ux002|dxxpdo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[6] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux002|dxxpdo [6]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder .lut_mask = 16'hFF00;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N15
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N20
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~1 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [2]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~1 .lut_mask = 16'hAA00;
defparam \inst8|nco_ii_0|ux009|rom_add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N21
dffeas \inst8|nco_ii_0|ux009|rom_add[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[1] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~73 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~75 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74 .lut_mask = 16'h5A5F;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N11
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[7]~27 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datab(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[6]~26 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[7]~27_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[7]~28 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[7]~27 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y32_N29
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[7] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N22
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~2 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux002|phi_dither_out_w [7]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~2 .lut_mask = 16'hAA00;
defparam \inst8|nco_ii_0|ux002|dxxpdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N23
dffeas \inst8|nco_ii_0|ux002|dxxpdo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[7] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N18
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux002|dxxpdo [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N19
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N10
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~2 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [3]),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~2 .lut_mask = 16'hCC00;
defparam \inst8|nco_ii_0|ux009|rom_add~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N11
dffeas \inst8|nco_ii_0|ux009|rom_add[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[2] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datab(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~75 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~77 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N13
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[8]~29 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datab(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[7]~28 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[8]~29_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[8]~30 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[8]~29 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y32_N31
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[8] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N0
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux002|phi_dither_out_w [8]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~3 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux002|dxxpdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N1
dffeas \inst8|nco_ii_0|ux002|dxxpdo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[8] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N12
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux002|dxxpdo [8]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder .lut_mask = 16'hFF00;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N13
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N16
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~3 (
	.dataa(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~3 .lut_mask = 16'hAA00;
defparam \inst8|nco_ii_0|ux009|rom_add~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N17
dffeas \inst8|nco_ii_0|ux009|rom_add[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[3] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datab(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~77 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~79 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N15
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[9]~31 (
	.dataa(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[8]~30 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[9]~31_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[9]~32 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[9]~31 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N1
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[9] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~4 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux002|phi_dither_out_w [9]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~4 .lut_mask = 16'hC0C0;
defparam \inst8|nco_ii_0|ux002|dxxpdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N19
dffeas \inst8|nco_ii_0|ux002|dxxpdo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[9] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux002|dxxpdo [9]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder .lut_mask = 16'hFF00;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N27
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~4 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~4 .lut_mask = 16'hA0A0;
defparam \inst8|nco_ii_0|ux009|rom_add~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N31
dffeas \inst8|nco_ii_0|ux009|rom_add[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[4] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datab(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~79 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~81 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N17
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N2
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[10]~33 (
	.dataa(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[9]~32 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[10]~33_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[10]~34 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[10]~33 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N3
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[10] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N10
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux002|phi_dither_out_w [10]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~5 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux002|dxxpdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N11
dffeas \inst8|nco_ii_0|ux002|dxxpdo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[10] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N14
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux002|dxxpdo [10]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder .lut_mask = 16'hFF00;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N15
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N2
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~5 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [6]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~5 .lut_mask = 16'hC0C0;
defparam \inst8|nco_ii_0|ux009|rom_add~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N3
dffeas \inst8|nco_ii_0|ux009|rom_add[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[5] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datab(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~81 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~83 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N19
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[11]~35 (
	.dataa(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[10]~34 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[11]~35_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[11]~36 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[11]~35 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N5
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[11] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~6 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux002|phi_dither_out_w [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~6 .lut_mask = 16'hA0A0;
defparam \inst8|nco_ii_0|ux002|dxxpdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N25
dffeas \inst8|nco_ii_0|ux002|dxxpdo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[11] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux002|dxxpdo [11]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder .lut_mask = 16'hFF00;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N29
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~6 (
	.dataa(\rst~input_o ),
	.datab(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~6 .lut_mask = 16'h8888;
defparam \inst8|nco_ii_0|ux009|rom_add~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N21
dffeas \inst8|nco_ii_0|ux009|rom_add[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[6] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~83 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~85 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84 .lut_mask = 16'hC30C;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N21
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[12]~37 (
	.dataa(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[11]~36 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[12]~37_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[12]~38 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[12]~37 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N7
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[12] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N0
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux002|phi_dither_out_w [12]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~7 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux002|dxxpdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N1
dffeas \inst8|nco_ii_0|ux002|dxxpdo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[12] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N8
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux002|dxxpdo [12]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder .lut_mask = 16'hFF00;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N9
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N16
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~7 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [8]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~7 .lut_mask = 16'hC0C0;
defparam \inst8|nco_ii_0|ux009|rom_add~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N17
dffeas \inst8|nco_ii_0|ux009|rom_add[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[7] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~85 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~87 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86 .lut_mask = 16'h5A5F;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N23
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[13]~39 (
	.dataa(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[12]~38 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[13]~39_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[13]~40 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[13]~39 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N9
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[13] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N18
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~8 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux002|phi_dither_out_w [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~8 .lut_mask = 16'hA0A0;
defparam \inst8|nco_ii_0|ux002|dxxpdo~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N19
dffeas \inst8|nco_ii_0|ux002|dxxpdo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[13] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N26
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux002|dxxpdo [13]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder .lut_mask = 16'hFF00;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N27
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N30
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~8 (
	.dataa(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [9]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~8 .lut_mask = 16'hA0A0;
defparam \inst8|nco_ii_0|ux009|rom_add~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N31
dffeas \inst8|nco_ii_0|ux009|rom_add[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[8] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datab(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~87 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~89 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N25
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[14]~41 (
	.dataa(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[13]~40 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[14]~41_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[14]~42 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[14]~41 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N11
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[14] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N4
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~9 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux002|phi_dither_out_w [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~9 .lut_mask = 16'hA0A0;
defparam \inst8|nco_ii_0|ux002|dxxpdo~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N5
dffeas \inst8|nco_ii_0|ux002|dxxpdo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[14] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N24
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux002|dxxpdo [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N25
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N20
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~9 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [10]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~9 .lut_mask = 16'hC0C0;
defparam \inst8|nco_ii_0|ux009|rom_add~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N21
dffeas \inst8|nco_ii_0|ux009|rom_add[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[9] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datab(\inst8|nco_ii_0|ux000|phi_int_arr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~89 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~91 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N27
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[15]~43 (
	.dataa(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[14]~42 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[15]~43_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[15]~44 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[15]~43 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N13
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[15] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux002|phi_dither_out_w [15]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~10 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux002|dxxpdo~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N23
dffeas \inst8|nco_ii_0|ux002|dxxpdo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[15] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|phi_mod_int_reg~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux004|phi_mod_int_reg[0][11]~q ),
	.datad(\inst5|buff~q ),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|phi_mod_int_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~7 .lut_mask = 16'hFFF0;
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N21
dffeas \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|phi_mod_int_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|phi_mod_int_reg[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][11] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|phi_mod_int_reg~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux004|phi_mod_int_reg[0][11]~q ),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|phi_mod_int_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~4 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N15
dffeas \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|phi_mod_int_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|phi_mod_int_reg[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][11] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|phi_mod_int_reg~1 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux004|phi_mod_int_reg[1][11]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|phi_mod_int_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~1 .lut_mask = 16'hA0A0;
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N19
dffeas \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|phi_mod_int_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][11] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~3 (
	.dataa(\inst8|nco_ii_0|ux002|dxxpdo [15]),
	.datab(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~3_combout ),
	.cout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~4 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~3 .lut_mask = 16'h6688;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N9
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~10 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~10 .lut_mask = 16'hA0A0;
defparam \inst8|nco_ii_0|ux009|rom_add~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N21
dffeas \inst8|nco_ii_0|ux009|rom_add[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[10] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~91 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92_combout ),
	.cout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~93 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92 .lut_mask = 16'hC30C;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N29
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[16]~45 (
	.dataa(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datab(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[15]~44 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[16]~45_combout ),
	.cout(\inst8|nco_ii_0|ux002|phi_dither_out_w[16]~46 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[16]~45 .lut_mask = 16'h698E;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[16]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N15
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[16]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[16] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux002|phi_dither_out_w [16]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~11 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux002|dxxpdo~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N7
dffeas \inst8|nco_ii_0|ux002|dxxpdo[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[16] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
fiftyfivenm_lcell_comb \inst7|buffer~0 (
// Equation(s):
// \inst7|buffer~0_combout  = (\inst7|Equal0~0_combout  & (\inst7|count [1] $ (!\inst7|count [3])))

	.dataa(\inst7|Equal0~0_combout ),
	.datab(\inst7|count [1]),
	.datac(gnd),
	.datad(\inst7|count [3]),
	.cin(gnd),
	.combout(\inst7|buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|buffer~0 .lut_mask = 16'h8822;
defparam \inst7|buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N21
dffeas \inst7|buffer[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|data~0_combout ),
	.asdata(vcc),
	.clrn(\inst3|f_buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|buffer[0] .is_wysiwyg = "true";
defparam \inst7|buffer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N23
dffeas \inst7|buffer[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst7|buffer [0]),
	.clrn(\inst3|f_buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|buffer[1] .is_wysiwyg = "true";
defparam \inst7|buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
fiftyfivenm_lcell_comb \inst5|sub_reg0~0 (
// Equation(s):
// \inst5|sub_reg0~0_combout  = \inst7|buffer [0] $ (\inst7|buffer [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|buffer [0]),
	.datad(\inst7|buffer [1]),
	.cin(gnd),
	.combout(\inst5|sub_reg0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sub_reg0~0 .lut_mask = 16'h0FF0;
defparam \inst5|sub_reg0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N27
dffeas \inst5|sub_reg0[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst5|sub_reg0~0_combout ),
	.asdata(vcc),
	.clrn(\inst7|buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sub_reg0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sub_reg0[12] .is_wysiwyg = "true";
defparam \inst5|sub_reg0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|phi_mod_int_reg~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst5|sub_reg0 [12]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|phi_mod_int_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~8 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N5
dffeas \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|phi_mod_int_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|phi_mod_int_reg[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][12] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|phi_mod_int_reg~5 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux004|phi_mod_int_reg[0][12]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|phi_mod_int_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~5 .lut_mask = 16'hA0A0;
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N17
dffeas \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|phi_mod_int_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|phi_mod_int_reg[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][12] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|phi_mod_int_reg~2 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux004|phi_mod_int_reg[1][12]~q ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|phi_mod_int_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~2 .lut_mask = 16'hC0C0;
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N1
dffeas \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|phi_mod_int_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][12] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~5 (
	.dataa(\inst8|nco_ii_0|ux002|dxxpdo [16]),
	.datab(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~4 ),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~5_combout ),
	.cout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~6 ));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~5 .lut_mask = 16'h9617;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y33_N11
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [12]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~11 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux009|rom_add~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N31
dffeas \inst8|nco_ii_0|ux009|rom_add[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[11] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94 (
	.dataa(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~93 ),
	.combout(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94 .lut_mask = 16'h5A5A;
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N31
dffeas \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|phi_dither_out_w[17]~47 (
	.dataa(\inst8|nco_ii_0|ux001|dxxrv [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.cin(\inst8|nco_ii_0|ux002|phi_dither_out_w[16]~46 ),
	.combout(\inst8|nco_ii_0|ux002|phi_dither_out_w[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[17]~47 .lut_mask = 16'hA55A;
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[17]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y31_N17
dffeas \inst8|nco_ii_0|ux002|phi_dither_out_w[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|phi_dither_out_w[17]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|phi_dither_out_w [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[17] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|phi_dither_out_w[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux002|dxxpdo~12 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux002|phi_dither_out_w [17]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux002|dxxpdo~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo~12 .lut_mask = 16'hC0C0;
defparam \inst8|nco_ii_0|ux002|dxxpdo~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N23
dffeas \inst8|nco_ii_0|ux002|dxxpdo[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux002|dxxpdo~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux002|dxxpdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux002|dxxpdo[17] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux002|dxxpdo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
fiftyfivenm_lcell_comb \inst5|sub_reg0[13]~feeder (
// Equation(s):
// \inst5|sub_reg0[13]~feeder_combout  = \inst7|buffer [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|buffer [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|sub_reg0[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sub_reg0[13]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|sub_reg0[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N17
dffeas \inst5|sub_reg0[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst5|sub_reg0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst7|buff~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sub_reg0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sub_reg0[13] .is_wysiwyg = "true";
defparam \inst5|sub_reg0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|phi_mod_int_reg~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst5|sub_reg0 [13]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|phi_mod_int_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~9 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N3
dffeas \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|phi_mod_int_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|phi_mod_int_reg[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][13] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|phi_mod_int_reg~6 (
	.dataa(gnd),
	.datab(\inst8|nco_ii_0|ux004|phi_mod_int_reg[0][13]~q ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|phi_mod_int_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~6 .lut_mask = 16'hC0C0;
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N27
dffeas \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|phi_mod_int_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|phi_mod_int_reg[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][13] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|phi_mod_int_reg~3 (
	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux004|phi_mod_int_reg[1][13]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux004|phi_mod_int_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~3 .lut_mask = 16'hA0A0;
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N29
dffeas \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|phi_mod_int_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~7 (
	.dataa(\inst8|nco_ii_0|ux002|dxxpdo [17]),
	.datab(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~6 ),
	.combout(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~7 .lut_mask = 16'h6969;
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y33_N13
dffeas \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|buff~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux009|rom_add~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux009|rom_add~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add~12 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux009|rom_add~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N25
dffeas \inst8|nco_ii_0|ux009|rom_add[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux009|rom_add~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux009|rom_add [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux009|rom_add[12] .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux009|rom_add[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~0 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux123|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N31
dffeas \inst8|nco_ii_0|ux123|data_out[11]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[11]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[11]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[11]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~1 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux123|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N5
dffeas \inst8|nco_ii_0|ux123|data_out[10]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[10]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[10]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[10]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~2 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux123|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \inst8|nco_ii_0|ux123|data_out[9]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~3 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux123|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N25
dffeas \inst8|nco_ii_0|ux123|data_out[8]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFE;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~4 (
	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~4 .lut_mask = 16'hC0C0;
defparam \inst8|nco_ii_0|ux123|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N13
dffeas \inst8|nco_ii_0|ux123|data_out[7]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFE0000000000007FFFFFFFFFFF8000000000007FFFFFFFFFFE000000000007FFFFFFFFFFC00000000003FFFFFFFFFFC00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFF80000000007FFFFFFFFFC0000000001FFFFFFFFFF00000000003FFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFFFFC00000000007FFFFFFFFFFC00000000001FFFFFFFFFFF000000000001FFFFFFFFFFFE000000000001FFFFFFFFFFFF80000000000007FFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFF000000000000FFFFFFFFFFFF000000000001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000007FFFFFFFFFF80000000001FFFFFFFFFFC0000000000FFFFFFFFFF80000000001FFFFFFFFFF00000000007FFFFFFFFFC0000000003FFFFFFFFFE;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000001FFFFFFFFFF80000000001FFFFFFFFFFC00000000007FFFFFFFFFF800000000007FFFFFFFFFFC00000000000FFFFFFFFFFFC000000000003FFFFFFFFFFFC000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~5 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux123|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N19
dffeas \inst8|nco_ii_0|ux123|data_out[6]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFC000000000000FFFFFFFFFFFC00000000003FFFFFFFFFE0000000003FFFFFFFFE000000001FFFFFFFF800000003FFFFFFFC00000003FFFFFFF00000003FFFFFFE0000001FFFFFFE0000003FFFFFF8000001FFFFFF8000001FFFFFF0000007FFFFF8000007FFFFF8000007FFFFF000001FFFFFC000007FFFFF000003FFFFF000003FFFFF000003FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFE00000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFF000007FFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800003FFFFE00001FFFFF000007FFFFE00000FFFFF800003FFFFF000003FFFFE000007FFFFE000003FFFFF000001FFFFF800000FFFFFE000001FFFFFE000001FFFFFE000001FFFFFF0000007FFFFFE0000007FFFFFE0000003FFFFFF80000007FFFFFF80000003FFFFFFF00000003FFFFFFFC00000003FFFFFFFE000000007FFFFFFFF8000000003FFFFFFFFF80000000003FFFFFFFFFFC000000000007FFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFC000000000007FFFFFFFFFF80000000003FFFFFFFFF8000000003FFFFFFFFC00000000FFFFFFFF800000007FFFFFFF80000001FFFFFFF80000003FFFFFFC0000003FFFFFF8000000FFFFFFC000000FFFFFFC000001FFFFFF000000FFFFFF000000FFFFFF000000FFFFFE000003FFFFF000001FFFFF800000FFFFFC00000FFFFF800001FFFFF800003FFFFE00000FFFFFC00001FFFFF00000FFFFF800003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800003FFFFE00000FFFFF800003FFFFE00000FFFFFC00001FFFFF800001FFFFF800001FFFFF800001FFFFFC000007FFFFF000001FFFFFC000003FFFFFC000003FFFFFC000001FFFFFF0000003FFFFFF0000003FFFFFF8000000FFFFFFF0000000FFFFFFF80000001FFFFFFF800000007FFFFFFF800000003FFFFFFFF000000000FFFFFFFFF8000000000FFFFFFFFFF800000000007FFFFFFFFFFE0000000000007FFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~6 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux123|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N4
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux123|data_out~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2feeder .lut_mask = 16'hF0F0;
defparam \inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N5
dffeas \inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFF800000000007FFFFFFFFF000000001FFFFFFFF00000003FFFFFFE0000003FFFFFE000000FFFFFF000003FFFFF800003FFFFE00001FFFFE00003FFFF80001FFFF80001FFFF00007FFFC0003FFFC0003FFFC0003FFF8000FFFE0003FFF0001FFF8001FFF8001FFF0003FFF0007FFC001FFF0007FFC001FFE000FFF0007FF8007FF8007FF8007FF8007FF800FFF001FFE003FFC007FF000FFE003FF800FFE003FF800FFE003FF800FFE007FF001FF800FFE007FF003FF801FFC00FFE007FE003FF001FF801FF800FFC00FFE007FE007FF003FF003FF001FF801FF801FFC00;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFC00FFC007FE007FE007FF003FF003FF801FF801FFC00FFC00FFE007FE003FF001FF801FFC00FFE007FF001FF800FFC007FF003FF800FFE003FF001FFC007FF001FFC003FF800FFE001FFC007FF800FFF001FFE001FFE001FFE001FFE001FFE001FFF000FFF8007FFC001FFF0007FFC001FFF0003FFE0007FFE0007FFE0007FFF0003FFF8000FFFE0003FFFC0003FFFC0003FFFC0001FFFF00007FFFE00007FFFF00003FFFFC00007FFFFC00003FFFFF000003FFFFF8000007FFFFF8000001FFFFFFC0000001FFFFFFF800000003FFFFFFFF8000000000FFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init1 = 2048'h000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFE0000000003FFFFFFFF800000003FFFFFFF00000007FFFFFF0000003FFFFFC000003FFFFF800001FFFFF800007FFFFC00007FFFF80001FFFFC0000FFFFC0001FFFF00007FFF80007FFF80007FFF8000FFFE0003FFF8001FFFC000FFFC000FFFC000FFF8001FFF0007FFC001FFF0007FFC003FFE001FFF000FFF000FFF000FFF000FFF000FFF001FFE003FFC007FF000FFE003FF8007FF001FFC007FF001FF800FFE003FF801FFC007FE003FF001FFC00FFE007FF003FF001FF800FFC00FFE007FE007FF003FF003FF801FF801FFC00FFC00FFC007FE007FE;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init0 = 2048'h007FF003FF003FF001FF801FF801FFC00FFC00FFE007FE003FF003FF001FF800FFC00FFE007FF003FF801FFC00FFE003FF001FFC00FFE003FF800FFE003FF800FFE003FF800FFE001FFC007FF800FFF001FFE003FFC003FFC003FFC003FFC003FFC001FFE000FFF0007FFC001FFF0007FFC001FFF8001FFF0003FFF0003FFF0001FFF8000FFFE0003FFF80007FFF80007FFF80007FFFC0001FFFF00003FFFF00003FFFF80000FFFFF00000FFFFF800003FFFFF800001FFFFFE000000FFFFFF8000000FFFFFFF80000001FFFFFFFF000000001FFFFFFFFFC00000000003FFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~7 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux123|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N9
dffeas \inst8|nco_ii_0|ux123|data_out[4]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFF800000007FFFFFF0000007FFFFF000007FFFF80000FFFFC0001FFFF0000FFFE0003FFF8001FFF0003FFE001FFF000FFF000FFE003FFC007FE003FF001FF801FF801FF003FE007FC01FF007FC01FE00FF007F803FC03FC03FC03FC03FC03F807F00FE01FC03F80FE01FC07F01FC07F01FC0FE03F80FC07E03F81FC0FE07E03F01F81F80FC0FC07E07E07E07E07E07E07E07E07E07C0FC0FC1F81F83F03E07E0FC0F81F83F07E0FC1F83F07E0FC1F83F07C0F81F07E0F81F07E0F81F07C0F83E07C1F03E0F81F07C1F83E0F81F07C1F07E0F83E0F81F07C1F07C0F83E0F83E0FC1F07C1F07C1F83E0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init2 = 2048'hF83E0F83E07C1F07C1F07E0F83E0F83E07C1F07C1F03E0F83E0FC1F07C1F83E0F81F07C1F83E0FC1F07E0F81F07C0F83F07C0F83F07E0F81F03E0FC1F83F07E0FC1F83F03E07C0FC1F81F03F07E07E0FC0FC1F81F81F81F81F81F01F81F81F81F81F80FC0FC07E07F03F01F80FC07E03F01FC0FE03F81FC07F01FC07F01FC07F00FE03FC07F00FE01FE03FC03FC03FC03FC03FC03FE01FF00FF807FC01FF007FC00FF803FF003FE007FE003FF003FF800FFE003FF8007FF8007FF8007FFC001FFF0003FFF0001FFFC0007FFF80003FFFE00007FFFF00000FFFFFC000007FFFFFC0000003FFFFFFFC000000000FFFFFFFFFFFFF00000000000000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000001FFFFFFFFFFFFE0000000007FFFFFFF80000007FFFFFC000007FFFFE00001FFFFC0000FFFF80003FFFC0007FFF0001FFF8001FFF0007FFC003FFC003FFC003FF800FFE003FF801FF800FFC00FF801FF803FE007FC01FF007FC03FE01FF00FF807F807F807F807F807F80FF00FE01FC07F80FE01FC07F01FC07F01FC07F03F80FE07F01F80FC07E03F01F81FC0FC07E07E03F03F03F03F03F01F03F03F03F03F03F07E07E0FC0FC1F81F03F07E07C0F81F83F07E0FC1F83F07E0F81F03E0FC1F83E07C1F83E07C1F03E0FC1F07E0F83F07C1F03E0F83F07C1F07E0F83E0F81F07C1F07C0F83E0F83E0FC1F07C1F07C0F83E0F83E;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init0 = 2048'h0F83F07C1F07C1F07E0F83E0F83E07C1F07C1F03E0F83E0FC1F07C1F03E0F83F07C1F03E0F81F07C0F83E07C1F03E0FC1F03E0FC1F03E07C1F83F07E0FC1F83F07E0FC1F83F03E07E0FC0F81F83F03F07E07E07C0FC0FC0FC0FC0FC0FC0FC0FC0FC07E07E03F03F01F80FC0FE07F03F80FC07E03F80FE07F01FC07F01FC07F00FE03F807F00FE01FC03F807F807F807F807F807F803FC01FE00FF007FC01FF007FC00FF801FF003FF003FF001FF800FFC007FF800FFE001FFE001FFF000FFF8001FFF0003FFF8000FFFE0001FFFF00007FFFE00003FFFFC00001FFFFFC000001FFFFFFC00000003FFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~8 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux123|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N27
dffeas \inst8|nco_ii_0|ux123|data_out[3]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFF000000001FFFFFFC00000FFFFF00007FFF80007FFE000FFF8007FF800FFE007FE007FE00FF803FE01FF00FF00FF01FE03F807F01F80FE03F01F81FC0FC0FC0FC0F81F83F03E07C1F83E0FC1F07C1F07C1E0F83E1F0783C1E0F0783C1E1F0F0F8787C3C3C3C3C3C3C3C3C3C3C387878F0F1E1E3C3878F1E1C3870E1E3870E1C38F1E3870E3C71E3871C38E1C71E38E1C71C78E38E3871C71C71C71C71C71C71C71C71C638E38E39C71C738E39C71CE38E71C638C71CE39C738E71CE39C638C738C718E718E718E718E718C738C739C639CE31CE718C739C631CE718C639CE718C639CE718C639CE738C6318E739CE318C631CE739C6318;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init2 = 2048'hC639CE739C6318C739CE718C631CE739C6318C739CE318C739CE318E739C631CE718C739C639CE31CE718E718C738C738C738C738C718E718E31CE39C738E71CE39C738E31C738E31C718E38C71C718E38E39C71C71C71C71C718E1C71C71C71C71C70E38E3871C70E38F1C70E3871C38F1C38F1C3871E3C78E1C3870E1E3C78F0E1E3C3878F0F1E1E1E3C3C3C3C3C3C3C3C3C3C3E1E1E0F0F0787C3E1F0F87C3E0F07C3E0F83E1F07C1F83E0F83F07C0F81F03F07E07E07E07E07E07F03F01FC0FE03F80FE01FC03F807F807F803FC01FF007FE00FFC00FFE003FF8007FF8003FFF0003FFF80003FFFF00000FFFFFE0000000FFFFFFFFFE0000000000000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init1 = 2048'h0000000000000000FFFFFFFFFE0000000FFFFFE00001FFFF80003FFF8001FFF8003FFC003FF800FFE007FE00FFC01FF007F803FC03FC03F807F00FE03F80FE07F01F81FC0FC0FC0FC0FC0FC1F81F03E07C1F83E0F83F07C1F0F83E0F87C1E0F87C3E1F0F87C3C1E1E0F0F0F878787878787878787878F0F0F1E1E3C3878F0E1E3C78F0E1C3870E3C78F1C3871E3871E3871C38E1C71E38E1C71C38E38E1C71C71C71C71C70E31C71C71C71C71C738E38E31C71C638E31C718E39C718E39C738E71CE39C738E718E31CE31C639C639C639C639C631CE31CE718E738C739C631CE718C739CE318E739C6318E739C6318C739CE718C631CE739C6318C739CE738C6;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init0 = 2048'h318C739CE718C6318E739CE318C639CE738C631CE738C631CE738C631CE718C739C631CE718E738C739C639C631CE31CE31CE31CE31C639C638C738E71CE39C738E71C638C71CE38E71C738E39C71C738E38E38C71C71C71C71C71C71C71C71C71C38E38E3C71C70E38F1C70E3871C38F1C78E1C38F1E3870E1C38F0E1C3870F1E3C3878F0F1E1E3C3C38787878787878787878787C3C3E1E1F0F0783C1E0F0783C1F0F83E0F07C1F07C1F07E0F83F07C0F81F83F03E07E07E07E07F03F01F80FE03F01FC03F80FF01FE01FE01FF00FF803FE00FFC00FFC00FFE003FFC003FFE000FFFC0003FFFC0001FFFFE000007FFFFFF000000001FFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N30
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~9 (
	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~9 .lut_mask = 16'hCC00;
defparam \inst8|nco_ii_0|ux123|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N4
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|nco_ii_0|ux123|data_out~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2feeder .lut_mask = 16'hF0F0;
defparam \inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N5
dffeas \inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFF8000000FFFFE0001FFF8003FF800FFC00FF807FC07F807F01F80FC07E07E07C0F81F07C1F07C1E0F87C3C1E1F0F0F0F0F0E1E1C3C7870E1C78F1C38E1C71C38E38E38E38E71C738E31C639C639CE318C6318C6319CE6319CC663399CCE67331998CCCE6666333333333333333333333266666CCCD999332664CD993366CD99366CD9B26CD9364C9B24D9364DB26D926D926D924DB64936DB64924936DB6DB6DB6DB6DB6924925B6DB4925B6D24B6D25B692DB496D25B4B692D25B4B69692D25A5A4B4B4B4969696969696969696B4B4B4B5A5A5AD2D29694B4B5A52D29694B5A52D694B5A52D694B5A52D6B4A5AD694B5AD294B5AD296B5A5296;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init2 = 2048'hB5A5296B5A52D6B4A52D694A5AD294B5A5296B4A5AD296B4A5AD2D694B5A5AD2D696B4B5A5A52D2D296969696B4B4B4B4B4B4B4B4B6969696D2D2DA5A4B49692D25A4B692DA4B692DA496D24B6D2496DB4925B6DB492492492496D924924924936DB6C924DB64936C936C936C9B64DB26C9B26C9B264D93264D9B366CD993266CC999332666CCCD99999333333333333333333333199998CCCE66733998CC663398CE6339CC6319CE739C6318E738C738E71CE38C71C71C71C71C71C70E38F1C38F1E3C78F1E1C3C3C787878787C3C3E1F0F87C1E0F83E0FC1F03F07E07E07F03F80FE03FC07FC03FE00FFC00FFE001FFF8000FFFF800001FFFFFFFFE0000000;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init1 = 2048'h0000000FFFFFFFFF000003FFFE0003FFF000FFE007FE00FF807FC07F80FE03F81FC0FC0FC1F81F07E0F83E0F07C3E1F0F8787C3C3C3C3C787870F1E3C78F1E3871E38E1C71C71C71C71C71C638E71CE39C639CE318C739CE7318C67398CE63398CC6633399CCCE666333331999999999999999999999333336666CCC99933266CC993366CD9B364C99364C9B26C9B26C9B64DB26D926D926D924DB64926DB6D924924924936D24924924925B6DB4925B6D2496DA496D24B692DA4B692DA4B49692D25A4B4B69696D2D2D2DA5A5A5A5A5A5A5A5AD2D2D2D2969694B4B5A5AD2D696B4B5A52D696B4A5AD296B4A5AD294B5A5296B4A52D694A5AD694B5AD294B5A;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init0 = 2048'hD294B5AD296B5A5296B5A52D6B4A5AD694B5A52D694B5A52D694B5A52D29694B5A5A52D29696B4B4B5A5A5A5AD2D2D2D2D2D2D2D2D25A5A5A4B4B49692D2DA5B49692DA5B496D25B692DB496DA496DB4925B6DB492492DB6DB6DB6DB6DB6D924924DB6D924DB64936C936C936C9B64D93649B264D9366C9B366CD93366CD9933664CC9993336666CCCCC9999999999999999999998CCCCE666333199CCE673398CC67318CE7318C6318C6318E738C738C718E39C71CE38E38E38E3871C70E3871E3C70E1C3C7870F0E1E1E1E1E1F0F0787C3E0F07C1F07C1F03E07C0FC0FC07E03F01FC03FC07FC03FE007FE003FF8003FFF0000FFFFE0000003FFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~10 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux123|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N17
dffeas \inst8|nco_ii_0|ux123|data_out[1]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|buff~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst8|nco_ii_0|ux009|rom_add [12],\inst8|nco_ii_0|ux009|rom_add [11],\inst8|nco_ii_0|ux009|rom_add [10],\inst8|nco_ii_0|ux009|rom_add [9],\inst8|nco_ii_0|ux009|rom_add [8],\inst8|nco_ii_0|ux009|rom_add [7],\inst8|nco_ii_0|ux009|rom_add [6],\inst8|nco_ii_0|ux009|rom_add [5],
\inst8|nco_ii_0|ux009|rom_add [4],\inst8|nco_ii_0|ux009|rom_add [3],\inst8|nco_ii_0|ux009|rom_add [2],\inst8|nco_ii_0|ux009|rom_add [1],\inst8|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .init_file = "nco_nco_ii_0_cos.hex";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .logical_ram_name = "nco:inst8|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_vt81:auto_generated|ALTSYNCRAM";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFF000007FFF000FFC01FE01FC07F03F07E0F83E0F078783C787870E1C78E3C71C71C638E718E739CE7319CC663339998CCCCCCCCC9999B33664C99366C9B26D926DB2492492492496DA4B692D25A5A5A52D294B5AD6B5295A95A952A55AB55AAD54AAD556AAAD55552AAAAAAAAAAAAAAAAAAAAB55555AAAB555AAB556AB55AA55AB54AD5A952B5A95AD6A5296B5AD29694B4B4B4B4B4B696D2DA4B6D24B6DA4924925B64924924DB6C936D926C93649B26C9B364D9B264C993266CD99B32664CCD999333326666664CCCCCCCCCCCCCCCCC66666667333339999CCCE666333999CCC6633399CCE673399CCE673198CE63319CC663398CE63399CC67319CC;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init2 = 2048'h67319CC673398CE63398CC673198CE63319CCE673399CCE6733998CC667333998CCCE667333399999CCCCCCCC666666666666666664CCCCCC999993336664CC99B3366CC993264C9B364D9B26C9B24D926C936D926DB64924924DB4924924B6DA496DA4B696D2DA5A5A5A5A5A52D296B5AD294AD6B52B5A952B56A55AB54AB55AAD55AAB555AAAB55555AAAAAAAAAAAAAAAAAAAAA955556AAAD556AA556AB55AB54A952B52B5295AD6B5A529694B4B4B49692DA4B6D249249249249B6C936C9B26CD93264CD99B33326666666663333998CC67319CE739CE31CE38C71C71C78E3C70E1C3C3C783C3C1E0F83E0FC1F81FC07F00FF007FE001FFFC00001FFFFFFF;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFF000007FFF000FFC01FE01FC07F03F07E0F83E0F078783C787870E1C78E3C71C71C638E718E739CE7319CC663339998CCCCCCCCC9999B33664C99366C9B26D926DB2492492492496DA4B692D25A5A5A52D294B5AD6B5295A95A952A55AB55AAD54AAD556AAAD55552AAAAAAAAAAAAAAAAAAAAB55555AAAB555AAB556AB55AA55AB54AD5A952B5A95AD6A5296B5AD29694B4B4B4B4B4B696D2DA4B6D24B6DA4924925B64924924DB6C936D926C93649B26C9B364D9B264C993266CD99B32664CCD999333326666664CCCCCCCCCCCCCCCCC66666667333339999CCCE666333999CCC6633399CCE673399CCE673198CE63319CC663398CE63399CC67319CC;
defparam \inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init0 = 2048'h67319CC673398CE63398CC673198CE63319CCE673399CCE6733998CC667333998CCCE667333399999CCCCCCCC666666666666666664CCCCCC999993336664CC99B3366CC993264C9B364D9B26C9B24D926C936D926DB64924924DB4924924B6DA496DA4B696D2DA5A5A5A5A5A52D296B5AD294AD6B52B5A952B56A55AB54AB55AAD55AAB555AAAB55555AAAAAAAAAAAAAAAAAAAAA955556AAAD556AA556AB55AB54A952B52B5295AD6B5A529694B4B4B49692DA4B6D249249249249B6C936C9B26CD93264CD99B33326666666663333998CC67319CE739CE31CE38C71C71C78E3C70E1C3C3C783C3C1E0F83E0FC1F81FC07F00FF007FE001FFFC00001FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
fiftyfivenm_lcell_comb \inst8|nco_ii_0|ux123|data_out~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\inst8|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst8|nco_ii_0|ux123|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out~11 .lut_mask = 16'hF000;
defparam \inst8|nco_ii_0|ux123|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N27
dffeas \inst8|nco_ii_0|ux123|data_out[0]~_Duplicate_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst8|nco_ii_0|ux123|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|nco_ii_0|ux123|data_out[0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|nco_ii_0|ux123|data_out[0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst8|nco_ii_0|ux123|data_out[0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~0 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~0 .lut_mask = 16'hA0A0;
defparam \inst11|nco_ii_0|ux122|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N5
dffeas \inst11|nco_ii_0|ux122|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[11] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y39_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~1 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~1 .lut_mask = 16'hAA00;
defparam \inst11|nco_ii_0|ux122|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \inst11|nco_ii_0|ux122|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[10] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y38_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~2 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~2 .lut_mask = 16'hAA00;
defparam \inst11|nco_ii_0|ux122|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \inst11|nco_ii_0|ux122|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[9] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~3 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~3 .lut_mask = 16'hAA00;
defparam \inst11|nco_ii_0|ux122|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \inst11|nco_ii_0|ux122|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[8] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y41_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init1 = 2048'h000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~4 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~4 .lut_mask = 16'hAA00;
defparam \inst11|nco_ii_0|ux122|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \inst11|nco_ii_0|ux122|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[7] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFF80000000007FFFFFFFFFC0000000001FFFFFFFFFF00000000003FFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFFFFC00000000007FFFFFFFFFFC00000000001FFFFFFFFFFF000000000001FFFFFFFFFFFE000000000001FFFFFFFFFFFF80000000000007FFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFF000000000000FFFFFFFFFFFF000000000001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000007FFFFFFFFFF80000000001FFFFFFFFFFC0000000000FFFFFFFFFF80000000001FFFFFFFFFF00000000007FFFFFFFFFC0000000003FFFFFFFFFE;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .mem_init1 = 2048'h0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000001FFFFFFFFFF80000000001FFFFFFFFFFC00000000007FFFFFFFFFF800000000007FFFFFFFFFFC00000000000FFFFFFFFFFFC000000000003FFFFFFFFFFFC000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFE0000000000007FFFFFFFFFFF8000000000007FFFFFFFFFFE000000000007FFFFFFFFFFC00000000003FFFFFFFFFFC00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~5 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~5 .lut_mask = 16'hAA00;
defparam \inst11|nco_ii_0|ux122|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N27
dffeas \inst11|nco_ii_0|ux122|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[6] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFF000007FFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800003FFFFE00001FFFFF000007FFFFE00000FFFFF800003FFFFF000003FFFFE000007FFFFE000003FFFFF000001FFFFF800000FFFFFE000001FFFFFE000001FFFFFE000001FFFFFF0000007FFFFFE0000007FFFFFE0000003FFFFFF80000007FFFFFF80000003FFFFFFF00000003FFFFFFFC00000003FFFFFFFE000000007FFFFFFFF8000000003FFFFFFFFF80000000003FFFFFFFFFFC000000000007FFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFC000000000007FFFFFFFFFF80000000003FFFFFFFFF8000000003FFFFFFFFC00000000FFFFFFFF800000007FFFFFFF80000001FFFFFFF80000003FFFFFFC0000003FFFFFF8000000FFFFFFC000000FFFFFFC000001FFFFFF000000FFFFFF000000FFFFFF000000FFFFFE000003FFFFF000001FFFFF800000FFFFFC00000FFFFF800001FFFFF800003FFFFE00000FFFFFC00001FFFFF00000FFFFF800003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800003FFFFE00000FFFFF800003FFFFE00000FFFFFC00001FFFFF800001FFFFF800001FFFFF800001FFFFFC000007FFFFF000001FFFFFC000003FFFFFC000003FFFFFC000001FFFFFF0000003FFFFFF0000003FFFFFF8000000FFFFFFF0000000FFFFFFF80000001FFFFFFF800000007FFFFFFF800000003FFFFFFFF000000000FFFFFFFFF8000000000FFFFFFFFFF800000000007FFFFFFFFFFE0000000000007FFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFC000000000000FFFFFFFFFFFC00000000003FFFFFFFFFE0000000003FFFFFFFFE000000001FFFFFFFF800000003FFFFFFFC00000003FFFFFFF00000003FFFFFFE0000001FFFFFFE0000003FFFFFF8000001FFFFFF8000001FFFFFF0000007FFFFF8000007FFFFF8000007FFFFF000001FFFFFC000007FFFFF000003FFFFF000003FFFFF000003FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFE00000;
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~6 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~6 .lut_mask = 16'hAA00;
defparam \inst11|nco_ii_0|ux122|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \inst11|nco_ii_0|ux122|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[5] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y42_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFC00FFC007FE007FE007FF003FF003FF801FF801FFC00FFC00FFE007FE003FF001FF801FFC00FFE007FF001FF800FFC007FF003FF800FFE003FF001FFC007FF001FFC003FF800FFE001FFC007FF800FFF001FFE001FFE001FFE001FFE001FFE001FFF000FFF8007FFC001FFF0007FFC001FFF0003FFE0007FFE0007FFE0007FFF0003FFF8000FFFE0003FFFC0003FFFC0003FFFC0001FFFF00007FFFE00007FFFF00003FFFFC00007FFFFC00003FFFFF000003FFFFF8000007FFFFF8000001FFFFFFC0000001FFFFFFF800000003FFFFFFFF8000000000FFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .mem_init2 = 2048'h000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFE0000000003FFFFFFFF800000003FFFFFFF00000007FFFFFF0000003FFFFFC000003FFFFF800001FFFFF800007FFFFC00007FFFF80001FFFFC0000FFFFC0001FFFF00007FFF80007FFF80007FFF8000FFFE0003FFF8001FFFC000FFFC000FFFC000FFF8001FFF0007FFC001FFF0007FFC003FFE001FFF000FFF000FFF000FFF000FFF000FFF001FFE003FFC007FF000FFE003FF8007FF001FFC007FF001FF800FFE003FF801FFC007FE003FF001FFC00FFE007FF003FF001FF800FFC00FFE007FE007FF003FF003FF801FF801FFC00FFC00FFC007FE007FE;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .mem_init1 = 2048'h007FF003FF003FF001FF801FF801FFC00FFC00FFE007FE003FF003FF001FF800FFC00FFE007FF003FF801FFC00FFE003FF001FFC00FFE003FF800FFE003FF800FFE003FF800FFE001FFC007FF800FFF001FFE003FFC003FFC003FFC003FFC003FFC001FFE000FFF0007FFC001FFF0007FFC001FFF8001FFF0003FFF0003FFF0001FFF8000FFFE0003FFF80007FFF80007FFF80007FFFC0001FFFF00003FFFF00003FFFF80000FFFFF00000FFFFF800003FFFFF800001FFFFFE000000FFFFFF8000000FFFFFFF80000001FFFFFFFF000000001FFFFFFFFFC00000000003FFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFF800000000007FFFFFFFFF000000001FFFFFFFF00000003FFFFFFE0000003FFFFFE000000FFFFFF000003FFFFF800003FFFFE00001FFFFE00003FFFF80001FFFF80001FFFF00007FFFC0003FFFC0003FFFC0003FFF8000FFFE0003FFF0001FFF8001FFF8001FFF0003FFF0007FFC001FFF0007FFC001FFE000FFF0007FF8007FF8007FF8007FF8007FF800FFF001FFE003FFC007FF000FFE003FF800FFE003FF800FFE003FF800FFE007FF001FF800FFE007FF003FF801FFC00FFE007FE003FF001FF801FF800FFC00FFE007FE007FF003FF003FF001FF801FF801FFC00;
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~7 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~7 .lut_mask = 16'hAA00;
defparam \inst11|nco_ii_0|ux122|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \inst11|nco_ii_0|ux122|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[4] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y40_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init3 = 2048'hF83E0F83E07C1F07C1F07E0F83E0F83E07C1F07C1F03E0F83E0FC1F07C1F83E0F81F07C1F83E0FC1F07E0F81F07C0F83F07C0F83F07E0F81F03E0FC1F83F07E0FC1F83F03E07C0FC1F81F03F07E07E0FC0FC1F81F81F81F81F81F01F81F81F81F81F80FC0FC07E07F03F01F80FC07E03F01FC0FE03F81FC07F01FC07F01FC07F00FE03FC07F00FE01FE03FC03FC03FC03FC03FC03FE01FF00FF807FC01FF007FC00FF803FF003FE007FE003FF003FF800FFE003FF8007FF8007FF8007FFC001FFF0003FFF0001FFFC0007FFF80003FFFE00007FFFF00000FFFFFC000007FFFFFC0000003FFFFFFFC000000000FFFFFFFFFFFFF00000000000000000000000000;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000001FFFFFFFFFFFFE0000000007FFFFFFF80000007FFFFFC000007FFFFE00001FFFFC0000FFFF80003FFFC0007FFF0001FFF8001FFF0007FFC003FFC003FFC003FF800FFE003FF801FF800FFC00FF801FF803FE007FC01FF007FC03FE01FF00FF807F807F807F807F807F80FF00FE01FC07F80FE01FC07F01FC07F01FC07F03F80FE07F01F80FC07E03F01F81FC0FC07E07E03F03F03F03F03F01F03F03F03F03F03F07E07E0FC0FC1F81F03F07E07C0F81F83F07E0FC1F83F07E0F81F03E0FC1F83E07C1F83E07C1F03E0FC1F07E0F83F07C1F03E0F83F07C1F07E0F83E0F81F07C1F07C0F83E0F83E0FC1F07C1F07C0F83E0F83E;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init1 = 2048'h0F83F07C1F07C1F07E0F83E0F83E07C1F07C1F03E0F83E0FC1F07C1F03E0F83F07C1F03E0F81F07C0F83E07C1F03E0FC1F03E0FC1F03E07C1F83F07E0FC1F83F07E0FC1F83F03E07E0FC0F81F83F03F07E07E07C0FC0FC0FC0FC0FC0FC0FC0FC0FC07E07E03F03F01F80FC0FE07F03F80FC07E03F80FE07F01FC07F01FC07F00FE03F807F00FE01FC03F807F807F807F807F807F803FC01FE00FF007FC01FF007FC00FF801FF003FF003FF001FF800FFC007FF800FFE001FFE001FFF000FFF8001FFF0003FFF8000FFFE0001FFFF00007FFFE00003FFFFC00001FFFFFC000001FFFFFFC00000003FFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFF800000007FFFFFF0000007FFFFF000007FFFF80000FFFFC0001FFFF0000FFFE0003FFF8001FFF0003FFE001FFF000FFF000FFE003FFC007FE003FF001FF801FF801FF003FE007FC01FF007FC01FE00FF007F803FC03FC03FC03FC03FC03F807F00FE01FC03F80FE01FC07F01FC07F01FC0FE03F80FC07E03F81FC0FE07E03F01F81F80FC0FC07E07E07E07E07E07E07E07E07E07C0FC0FC1F81F83F03E07E0FC0F81F83F07E0FC1F83F07E0FC1F83F07C0F81F07E0F81F07E0F81F07C0F83E07C1F03E0F81F07C1F83E0F81F07C1F07E0F83E0F81F07C1F07C0F83E0F83E0FC1F07C1F07C1F83E0;
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~8 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~8 .lut_mask = 16'hAA00;
defparam \inst11|nco_ii_0|ux122|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \inst11|nco_ii_0|ux122|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[3] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y41_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .mem_init3 = 2048'hC639CE739C6318C739CE718C631CE739C6318C739CE318C739CE318E739C631CE718C739C639CE31CE718E718C738C738C738C738C718E718E31CE39C738E71CE39C738E31C738E31C718E38C71C718E38E39C71C71C71C71C718E1C71C71C71C71C70E38E3871C70E38F1C70E3871C38F1C38F1C3871E3C78E1C3870E1E3C78F0E1E3C3878F0F1E1E1E3C3C3C3C3C3C3C3C3C3C3E1E1E0F0F0787C3E1F0F87C3E0F07C3E0F83E1F07C1F83E0F83F07C0F81F03F07E07E07E07E07E07F03F01FC0FE03F80FE01FC03F807F807F803FC01FF007FE00FFC00FFE003FF8007FF8003FFF0003FFF80003FFFF00000FFFFFE0000000FFFFFFFFFE0000000000000000;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .mem_init2 = 2048'h0000000000000000FFFFFFFFFE0000000FFFFFE00001FFFF80003FFF8001FFF8003FFC003FF800FFE007FE00FFC01FF007F803FC03FC03F807F00FE03F80FE07F01F81FC0FC0FC0FC0FC0FC1F81F03E07C1F83E0F83F07C1F0F83E0F87C1E0F87C3E1F0F87C3C1E1E0F0F0F878787878787878787878F0F0F1E1E3C3878F0E1E3C78F0E1C3870E3C78F1C3871E3871E3871C38E1C71E38E1C71C38E38E1C71C71C71C71C70E31C71C71C71C71C738E38E31C71C638E31C718E39C718E39C738E71CE39C738E718E31CE31C639C639C639C639C631CE31CE718E738C739C631CE718C739CE318E739C6318E739C6318C739CE718C631CE739C6318C739CE738C6;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .mem_init1 = 2048'h318C739CE718C6318E739CE318C639CE738C631CE738C631CE738C631CE718C739C631CE718E738C739C639C631CE31CE31CE31CE31C639C638C738E71CE39C738E71C638C71CE38E71C738E39C71C738E38E38C71C71C71C71C71C71C71C71C71C38E38E3C71C70E38F1C70E3871C38F1C78E1C38F1E3870E1C38F0E1C3870F1E3C3878F0F1E1E3C3C38787878787878787878787C3C3E1E1F0F0783C1E0F0783C1F0F83E0F07C1F07C1F07E0F83F07C0F81F83F03E07E07E07E07F03F01F80FE03F01FC03F80FF01FE01FE01FF00FF803FE00FFC00FFC00FFE003FFC003FFE000FFFC0003FFFC0001FFFFE000007FFFFFF000000001FFFFFFFFFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFF000000001FFFFFFC00000FFFFF00007FFF80007FFE000FFF8007FF800FFE007FE007FE00FF803FE01FF00FF00FF01FE03F807F01F80FE03F01F81FC0FC0FC0FC0F81F83F03E07C1F83E0FC1F07C1F07C1E0F83E1F0783C1E0F0783C1E1F0F0F8787C3C3C3C3C3C3C3C3C3C3C387878F0F1E1E3C3878F1E1C3870E1E3870E1C38F1E3870E3C71E3871C38E1C71E38E1C71C78E38E3871C71C71C71C71C71C71C71C71C638E38E39C71C738E39C71CE38E71C638C71CE39C738E71CE39C638C738C718E718E718E718E718C738C739C639CE31CE718C739C631CE718C639CE718C639CE718C639CE738C6318E739CE318C631CE739C6318;
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~9 (
	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~9 .lut_mask = 16'hA0A0;
defparam \inst11|nco_ii_0|ux122|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N15
dffeas \inst11|nco_ii_0|ux122|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[2] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init3 = 2048'hB5A5296B5A52D6B4A52D694A5AD294B5A5296B4A5AD296B4A5AD2D694B5A5AD2D696B4B5A5A52D2D296969696B4B4B4B4B4B4B4B4B6969696D2D2DA5A4B49692D25A4B692DA4B692DA496D24B6D2496DB4925B6DB492492492496D924924924936DB6C924DB64936C936C936C9B64DB26C9B26C9B264D93264D9B366CD993266CC999332666CCCD99999333333333333333333333199998CCCE66733998CC663398CE6339CC6319CE739C6318E738C738E71CE38C71C71C71C71C71C70E38F1C38F1E3C78F1E1C3C3C787878787C3C3E1F0F87C1E0F83E0FC1F03F07E07E07F03F80FE03FC07FC03FE00FFC00FFE001FFF8000FFFF800001FFFFFFFFE0000000;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000FFFFFFFFF000003FFFE0003FFF000FFE007FE00FF807FC07F80FE03F81FC0FC0FC1F81F07E0F83E0F07C3E1F0F8787C3C3C3C3C787870F1E3C78F1E3871E38E1C71C71C71C71C71C638E71CE39C639CE318C739CE7318C67398CE63398CC6633399CCCE666333331999999999999999999999333336666CCC99933266CC993366CD9B364C99364C9B26C9B26C9B64DB26D926D926D924DB64926DB6D924924924936D24924924925B6DB4925B6D2496DA496D24B692DA4B692DA4B49692D25A4B4B69696D2D2D2DA5A5A5A5A5A5A5A5AD2D2D2D2969694B4B5A5AD2D696B4B5A52D696B4A5AD296B4A5AD294B5A5296B4A52D694A5AD694B5AD294B5A;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init1 = 2048'hD294B5AD296B5A5296B5A52D6B4A5AD694B5A52D694B5A52D694B5A52D29694B5A5A52D29696B4B4B5A5A5A5AD2D2D2D2D2D2D2D2D25A5A5A4B4B49692D2DA5B49692DA5B496D25B692DB496DA496DB4925B6DB492492DB6DB6DB6DB6DB6D924924DB6D924DB64936C936C936C9B64D93649B264D9366C9B366CD93366CD9933664CC9993336666CCCCC9999999999999999999998CCCCE666333199CCE673398CC67318CE7318C6318C6318E738C738C718E39C71CE38E38E38E3871C70E3871E3C70E1C3C7870F0E1E1E1E1E1F0F0787C3E0F07C1F07C1F03E07C0FC0FC07E03F01FC03FC07FC03FE007FE003FF8003FFF0000FFFFE0000003FFFFFFFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFF8000000FFFFE0001FFF8003FF800FFC00FF807FC07F807F01F80FC07E07E07C0F81F07C1F07C1E0F87C3C1E1F0F0F0F0F0E1E1C3C7870E1C78F1C38E1C71C38E38E38E38E71C738E31C639C639CE318C6318C6319CE6319CC663399CCE67331998CCCE6666333333333333333333333266666CCCD999332664CD993366CD99366CD9B26CD9364C9B24D9364DB26D926D926D924DB64936DB64924936DB6DB6DB6DB6DB6924925B6DB4925B6D24B6D25B692DB496D25B4B692D25B4B69692D25A5A4B4B4B4969696969696969696B4B4B4B5A5A5AD2D29694B4B5A52D29694B5A52D694B5A52D694B5A52D6B4A5AD694B5AD294B5AD296B5A5296;
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~10 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux122|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \inst11|nco_ii_0|ux122|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[1] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y37_N0
fiftyfivenm_ram_block \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|nco_ii_0|ux009|rom_add [12],\inst11|nco_ii_0|ux009|rom_add [11],\inst11|nco_ii_0|ux009|rom_add [10],\inst11|nco_ii_0|ux009|rom_add [9],\inst11|nco_ii_0|ux009|rom_add [8],\inst11|nco_ii_0|ux009|rom_add [7],\inst11|nco_ii_0|ux009|rom_add [6],\inst11|nco_ii_0|ux009|rom_add [5],
\inst11|nco_ii_0|ux009|rom_add [4],\inst11|nco_ii_0|ux009|rom_add [3],\inst11|nco_ii_0|ux009|rom_add [2],\inst11|nco_ii_0|ux009|rom_add [1],\inst11|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .init_file = "nco_nco_ii_0_sin.hex";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .logical_ram_name = "nco:inst11|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_4u81:auto_generated|ALTSYNCRAM";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init3 = 2048'h67319CC673398CE63398CC673198CE63319CCE673399CCE6733998CC667333998CCCE667333399999CCCCCCCC666666666666666664CCCCCC999993336664CC99B3366CC993264C9B364D9B26C9B24D926C936D926DB64924924DB4924924B6DA496DA4B696D2DA5A5A5A5A5A52D296B5AD294AD6B52B5A952B56A55AB54AB55AAD55AAB555AAAB55555AAAAAAAAAAAAAAAAAAAAA955556AAAD556AA556AB55AB54A952B52B5295AD6B5A529694B4B4B49692DA4B6D249249249249B6C936C9B26CD93264CD99B33326666666663333998CC67319CE739CE31CE38C71C71C78E3C70E1C3C3C783C3C1E0F83E0FC1F81FC07F00FF007FE001FFFC00001FFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFF000007FFF000FFC01FE01FC07F03F07E0F83E0F078783C787870E1C78E3C71C71C638E718E739CE7319CC663339998CCCCCCCCC9999B33664C99366C9B26D926DB2492492492496DA4B692D25A5A5A52D294B5AD6B5295A95A952A55AB55AAD54AAD556AAAD55552AAAAAAAAAAAAAAAAAAAAB55555AAAB555AAB556AB55AA55AB54AD5A952B5A95AD6A5296B5AD29694B4B4B4B4B4B696D2DA4B6D24B6DA4924925B64924924DB6C936D926C93649B26C9B364D9B264C993266CD99B32664CCD999333326666664CCCCCCCCCCCCCCCCC66666667333339999CCCE666333999CCC6633399CCE673399CCE673198CE63319CC663398CE63399CC67319CC;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init1 = 2048'h67319CC673398CE63398CC673198CE63319CCE673399CCE6733998CC667333998CCCE667333399999CCCCCCCC666666666666666664CCCCCC999993336664CC99B3366CC993264C9B364D9B26C9B24D926C936D926DB64924924DB4924924B6DA496DA4B696D2DA5A5A5A5A5A52D296B5AD294AD6B52B5A952B56A55AB54AB55AAD55AAB555AAAB55555AAAAAAAAAAAAAAAAAAAAA955556AAAD556AA556AB55AB54A952B52B5295AD6B5A529694B4B4B49692DA4B6D249249249249B6C936C9B26CD93264CD99B33326666666663333998CC67319CE739CE31CE38C71C71C78E3C70E1C3C3C783C3C1E0F83E0FC1F81FC07F00FF007FE001FFFC00001FFFFFFF;
defparam \inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFF000007FFF000FFC01FE01FC07F03F07E0F83E0F078783C787870E1C78E3C71C71C638E718E739CE7319CC663339998CCCCCCCCC9999B33664C99366C9B26D926DB2492492492496DA4B692D25A5A5A52D294B5AD6B5295A95A952A55AB55AAD54AAD556AAAD55552AAAAAAAAAAAAAAAAAAAAB55555AAAB555AAB556AB55AA55AB54AD5A952B5A95AD6A5296B5AD29694B4B4B4B4B4B696D2DA4B6D24B6DA4924925B64924924DB6C936D926C93649B26C9B364D9B264C993266CD99B32664CCD999333326666664CCCCCCCCCCCCCCCCC66666667333339999CCCE666333999CCC6633399CCE673399CCE673198CE63319CC663398CE63399CC67319CC;
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
fiftyfivenm_lcell_comb \inst11|nco_ii_0|ux122|data_out~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [0]),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\inst11|nco_ii_0|ux122|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out~11 .lut_mask = 16'hF000;
defparam \inst11|nco_ii_0|ux122|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \inst11|nco_ii_0|ux122|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|nco_ii_0|ux122|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|nco_ii_0|ux123|data_out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|nco_ii_0|ux122|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|nco_ii_0|ux122|data_out[0] .is_wysiwyg = "true";
defparam \inst11|nco_ii_0|ux122|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y36_N0
fiftyfivenm_mac_mult \inst4|lpm_mult_component|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.dataa({\inst8|nco_ii_0|ux123|data_out~0_combout ,\inst8|nco_ii_0|ux123|data_out~1_combout ,\inst8|nco_ii_0|ux123|data_out~2_combout ,\inst8|nco_ii_0|ux123|data_out~3_combout ,\inst8|nco_ii_0|ux123|data_out~4_combout ,\inst8|nco_ii_0|ux123|data_out~5_combout ,
\inst8|nco_ii_0|ux123|data_out~6_combout ,\inst8|nco_ii_0|ux123|data_out~7_combout ,\inst8|nco_ii_0|ux123|data_out~8_combout ,\inst8|nco_ii_0|ux123|data_out~9_combout ,\inst8|nco_ii_0|ux123|data_out~10_combout ,\inst8|nco_ii_0|ux123|data_out~11_combout ,gnd,gnd,
gnd,gnd,gnd,gnd}),
	.datab({\inst11|nco_ii_0|ux122|data_out [11],\inst11|nco_ii_0|ux122|data_out [10],\inst11|nco_ii_0|ux122|data_out [9],\inst11|nco_ii_0|ux122|data_out [8],\inst11|nco_ii_0|ux122|data_out [7],\inst11|nco_ii_0|ux122|data_out [6],\inst11|nco_ii_0|ux122|data_out [5],\inst11|nco_ii_0|ux122|data_out [4],
\inst11|nco_ii_0|ux122|data_out [3],\inst11|nco_ii_0|ux122|data_out [2],\inst11|nco_ii_0|ux122|data_out [1],\inst11|nco_ii_0|ux122|data_out [0],gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst4|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst4|lpm_mult_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \inst4|lpm_mult_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst4|lpm_mult_component|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst4|lpm_mult_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst4|lpm_mult_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst4|lpm_mult_component|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y36_N2
fiftyfivenm_mac_out \inst4|lpm_mult_component|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20 ,
\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16 ,
\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12 ,
\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8 ,
\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4 ,
\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~dataout ,
\inst4|lpm_mult_component|auto_generated|mac_mult1~11 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~10 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~9 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~8 ,
\inst4|lpm_mult_component|auto_generated|mac_mult1~7 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~6 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~5 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~4 ,
\inst4|lpm_mult_component|auto_generated|mac_mult1~3 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~2 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~1 ,\inst4|lpm_mult_component|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst4|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst4|lpm_mult_component|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst4|lpm_mult_component|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X48_Y32_N0
fiftyfivenm_mac_mult \inst9|lpm_mult_component|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(\inst8|nco_ii_0|ux004|phi_mod_int_reg[2][13]~0_combout ),
	.dataa({\inst8|nco_ii_0|ux123|data_out~0_combout ,\inst8|nco_ii_0|ux123|data_out~1_combout ,\inst8|nco_ii_0|ux123|data_out~2_combout ,\inst8|nco_ii_0|ux123|data_out~3_combout ,\inst8|nco_ii_0|ux123|data_out~4_combout ,\inst8|nco_ii_0|ux123|data_out~5_combout ,
\inst8|nco_ii_0|ux123|data_out~6_combout ,\inst8|nco_ii_0|ux123|data_out~7_combout ,\inst8|nco_ii_0|ux123|data_out~8_combout ,\inst8|nco_ii_0|ux123|data_out~9_combout ,\inst8|nco_ii_0|ux123|data_out~10_combout ,\inst8|nco_ii_0|ux123|data_out~11_combout ,gnd,gnd,
gnd,gnd,gnd,gnd}),
	.datab({\inst11|nco_ii_0|ux123|data_out [11],\inst11|nco_ii_0|ux123|data_out [10],\inst11|nco_ii_0|ux123|data_out [9],\inst11|nco_ii_0|ux123|data_out [8],\inst11|nco_ii_0|ux123|data_out [7],\inst11|nco_ii_0|ux123|data_out [6],\inst11|nco_ii_0|ux123|data_out [5],\inst11|nco_ii_0|ux123|data_out [4],
\inst11|nco_ii_0|ux123|data_out [3],\inst11|nco_ii_0|ux123|data_out [2],\inst11|nco_ii_0|ux123|data_out [1],\inst11|nco_ii_0|ux123|data_out [0],gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst9|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst9|lpm_mult_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \inst9|lpm_mult_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst9|lpm_mult_component|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst9|lpm_mult_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst9|lpm_mult_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst9|lpm_mult_component|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y32_N2
fiftyfivenm_mac_out \inst9|lpm_mult_component|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20 ,
\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16 ,
\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12 ,
\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8 ,
\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4 ,
\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~dataout ,
\inst9|lpm_mult_component|auto_generated|mac_mult1~11 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~10 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~9 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~8 ,
\inst9|lpm_mult_component|auto_generated|mac_mult1~7 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~6 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~5 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~4 ,
\inst9|lpm_mult_component|auto_generated|mac_mult1~3 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~2 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~1 ,\inst9|lpm_mult_component|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst9|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst9|lpm_mult_component|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst9|lpm_mult_component|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
fiftyfivenm_io_ibuf \ast_sink_error[1]~input (
	.i(ast_sink_error[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ast_sink_error[1]~input_o ));
// synopsys translate_off
defparam \ast_sink_error[1]~input .bus_hold = "false";
defparam \ast_sink_error[1]~input .listen_to_nsleep_signal = "false";
defparam \ast_sink_error[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \ast_sink_error[0]~input (
	.i(ast_sink_error[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ast_sink_error[0]~input_o ));
// synopsys translate_off
defparam \ast_sink_error[0]~input .bus_hold = "false";
defparam \ast_sink_error[0]~input .listen_to_nsleep_signal = "false";
defparam \ast_sink_error[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign data_in = \data_in~output_o ;

assign data_out = \data_out~output_o ;

assign data_0 = \data_0~output_o ;

assign data_1 = \data_1~output_o ;

assign fcos_out[11] = \fcos_out[11]~output_o ;

assign fcos_out[10] = \fcos_out[10]~output_o ;

assign fcos_out[9] = \fcos_out[9]~output_o ;

assign fcos_out[8] = \fcos_out[8]~output_o ;

assign fcos_out[7] = \fcos_out[7]~output_o ;

assign fcos_out[6] = \fcos_out[6]~output_o ;

assign fcos_out[5] = \fcos_out[5]~output_o ;

assign fcos_out[4] = \fcos_out[4]~output_o ;

assign fcos_out[3] = \fcos_out[3]~output_o ;

assign fcos_out[2] = \fcos_out[2]~output_o ;

assign fcos_out[1] = \fcos_out[1]~output_o ;

assign fcos_out[0] = \fcos_out[0]~output_o ;

assign fsin_o[11] = \fsin_o[11]~output_o ;

assign fsin_o[10] = \fsin_o[10]~output_o ;

assign fsin_o[9] = \fsin_o[9]~output_o ;

assign fsin_o[8] = \fsin_o[8]~output_o ;

assign fsin_o[7] = \fsin_o[7]~output_o ;

assign fsin_o[6] = \fsin_o[6]~output_o ;

assign fsin_o[5] = \fsin_o[5]~output_o ;

assign fsin_o[4] = \fsin_o[4]~output_o ;

assign fsin_o[3] = \fsin_o[3]~output_o ;

assign fsin_o[2] = \fsin_o[2]~output_o ;

assign fsin_o[1] = \fsin_o[1]~output_o ;

assign fsin_o[0] = \fsin_o[0]~output_o ;

assign fsin_out[11] = \fsin_out[11]~output_o ;

assign fsin_out[10] = \fsin_out[10]~output_o ;

assign fsin_out[9] = \fsin_out[9]~output_o ;

assign fsin_out[8] = \fsin_out[8]~output_o ;

assign fsin_out[7] = \fsin_out[7]~output_o ;

assign fsin_out[6] = \fsin_out[6]~output_o ;

assign fsin_out[5] = \fsin_out[5]~output_o ;

assign fsin_out[4] = \fsin_out[4]~output_o ;

assign fsin_out[3] = \fsin_out[3]~output_o ;

assign fsin_out[2] = \fsin_out[2]~output_o ;

assign fsin_out[1] = \fsin_out[1]~output_o ;

assign fsin_out[0] = \fsin_out[0]~output_o ;

assign LPM1[23] = \LPM1[23]~output_o ;

assign LPM1[22] = \LPM1[22]~output_o ;

assign LPM1[21] = \LPM1[21]~output_o ;

assign LPM1[20] = \LPM1[20]~output_o ;

assign LPM1[19] = \LPM1[19]~output_o ;

assign LPM1[18] = \LPM1[18]~output_o ;

assign LPM1[17] = \LPM1[17]~output_o ;

assign LPM1[16] = \LPM1[16]~output_o ;

assign LPM1[15] = \LPM1[15]~output_o ;

assign LPM1[14] = \LPM1[14]~output_o ;

assign LPM1[13] = \LPM1[13]~output_o ;

assign LPM1[12] = \LPM1[12]~output_o ;

assign LPM1[11] = \LPM1[11]~output_o ;

assign LPM1[10] = \LPM1[10]~output_o ;

assign LPM1[9] = \LPM1[9]~output_o ;

assign LPM1[8] = \LPM1[8]~output_o ;

assign LPM1[7] = \LPM1[7]~output_o ;

assign LPM1[6] = \LPM1[6]~output_o ;

assign LPM1[5] = \LPM1[5]~output_o ;

assign LPM1[4] = \LPM1[4]~output_o ;

assign LPM1[3] = \LPM1[3]~output_o ;

assign LPM1[2] = \LPM1[2]~output_o ;

assign LPM1[1] = \LPM1[1]~output_o ;

assign LPM1[0] = \LPM1[0]~output_o ;

assign LPM2[23] = \LPM2[23]~output_o ;

assign LPM2[22] = \LPM2[22]~output_o ;

assign LPM2[21] = \LPM2[21]~output_o ;

assign LPM2[20] = \LPM2[20]~output_o ;

assign LPM2[19] = \LPM2[19]~output_o ;

assign LPM2[18] = \LPM2[18]~output_o ;

assign LPM2[17] = \LPM2[17]~output_o ;

assign LPM2[16] = \LPM2[16]~output_o ;

assign LPM2[15] = \LPM2[15]~output_o ;

assign LPM2[14] = \LPM2[14]~output_o ;

assign LPM2[13] = \LPM2[13]~output_o ;

assign LPM2[12] = \LPM2[12]~output_o ;

assign LPM2[11] = \LPM2[11]~output_o ;

assign LPM2[10] = \LPM2[10]~output_o ;

assign LPM2[9] = \LPM2[9]~output_o ;

assign LPM2[8] = \LPM2[8]~output_o ;

assign LPM2[7] = \LPM2[7]~output_o ;

assign LPM2[6] = \LPM2[6]~output_o ;

assign LPM2[5] = \LPM2[5]~output_o ;

assign LPM2[4] = \LPM2[4]~output_o ;

assign LPM2[3] = \LPM2[3]~output_o ;

assign LPM2[2] = \LPM2[2]~output_o ;

assign LPM2[1] = \LPM2[1]~output_o ;

assign LPM2[0] = \LPM2[0]~output_o ;

endmodule
