$date
    Oct 19, 2023  14:19:56
$end
$version
    TOOL:	xmsim(64)	17.10-s001
$end
$timescale
    1 ps
$end

$scope module XNOR2X1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 "    Y  $end
$var wire      1 #    I0_out  $end
$upscope $end


$scope module TBUFX2 $end
$var wire      1 !    A  $end
$var wire      1 !    EN  $end
$var wire      1 $    Y  $end
$var wire      1 %    I0_out  $end
$upscope $end


$scope module TBUFX1 $end
$var wire      1 !    A  $end
$var wire      1 !    EN  $end
$var wire      1 &    Y  $end
$var wire      1 %    I0_out  $end
$upscope $end


$scope module PADOUT $end
$var wire      1 !    DO  $end
$var wire      1 '    YPAD  $end
$upscope $end


$scope module PADINOUT $end
$var wire      1 !    DO  $end
$var wire      1 !    OEN  $end
$var wire      1 (    DI  $end
$var wire      1 )    YPAD  $end
$upscope $end


$scope module PADINC $end
$var wire      1 !    YPAD  $end
$var wire      1 *    DI  $end
$upscope $end


$scope module OR2X2 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 +    Y  $end
$upscope $end


$scope module OAI22X1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 !    C  $end
$var wire      1 !    D  $end
$var wire      1 ,    Y  $end
$var wire      1 -    I0_out  $end
$var wire      1 .    I1_out  $end
$var wire      1 /    I2_out  $end
$upscope $end


$scope module OAI21X1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 !    C  $end
$var wire      1 0    Y  $end
$var wire      1 1    I0_out  $end
$var wire      1 2    I1_out  $end
$upscope $end


$scope module NOR3X1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 !    C  $end
$var wire      1 3    Y  $end
$var wire      1 4    I1_out  $end
$upscope $end


$scope module NOR2X1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 5    Y  $end
$var wire      1 6    I0_out  $end
$upscope $end


$scope module NAND3X1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 !    C  $end
$var wire      1 7    Y  $end
$var wire      1 8    I1_out  $end
$upscope $end


$scope module NAND2X1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 9    Y  $end
$var wire      1 :    I0_out  $end
$upscope $end


$scope module MUX2X1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 !    S  $end
$var wire      1 ;    Y  $end
$var wire      1 <    I0_out  $end
$upscope $end


$scope module LATCH $end
$var wire      1 !    CLK  $end
$var wire      1 !    D  $end
$var wire      1 =    Q  $end
$var reg       1 >    NOTIFIER $end
$var wire      1 ?    DS0000  $end
$var wire      1 @    P0000  $end
$upscope $end


$scope module INVX8 $end
$var wire      1 !    A  $end
$var wire      1 A    Y  $end
$upscope $end


$scope module INVX4 $end
$var wire      1 !    A  $end
$var wire      1 B    Y  $end
$upscope $end


$scope module INVX1 $end
$var wire      1 !    A  $end
$var wire      1 C    Y  $end
$upscope $end


$scope module HAX1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 D    YC  $end
$var wire      1 E    YS  $end
$upscope $end


$scope module FAX1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 !    C  $end
$var wire      1 F    YC  $end
$var wire      1 G    YS  $end
$var wire      1 H    I0_out  $end
$var wire      1 I    I1_out  $end
$var wire      1 J    I3_out  $end
$var wire      1 K    I5_out  $end
$upscope $end


$scope module DFFSR $end
$var wire      1 !    CLK  $end
$var wire      1 !    D  $end
$var wire      1 !    R  $end
$var wire      1 !    S  $end
$var wire      1 L    Q  $end
$var reg       1 M    NOTIFIER $end
$var wire      1 N    I0_CLEAR  $end
$var wire      1 N    I0_SET  $end
$var wire      1 N    D_  $end
$var wire      1 O    P0003  $end
$var wire      1 L    P0002  $end
$var wire      1 P    D&S  $end
$var wire      1 Q    I7_out  $end
$var wire      1 R    ~D&R  $end
$var wire      1 P    S&R  $end
$upscope $end


$scope module DFFPOSX1 $end
$var wire      1 !    CLK  $end
$var wire      1 !    D  $end
$var wire      1 S    Q  $end
$var reg       1 T    NOTIFIER $end
$var wire      1 U    DS0000  $end
$var wire      1 V    P0002  $end
$upscope $end


$scope module DFFNEGX1 $end
$var wire      1 !    CLK  $end
$var wire      1 !    D  $end
$var wire      1 W    Q  $end
$var reg       1 X    NOTIFIER $end
$var wire      1 N    I0_CLOCK  $end
$var wire      1 Y    DS0000  $end
$var wire      1 Z    P0002  $end
$upscope $end


$scope module CLKBUF3 $end
$var wire      1 !    A  $end
$var wire      1 [    Y  $end
$upscope $end


$scope module CLKBUF2 $end
$var wire      1 !    A  $end
$var wire      1 \    Y  $end
$upscope $end


$scope module CLKBUF1 $end
$var wire      1 !    A  $end
$var wire      1 ]    Y  $end
$upscope $end


$scope module BUFX4 $end
$var wire      1 !    A  $end
$var wire      1 ^    Y  $end
$upscope $end


$scope module BUFX2 $end
$var wire      1 !    A  $end
$var wire      1 _    Y  $end
$upscope $end


$scope module AOI22X1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 !    C  $end
$var wire      1 !    D  $end
$var wire      1 `    Y  $end
$var wire      1 a    I0_out  $end
$var wire      1 b    I1_out  $end
$var wire      1 c    I2_out  $end
$upscope $end


$scope module AOI21X1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 !    C  $end
$var wire      1 d    Y  $end
$var wire      1 e    I0_out  $end
$var wire      1 f    I1_out  $end
$upscope $end


$scope module AND2X1 $end
$var wire      1 !    A  $end
$var wire      1 !    B  $end
$var wire      1 g    Y  $end
$upscope $end


$scope module full_adder_test $end
$var parameter 32 h    NSTMTS $end
$var parameter 32 i    DFSHIFTS $end
$var parameter 32 j    NAMELENGTH $end
$var parameter 32 k    FILELENGTH $end
$var parameter 32 l    MAXCHLEN $end
$var parameter 32 m    NCHAINS $end
$var parameter 32 n    NINPUTS $end
$var parameter 32 o    NOUTPUTS $end
$var parameter 32 p    CUM_WIDTH $end
$var parameter 32 q    NSIS $end
$var parameter 32 r    NSOUTS $end
$var parameter 32 s    WFT_IDS $end
$var parameter 32 t    SIG_IDS $end
$var parameter 32 u    SIG_IDS_W $end
$var parameter 32 v    MAX_WIDTH $end
$var parameter 32 w    MAX_SIGW $end
$var parameter 32 x    PARSERINC $end
$var parameter 32 y    SYNC_LATENCY $end
$var real     64 z    PRTIME $end
$var integer  32 {    xtb_sim_mode $end
$var integer  32 |    nbfails $end
$var integer  32 }    abit $end
$var integer  32 ~    cbit $end
$var integer  32 !!   prev_error $end
$var integer  32 "!   loads $end
$var integer  32 #!   prev_pat $end
$var integer  32 $!   rep_pat $end
$var integer  32 %!   verbose $end
$var integer  32 &!   debug $end
$var integer  32 '!   test_setup_runs $end
$var integer  32 (!   test_setup_only_once $end
$var integer  32 )!   data_i $end
$var integer  32 *!   n $end
$var integer  32 +!   cur_pat $end
$var integer  32 ,!   start_pat $end
$var integer  32 -!   end_pat $end
$var integer  32 .!   last_pat $end
$var integer  32 /!   total_pats $end
$var integer  32 0!   csci $end
$var integer  32 1!   fsci $end
$var integer  32 2!   cur_stmt $end
$var integer  32 3!   v_count $end
$var integer  32 4!   v_count_per_pat $end
$var integer  32 5!   SSHIFTS $end
$var integer  32 6!   diagf $end
$var integer  32 7!   diagm $end
$var integer  32 8!   sertmg $end
$var integer  32 9!   the_wft_id $end
$var integer  32 :!   wft_id_s $end
$var integer  32 ;!   first_pat $end
$var event     1 <!   start_part $end
$var event     1 =!   end_part $end
$var integer  32 >!   tdfm $end
$var integer  32 ?!   lp_addr $end
$var integer  32 @!   lp_count $end
$var integer  32 A!   lp_max $end
$var reg       5 B!   ALLINSIGS [4:0] $end
$var reg       5 C!   ALLOUTSIGS [4:0] $end
$var reg       5 D!   TMPINSIGS_V [4:0] $end
$var reg       5 E!   TMPINSIGS_T [4:0] $end
$var reg       5 F!   TMPINSIGS_V_S [4:0] $end
$var reg       5 G!   TMPINSIGS_T_S [4:0] $end
$var reg       5 H!   TMPOUTSIGS_V [4:0] $end
$var reg       5 I!   TMPOUTSIGS_T [4:0] $end
$var reg       5 J!   TMPOUTSIGS_V_S [4:0] $end
$var reg       5 K!   TMPOUTSIGS_T_S [4:0] $end
$var reg       5 L!   ALLINSIGIDS [4:0] $end
$var reg       5 M!   ALLOUTSIGIDS [4:0] $end
$var reg       5 N!   ALLINSIGIDS_S [4:0] $end
$var reg       5 O!   ALLOUTSIGIDS_S [4:0] $end
$var reg      15 P!   opcode [14:0] $end
$var reg      15 Q!   popcode [14:0] $end
$var reg      44 R!   memel [43:0] $end
$var reg      44 S!   memall[1] [43:0] $end
$var reg      44 T!   memall[2] [43:0] $end
$var reg      44 U!   memall[3] [43:0] $end
$var reg      44 V!   memall[4] [43:0] $end
$var reg      44 W!   memall[5] [43:0] $end
$var reg      44 X!   memall[6] [43:0] $end
$var reg      44 Y!   memall[7] [43:0] $end
$var reg      44 Z!   memall[8] [43:0] $end
$var reg      44 [!   memall[9] [43:0] $end
$var reg      44 \!   memall[10] [43:0] $end
$var reg      44 ]!   memall[11] [43:0] $end
$var reg      44 ^!   memall[12] [43:0] $end
$var reg      44 _!   memall[13] [43:0] $end
$var reg      44 `!   memall[14] [43:0] $end
$var reg      44 a!   memall[15] [43:0] $end
$var reg      44 b!   memall[16] [43:0] $end
$var reg      44 c!   memall[17] [43:0] $end
$var reg      44 d!   memall[18] [43:0] $end
$var reg      44 e!   memall[19] [43:0] $end
$var reg      44 f!   memall[20] [43:0] $end
$var reg      44 g!   memall[21] [43:0] $end
$var reg      44 h!   memall[22] [43:0] $end
$var reg      44 i!   memall[23] [43:0] $end
$var reg      44 j!   memall[24] [43:0] $end
$var reg      44 k!   memall[25] [43:0] $end
$var reg      44 l!   memall[26] [43:0] $end
$var reg      44 m!   memall[27] [43:0] $end
$var reg      44 n!   memall[28] [43:0] $end
$var reg      44 o!   memall[29] [43:0] $end
$var reg      44 p!   memall[30] [43:0] $end
$var reg      44 q!   memall[31] [43:0] $end
$var reg      44 r!   memall[32] [43:0] $end
$var reg      44 s!   memall[33] [43:0] $end
$var reg      44 t!   memall[34] [43:0] $end
$var reg      44 u!   memall[35] [43:0] $end
$var reg      1600 v!   CH_NAMES[0] [1599:0] $end
$var reg      1600 w!   CH_NAMES[-1] [1599:0] $end
$var reg      1600 x!   CH_PINS[0] [1599:0] $end
$var reg      1600 y!   CH_PINS[-1] [1599:0] $end
$var reg       2 z!   LOD [0:-1] $end
$var reg       2 {!   LOAD[0] [1:0] $end
$var reg       2 |!   LOAD[-1] [1:0] $end
$var reg       2 }!   UNL [0:-1] $end
$var reg       2 ~!   UNLOAD[0] [1:0] $end
$var reg       2 !"   UNLOAD[-1] [1:0] $end
$var reg       3 ""   the_sids[0] [2:0] $end
$var reg       3 #"   the_sids[1] [2:0] $end
$var reg       3 $"   the_sids[2] [2:0] $end
$var reg       3 %"   the_sids[3] [2:0] $end
$var reg       3 &"   the_sids[4] [2:0] $end
$var reg       3 '"   the_sids[5] [2:0] $end
$var reg       3 ("   the_sids[6] [2:0] $end
$var reg       3 )"   the_sigs[0] [2:0] $end
$var reg       3 *"   the_sigs[1] [2:0] $end
$var reg       3 +"   the_sigs[2] [2:0] $end
$var reg       3 ,"   the_sigs[3] [2:0] $end
$var reg       3 -"   the_sigs[4] [2:0] $end
$var reg       3 ."   the_sigs[5] [2:0] $end
$var reg       3 /"   the_sigs[6] [2:0] $end
$var reg       1 0"   strobe_en $end
$var reg       7 1"   sid_args [6:0] $end
$var reg      20 2"   sval_args [19:0] $end
$var reg      1600 3"   SignalIDName[0] [1599:0] $end
$var reg      1600 4"   SignalIDName[1] [1599:0] $end
$var reg      1600 5"   SignalIDName[2] [1599:0] $end
$var reg      1600 6"   SignalIDName[3] [1599:0] $end
$var reg      1600 7"   SignalIDName[4] [1599:0] $end
$var reg      1600 8"   SignalIDName[5] [1599:0] $end
$var reg      1600 9"   SignalIDName[6] [1599:0] $end
$var reg       3 :"   SignalIDType[0] [2:0] $end
$var reg       3 ;"   SignalIDType[1] [2:0] $end
$var reg       3 <"   SignalIDType[2] [2:0] $end
$var reg       3 ="   SignalIDType[3] [2:0] $end
$var reg       3 >"   SignalIDType[4] [2:0] $end
$var reg       3 ?"   SignalIDType[5] [2:0] $end
$var reg       3 @"   SignalIDType[6] [2:0] $end
$var reg       2 A"   SignalIDWidth[0] [1:0] $end
$var reg       2 B"   SignalIDWidth[1] [1:0] $end
$var reg       2 C"   SignalIDWidth[2] [1:0] $end
$var reg       2 D"   SignalIDWidth[3] [1:0] $end
$var reg       2 E"   SignalIDWidth[4] [1:0] $end
$var reg       2 F"   SignalIDWidth[5] [1:0] $end
$var reg       2 G"   SignalIDWidth[6] [1:0] $end
$var reg      1600 H"   WFTIDName [1599:0] $end
$var reg      1600 I"   StmtNames[0] [1599:0] $end
$var reg      1600 J"   StmtNames[1] [1599:0] $end
$var reg      1600 K"   StmtNames[2] [1599:0] $end
$var reg      1600 L"   StmtNames[3] [1599:0] $end
$var reg      1600 M"   StmtNames[4] [1599:0] $end
$var reg      1600 N"   StmtNames[5] [1599:0] $end
$var reg      1600 O"   StmtNames[6] [1599:0] $end
$var reg      1600 P"   StmtNames[7] [1599:0] $end
$var reg      1600 Q"   StmtNames[8] [1599:0] $end
$var reg      1600 R"   StmtNames[9] [1599:0] $end
$var reg      1600 S"   StmtNames[10] [1599:0] $end
$var reg      1600 T"   StmtNames[11] [1599:0] $end
$var reg      1600 U"   StmtNames[12] [1599:0] $end
$var reg      1600 V"   StmtNames[13] [1599:0] $end
$var reg      1600 W"   StmtNames[14] [1599:0] $end
$var reg      1600 X"   StmtNames[15] [1599:0] $end
$var reg       1 Y"   a_con $end
$var reg       1 Z"   b_con $end
$var reg       1 ["   ci_con $end
$var wire      1 \"   s_con  $end
$var wire      1 ]"   co_con  $end
$var wire     1600 ^"   cur_StmtName [0:1599] $end

$scope module dut $end
$var wire      1 _"   a  $end
$var wire      1 `"   b  $end
$var wire      1 a"   ci  $end
$var wire      1 \"   s  $end
$var wire      1 ]"   co  $end
$var wire      1 b"   s1  $end
$var wire      1 c"   co1  $end
$var wire      1 d"   co2  $end
$var wire      1 e"   n1  $end
$var wire      1 f"   n2  $end
$var wire      1 g"   n3  $end
$var wire      1 h"   n4  $end
$var wire      1 i"   n5  $end
$var wire      1 j"   n6  $end

$scope module u1_half_adder $end
$var wire      1 j"   a  $end
$var wire      1 h"   b  $end
$var wire      1 b"   s  $end
$var wire      1 c"   co  $end

$scope module U1 $end
$var wire      1 h"   A  $end
$var wire      1 j"   B  $end
$var wire      1 c"   Y  $end
$upscope $end


$scope module U2 $end
$var wire      1 h"   A  $end
$var wire      1 j"   B  $end
$var wire      1 b"   Y  $end
$upscope $end

$upscope $end


$scope module u2_half_adder $end
$var wire      1 f"   a  $end
$var wire      1 b"   b  $end
$var wire      1 \"   s  $end
$var wire      1 d"   co  $end

$scope module U1 $end
$var wire      1 b"   A  $end
$var wire      1 f"   B  $end
$var wire      1 d"   Y  $end
$upscope $end


$scope module U2 $end
$var wire      1 b"   A  $end
$var wire      1 f"   B  $end
$var wire      1 \"   Y  $end
$upscope $end

$upscope $end


$scope module U1 $end
$var wire      1 c"   A  $end
$var wire      1 d"   B  $end
$var wire      1 ]"   Y  $end
$upscope $end


$scope module U2 $end
$var wire      1 a"   A  $end
$var wire      1 e"   Y  $end
$upscope $end


$scope module U3 $end
$var wire      1 e"   A  $end
$var wire      1 f"   Y  $end
$upscope $end


$scope module U4 $end
$var wire      1 `"   A  $end
$var wire      1 g"   Y  $end
$upscope $end


$scope module U5 $end
$var wire      1 g"   A  $end
$var wire      1 h"   Y  $end
$upscope $end


$scope module U6 $end
$var wire      1 _"   A  $end
$var wire      1 i"   Y  $end
$upscope $end


$scope module U7 $end
$var wire      1 i"   A  $end
$var wire      1 j"   Y  $end
$upscope $end

$upscope $end


$scope task resolve_signal $end
$var reg       3 k"   sid [2:0] $end
$upscope $end


$scope task get_stb_sig $end
$var reg       3 l"   sid [2:0] $end
$var reg       3 m"   strsig [2:0] $end
$upscope $end


$scope task set_force_sig $end
$var reg       7 n"   sid [6:0] $end
$upscope $end


$scope begin force_sigs_p $end
$var reg       7 o"   sid [6:0] $end
$var reg       1 p"   sig [0:0] $end
$upscope $end


$scope task measure_out_sig $end
$var reg       7 q"   sid [6:0] $end
$var reg       3 r"   xsig [2:0] $end
$var integer  32 s"   stmtid $end
$var reg       3 t"   csig [2:0] $end
$var integer  32 u"   errshown $end
$var integer  32 v"   abit $end
$var integer  32 w"   cpat $end
$upscope $end


$scope task measure_scan_out $end
$var reg       7 x"   sid [6:0] $end
$var reg       3 y"   xsig [2:0] $end
$var integer  32 z"   chain $end
$var reg       3 {"   csig [2:0] $end
$var integer  32 |"   errshown $end
$var integer  32 }"   patoff $end
$upscope $end


$scope task undef_wfc $end
$var reg       2 ~"   wfc [1:0] $end
$var reg       3 !#   sid [2:0] $end
$var integer  32 "#   wftid $end
$upscope $end


$scope task apply__default_WFT_WFT $end
$var reg       3 ##   sid [2:0] $end
$var reg       3 $#   n [2:0] $end
$var reg       7 %#   s [6:0] $end
$upscope $end


$scope task resolve_wft $end
$var integer  32 &#   wftid $end
$upscope $end


$scope task apply_wft $end
$var integer  32 '#   wftid $end
$upscope $end


$scope task complete_cycle $end
$var integer  32 (#   wft_id $end
$upscope $end


$scope task set_args $end
$var reg       3 )#   nargs [2:0] $end
$var integer  32 *#   i $end
$var integer  32 +#   na $end
$var reg      20 ,#   sidx [19:0] $end
$var reg       3 -#   sid [2:0] $end
$upscope $end


$scope function sig_idx $end
$var reg      20 .#   sig_idx [19:0] $end
$var reg       3 /#   sid [2:0] $end
$var integer  32 0#   i $end
$upscope $end


$scope task assign_ival $end
$var reg       3 1#   sid [2:0] $end
$var reg      20 2#   sidx [19:0] $end
$var reg       6 3#   sval [5:0] $end
$var integer  32 4#   i $end
$upscope $end


$scope task assign_val $end
$var reg       3 5#   sid [2:0] $end
$var reg       6 6#   sval [5:0] $end
$var reg       3 7#   nb [2:0] $end
$var reg       5 8#   idx [4:0] $end
$var reg       3 9#   n [2:0] $end
$var reg       3 :#   ns [2:0] $end
$upscope $end


$scope task check_sid_args $end
$var reg      200 ;#   tname [199:0] $end
$var reg       7 <#   vargs [6:0] $end
$var reg       7 =#   cargs [6:0] $end
$var integer  32 >#   i $end
$upscope $end


$scope task assign_stmt $end
$var integer  32 ?#   wftid $end
$upscope $end


$scope task display_stmt $end
$var integer  32 @#   stmtid $end
$upscope $end


$scope task read_data $end
$var integer  32 A#   tdf $end
$upscope $end


$scope task capture $end
$var reg       7 B#   idargs [6:0] $end
$var reg      20 C#   valargs [19:0] $end
$upscope $end


$scope begin _burst__pattern__proc_unit $end
$var integer  32 D#   nbpats $end
$var integer  32 E#   i $end
$var reg       3 F#   nargs [2:0] $end
$var reg       3 G#   na [2:0] $end
$var reg       3 H#   args [2:0] $end
$var integer  32 I#   tdf $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
r0 z
b11 y
b0 x
b1 w
b11 v
b11 u
b111 t
b1 s
b0 r
b0 q
b1010 p
b10 o
b11 n
b0 m
b0 l
b10000000000 k
b11001000 j
b11111111111111111111111111111111 i
b1111 h
z!
x"
x#
x$
x%
x&
x'
x(
x)
x*
x+
x,
x-
x.
x/
x0
x1
x2
x3
x4
x5
x6
x7
x8
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
xC
xD
xE
xF
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
xT
xU
xV
xW
xX
xY
xZ
x[
x\
x]
x^
x_
x`
xa
xb
xc
xd
xe
xf
xg
b0 {
b0 |
bx }
bx ~
b11111111111111111111111111111110 !!
bx "!
b11111111111111111111111111111110 #!
b101 $!
b0 %!
b0 &!
b0 '!
bx (!
b1010 )!
b111 *!
b0 +!
bx ,!
b0 -!
b101 .!
b110 /!
bx 0!
bx 1!
b1110 2!
b1 3!
b1 4!
bx 5!
b0 6!
b0 7!
b0 8!
b0 9!
b0 :!
b0 ;!
x<!
x=!
b0 >!
bx ?!
bx @!
bx A!
bx011 B!
bx C!
bx011 D!
bx000 E!
bx000 F!
bx000 G!
bx H!
b11xxx I!
bx J!
b11xxx K!
bx111 L!
b11000 M!
bx111 N!
b11000 O!
b1110 P!
b10 Q!
b1101110 R!
b110 S!
b11 T!
b100000000000000100 U!
b101 V!
b11xx110 W!
b1011 X!
b10 Y!
b100000000000001110 Z!
b110101 [!
b1101110 \!
b10000000000001011 ]!
b1 ^!
b100000000000001110 _!
b101 `!
b1100110 a!
b1 b!
b100000000000001110 c!
b101101 d!
b1101110 e!
b1 f!
b100000000000001110 g!
b100101 h!
b1110110 i!
b1 j!
b100000000000001110 k!
b1101 l!
b1110110 m!
b1 n!
b100000000000001110 o!
b10101 p!
b1110110 q!
b0 r!
bx s!
bx t!
bx u!
bx v!
bx w!
bx x!
bx y!
bx z!
bx {!
bx |!
bx }!
bx ~!
bx !"
b10 ""
b1 #"
b0 $"
bx %"
bx &"
bx '"
bx ("
bx )"
bx *"
bx +"
bx ,"
bx -"
bx ."
bx /"
x0"
b1100000 1"
b11010001100000000000 2"
b1100001 3"
b1100010 4"
b110001101101001 5"
b1110011 6"
b110001101101111 7"
b10111110111000001101001 8"
b10111110111000001101111 9"
b0 :"
b0 ;"
b0 <"
b1 ="
b1 >"
b11 ?"
b11 @"
b1 A"
b1 B"
b1 C"
b1 D"
b1 E"
b11 F"
b10 G"
b1011111011001000110010101100110011000010111010101101100011101000101111101010111010001100101010001011111 H"
b10001010110111001100100010100000110000101110100 I"
b10010010110111001100011010100000110000101110100 J"
b10100110110010101110100010100000110000101110100 K"
b1010111010001100101010001010011011101000110110101110100 L"
b1000011011011110110111001100100011010010111010001101001011011110110111001010011011101000110110101110100 M"
b1010110011001010110001101110100011011110111001001010011011101000110110101110100 N"
b10001100110100101111000011001010110010001010011011101000110110101110100 O"
b100011101100101011011100100110001101111011011110111000001010011011101000110110101110100 P"
b100010101101110011001000100011101100101011011100100110001101111011011110111000001010011011101000110110101110100 Q"
b1000111011001010110111001010100011001010111001101110100010100110110010101110100011101010111000001010011011101000110110101110100 R"
b1000101011011100110010001000111011001010110111001010100011001010111001101110100010100110110010101110100011101010111000001010011011101000110110101110100 S"
b1010011011001010111010001000110011011110111001001100011011001010101001101001001 T"
b101001101100101011101000101011001100001011011000110100101100100010100110111010001110010011011110110001001100101 U"
b100000101101110011011100110111101110100011000010111010001101001011011110110111001010011011101000110110101110100 V"
b110001101100001011100000111010001110101011100100110010101010011011101000110110101110100 W"
bx X"
1Y"
1Z"
0["
x\"
x]"
b110001101100001011100000111010001110101011100100110010101010011011101000110110101110100 ^"
1_"
1`"
0a"
xb"
xc"
xd"
xe"
xf"
xg"
xh"
xi"
xj"
b101 k"
bx l"
bx m"
b10 n"
bx o"
xp"
bx q"
bx r"
bx s"
bx t"
bx u"
bx v"
bx w"
bx x"
bx y"
bx z"
bx {"
bx |"
bx }"
bx ~"
bx !#
bx "#
b111 ##
b0 $#
bx %#
b0 &#
b0 '#
b0 (#
b10 )#
b100 *#
b10 +#
b10000 ,#
b110 -#
b1010 .#
b101 /#
b101 0#
b101 1#
b1010 2#
b110 3#
b110 4#
b101 5#
b110 6#
b1 7#
b11 8#
b11 9#
b11 :#
bx ;#
bx <#
bx =#
bx >#
b0 ?#
bx @#
b10000000000000000000000000000011 A#
b1100000 B#
b11010001100000000000 C#
b1 D#
bx E#
b10 F#
b10 G#
b0 H#
bx I#
$end
#80
0i"
0g"
1e"
#160
0f"
1h"
1j"
#310
0b"
#330
1c"
#370
0d"
#460
0\"
#500
1]"
#100000
b110 1#
b110 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b10000 .#
b110 0#
b10000 2#
b0 4#
b111 3#
b1 4#
b101 3#
b10 4#
b11 4#
b1101 3#
b100 4#
b110 5#
b1101 6#
b110 k"
b10 ""
b11 #"
b100 ""
b11 #"
b0 8#
b10 :#
b0 9#
b0 7#
b1xxxx H!
b0x111 L!
b1 7#
b1 8#
b1 9#
b0 7#
b10xxx H!
b111 L!
b1 7#
b10 8#
b10 9#
b10 3!
b10 4!
b0 ##
b1 $#
b1 ##
b0 $#
b1 $#
b10 ##
b0 $#
b1 $#
b11 ##
b0 $#
b1 $#
b100 ##
b0 $#
b1 $#
b101 ##
b0 $#
b110 ##
b111 ##
#140000
bx0xxx C!
b10xxx C!
b11 q"
b0 r"
b1110 s"
b0 u"
b0 w"
b11 l"
bx0 m"
bx0 t"
b0 v"
b1 v"
b100 q"
b1 r"
b100 l"
bx1 m"
bx1 t"
b0 v"
b1 v"
#200000
bx000 D!
bx H!
bx111 L!
b1011 )!
b1110 Q!
b10000000000001011 R!
b1011 P!
b11111111111111111111111111111111 2!
b1011 2!
b1100 )!
b1011 Q!
b1 R!
b1 P!
b11111111111111111111111111111111 2!
b1 2!
b1 +!
b0 4!
b10 D#
b1101 )!
b1 Q!
b100000000000001110 R!
b1110 P!
b11111111111111111111111111111111 2!
b1110 2!
b0 +#
b0 1"
b0 2"
b1110 )!
b101 R!
b101 -#
b100000 1"
b101 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b1010 ,#
b0 *#
b1 *#
b10 *#
b11 *#
b100 *#
b101 *#
b110 *#
b1 +#
b1111 )!
b1100110 R!
b110 -#
b1100000 1"
b110 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b10000 .#
b110 0#
b10000 ,#
b0 *#
b1 *#
b10 *#
b1000000000000000000 2"
b11 *#
b11000000000000000000 2"
b100 *#
b10 +#
b11000000000000000000 C#
b11xx 6#
b0 8#
b0 9#
b0 7#
b1 7#
b1 8#
b1 9#
b0 7#
b1 7#
b10 8#
b10 9#
b101 1#
b101 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b1010 2#
b0 4#
b1100 3#
b1 4#
b10 4#
b1000 3#
b11 4#
b0 3#
b100 4#
b101 4#
b110 4#
b101 5#
b0 6#
b101 k"
b100 ""
b1 #"
b10 ""
b0 8#
b11 :#
b0 9#
b0 7#
b1 7#
b1 8#
b1 9#
b0 7#
b1 7#
b10 8#
b10 9#
b0 7#
b1 7#
b11 8#
b11 9#
b11 3!
b1 4!
b0 ##
b1 $#
b1 ##
b0 $#
b1 $#
b10 ##
b0 $#
b1 $#
b11 ##
b0 $#
b1 $#
b100 ##
b0 $#
b1 $#
b101 ##
b0 $#
b110 ##
b111 ##
bx010 B!
bx000 B!
b1xxxx C!
bx C!
b0 n"
0Y"
b1 n"
0Z"
0`"
0_"
b11 q"
b0x r"
b1 w"
b11 l"
bx0 m"
bx0 t"
b0 v"
b1 v"
b100 q"
b100 l"
bx1 m"
bx1 t"
b0 v"
b1 v"
#200080
1i"
1g"
#200160
0h"
0j"
#200360
0c"
#200530
0]"
#300000
b110 1#
b110 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b10000 .#
b110 0#
b10000 2#
b0 4#
b1 4#
b10 4#
b100 3#
b11 4#
b1100 3#
b100 4#
b110 5#
b1100 6#
b110 k"
b10 ""
b11 #"
b100 ""
b11 #"
b0 8#
b10 :#
b0 9#
b0 7#
b0xxxx H!
b0x111 L!
b1 7#
b1 8#
b1 9#
b0 7#
b0xxx H!
b111 L!
b1 7#
b10 8#
b10 9#
b100 3!
b10 4!
b0 ##
b1 $#
b1 ##
b0 $#
b1 $#
b10 ##
b0 $#
b1 $#
b11 ##
b0 $#
b1 $#
b100 ##
b0 $#
b1 $#
b101 ##
b0 $#
b110 ##
b111 ##
#340000
bx0xxx C!
b0xxx C!
b11 q"
b0 r"
b11 l"
bx0 m"
bx0 t"
b0 v"
b1 v"
b100 q"
b100 l"
b0 v"
b1 v"
#400000
bx H!
bx111 L!
b10000 )!
b1110 Q!
b1 R!
b1 P!
b11111111111111111111111111111111 2!
b1 2!
b10 +!
b0 4!
b11 D#
b10001 )!
b1 Q!
b100000000000001110 R!
b1110 P!
b11111111111111111111111111111111 2!
b1110 2!
b0 +#
b0 1"
b0 2"
b10010 )!
b101101 R!
b101 -#
b100000 1"
b101 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b1010 ,#
b0 *#
b10000000000 2"
b1 *#
b10 *#
b1010000000000 2"
b11 *#
b100 *#
b101 *#
b110 *#
b1 +#
b10011 )!
b1101110 R!
b110 -#
b1100000 1"
b110 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b10000 .#
b110 0#
b10000 ,#
b0 *#
b10001010000000000 2"
b1 *#
b10 *#
b1010001010000000000 2"
b11 *#
b11010001010000000000 2"
b100 *#
b10 +#
b11010001010000000000 C#
b11xx 6#
b0 8#
b0 9#
b0 7#
b1 7#
b1 8#
b1 9#
b0 7#
b1 7#
b10 8#
b10 9#
b101 1#
b101 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b1010 2#
b0 4#
b1101 3#
b1 4#
b10 4#
b11 4#
b101 3#
b100 4#
b101 4#
b110 4#
b101 5#
b101 6#
b101 k"
b100 ""
b1 #"
b10 ""
b0 8#
b11 :#
b0 9#
b0 7#
bx100 D!
b1 7#
b1 8#
b1 9#
b0 7#
b1 7#
b10 8#
b10 9#
b0 7#
bx101 D!
b1 7#
b11 8#
b11 9#
b101 3!
b1 4!
b0 ##
b1 $#
b1 ##
b0 $#
b1 $#
b10 ##
b0 $#
b1 $#
b11 ##
b0 $#
b1 $#
b100 ##
b0 $#
b1 $#
b101 ##
b0 $#
b110 ##
b111 ##
bx001 B!
bx101 B!
b0xxxx C!
bx C!
b0 n"
1Y"
b10 n"
1["
1a"
1_"
b11 q"
b0x r"
b10 w"
b11 l"
b0 v"
b1 v"
b100 q"
b100 l"
b0 v"
b1 v"
#400080
0i"
0e"
#400160
1f"
1j"
#400340
1b"
1\"
#400490
0\"
#400510
1d"
#400730
1]"
#500000
b110 1#
b110 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b10000 .#
b110 0#
b10000 2#
b0 4#
b1 4#
b10 4#
b11 4#
b1101 3#
b100 4#
b110 5#
b1101 6#
b110 k"
b10 ""
b11 #"
b100 ""
b11 #"
b0 8#
b10 :#
b0 9#
b0 7#
b1xxxx H!
b0x111 L!
b1 7#
b1 8#
b1 9#
b0 7#
b10xxx H!
b111 L!
b1 7#
b10 8#
b10 9#
b110 3!
b10 4!
b0 ##
b1 $#
b1 ##
b0 $#
b1 $#
b10 ##
b0 $#
b1 $#
b11 ##
b0 $#
b1 $#
b100 ##
b0 $#
b1 $#
b101 ##
b0 $#
b110 ##
b111 ##
#540000
bx0xxx C!
b10xxx C!
b11 q"
b0 r"
b11 l"
b0 v"
b1 v"
b100 q"
b1 r"
b100 l"
bx1 m"
bx1 t"
b0 v"
b1 v"
#600000
bx000 D!
bx H!
bx111 L!
b10100 )!
b1110 Q!
b1 R!
b1 P!
b11111111111111111111111111111111 2!
b1 2!
b11 +!
b0 4!
b100 D#
b10101 )!
b1 Q!
b100000000000001110 R!
b1110 P!
b11111111111111111111111111111111 2!
b1110 2!
b0 +#
b0 1"
b0 2"
b10110 )!
b100101 R!
b101 -#
b100000 1"
b101 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b1010 ,#
b0 *#
b1 *#
b10 *#
b1000000000000 2"
b11 *#
b100 *#
b101 *#
b110 *#
b1 +#
b10111 )!
b1110110 R!
b110 -#
b1100000 1"
b110 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b10000 .#
b110 0#
b10000 ,#
b0 *#
b1 *#
b100001000000000000 2"
b10 *#
b1100001000000000000 2"
b11 *#
b11100001000000000000 2"
b100 *#
b10 +#
b11100001000000000000 C#
b11xx 6#
b0 8#
b0 9#
b0 7#
b1 7#
b1 8#
b1 9#
b0 7#
b1 7#
b10 8#
b10 9#
b101 1#
b101 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b1010 2#
b0 4#
b1100 3#
b1 4#
b10 4#
b11 4#
b100 3#
b100 4#
b101 4#
b110 4#
b101 5#
b100 6#
b101 k"
b100 ""
b1 #"
b10 ""
b0 8#
b11 :#
b0 9#
b0 7#
b1 7#
b1 8#
b1 9#
b0 7#
b1 7#
b10 8#
b10 9#
b0 7#
bx001 D!
b1 7#
b11 8#
b11 9#
b111 3!
b1 4!
b0 ##
b1 $#
b1 ##
b0 $#
b1 $#
b10 ##
b0 $#
b1 $#
b11 ##
b0 $#
b1 $#
b100 ##
b0 $#
b1 $#
b101 ##
b0 $#
b110 ##
b111 ##
bx001 B!
b1xxxx C!
bx C!
0["
0a"
b11 q"
b0x r"
b11 w"
b11 l"
bx0 m"
bx0 t"
b0 v"
b1 v"
b100 q"
b100 l"
bx1 m"
bx1 t"
b0 v"
b1 v"
#600080
1e"
#600160
0f"
#600340
1\"
#600370
0d"
#600550
0]"
#700000
b110 1#
b110 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b10000 .#
b110 0#
b10000 2#
b0 4#
b1 4#
b110 3#
b10 4#
b11 4#
b1110 3#
b100 4#
b110 5#
b1110 6#
b110 k"
b10 ""
b11 #"
b100 ""
b11 #"
b0 8#
b10 :#
b0 9#
b0 7#
b0xxxx H!
b0x111 L!
b1 7#
b1 8#
b1 9#
b0 7#
b1xxx H!
b111 L!
b1 7#
b10 8#
b10 9#
b1000 3!
b10 4!
b0 ##
b1 $#
b1 ##
b0 $#
b1 $#
b10 ##
b0 $#
b1 $#
b11 ##
b0 $#
b1 $#
b100 ##
b0 $#
b1 $#
b101 ##
b0 $#
b110 ##
b111 ##
#740000
bx1xxx C!
b1xxx C!
b11 q"
b1 r"
b11 l"
b0 v"
b1 v"
b100 q"
b0 r"
b100 l"
bx0 m"
bx0 t"
b0 v"
b1 v"
#800000
bx000 D!
bx H!
bx111 L!
b11000 )!
b1110 Q!
b1 R!
b1 P!
b11111111111111111111111111111111 2!
b1 2!
b100 +!
b0 4!
b101 D#
b11001 )!
b1 Q!
b100000000000001110 R!
b1110 P!
b11111111111111111111111111111111 2!
b1110 2!
b0 +#
b0 1"
b0 2"
b11010 )!
b1101 R!
b101 -#
b100000 1"
b101 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b1010 ,#
b0 *#
b10000000000 2"
b1 *#
b10 *#
b11 *#
b100 *#
b101 *#
b110 *#
b1 +#
b11011 )!
b1110110 R!
b110 -#
b1100000 1"
b110 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b10000 .#
b110 0#
b10000 ,#
b0 *#
b1 *#
b100000010000000000 2"
b10 *#
b1100000010000000000 2"
b11 *#
b11100000010000000000 2"
b100 *#
b10 +#
b11100000010000000000 C#
b11xx 6#
b0 8#
b0 9#
b0 7#
b1 7#
b1 8#
b1 9#
b0 7#
b1 7#
b10 8#
b10 9#
b101 1#
b101 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b1010 2#
b0 4#
b1111 3#
b1 4#
b1101 3#
b10 4#
b1001 3#
b11 4#
b1 3#
b100 4#
b101 4#
b110 4#
b101 5#
b1 6#
b101 k"
b100 ""
b1 #"
b10 ""
b0 8#
b11 :#
b0 9#
b0 7#
bx100 D!
b1 7#
b1 8#
b1 9#
b0 7#
b1 7#
b10 8#
b10 9#
b0 7#
b1 7#
b11 8#
b11 9#
b1001 3!
b1 4!
b0 ##
b1 $#
b1 ##
b0 $#
b1 $#
b10 ##
b0 $#
b1 $#
b11 ##
b0 $#
b1 $#
b100 ##
b0 $#
b1 $#
b101 ##
b0 $#
b110 ##
b111 ##
bx000 B!
bx100 B!
b0xxxx C!
bx C!
b0 n"
0Y"
b10 n"
1["
1a"
0_"
b11 q"
b0x r"
b100 w"
b11 l"
bx1 m"
bx1 t"
b0 v"
b1 v"
b100 q"
b100 l"
bx0 m"
bx0 t"
b0 v"
b1 v"
#800080
1i"
0e"
#800160
1f"
0j"
#800330
1d"
#800340
0b"
0\"
#800500
1\"
#800540
0d"
#900000
b110 1#
b110 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b10000 .#
b110 0#
b10000 2#
b0 4#
b0 3#
b1 4#
b10 3#
b10 4#
b110 3#
b11 4#
b1110 3#
b100 4#
b110 5#
b1110 6#
b110 k"
b10 ""
b11 #"
b100 ""
b11 #"
b0 8#
b10 :#
b0 9#
b0 7#
b0xxxx H!
b0x111 L!
b1 7#
b1 8#
b1 9#
b0 7#
b1xxx H!
b111 L!
b1 7#
b10 8#
b10 9#
b1010 3!
b10 4!
b0 ##
b1 $#
b1 ##
b0 $#
b1 $#
b10 ##
b0 $#
b1 $#
b11 ##
b0 $#
b1 $#
b100 ##
b0 $#
b1 $#
b101 ##
b0 $#
b110 ##
b111 ##
#940000
bx1xxx C!
b1xxx C!
b11 q"
b1 r"
b11 l"
bx1 m"
bx1 t"
b0 v"
b1 v"
b100 q"
b0 r"
b100 l"
bx0 m"
bx0 t"
b0 v"
b1 v"
#1000000
bx000 D!
bx H!
bx111 L!
b11100 )!
b1110 Q!
b1 R!
b1 P!
b11111111111111111111111111111111 2!
b1 2!
b101 +!
b0 4!
b110 D#
b11101 )!
b1 Q!
b100000000000001110 R!
b1110 P!
b11111111111111111111111111111111 2!
b1110 2!
b0 +#
b0 1"
b0 2"
b11110 )!
b10101 R!
b101 -#
b100000 1"
b101 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b1010 ,#
b0 *#
b1 *#
b100000000000 2"
b10 *#
b11 *#
b100 *#
b101 *#
b110 *#
b1 +#
b11111 )!
b1110110 R!
b110 -#
b1100000 1"
b110 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b10000 .#
b110 0#
b10000 ,#
b0 *#
b1 *#
b100000100000000000 2"
b10 *#
b1100000100000000000 2"
b11 *#
b11100000100000000000 2"
b100 *#
b10 +#
b11100000100000000000 C#
b11xx 6#
b0 8#
b0 9#
b0 7#
b1 7#
b1 8#
b1 9#
b0 7#
b1 7#
b10 8#
b10 9#
b101 1#
b101 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b1010 2#
b0 4#
b1 4#
b10 4#
b1010 3#
b11 4#
b10 3#
b100 4#
b101 4#
b110 4#
b101 5#
b10 6#
b101 k"
b100 ""
b1 #"
b10 ""
b0 8#
b11 :#
b0 9#
b0 7#
b1 7#
b1 8#
b1 9#
b0 7#
bx010 D!
b1 7#
b10 8#
b10 9#
b0 7#
b1 7#
b11 8#
b11 9#
b1011 3!
b1 4!
b0 ##
b1 $#
b1 ##
b0 $#
b1 $#
b10 ##
b0 $#
b1 $#
b11 ##
b0 $#
b1 $#
b100 ##
b0 $#
b1 $#
b101 ##
b0 $#
b110 ##
b111 ##
bx110 B!
bx010 B!
b0xxxx C!
bx C!
b1 n"
1Z"
b10 n"
0["
0a"
1`"
b11 q"
b0x r"
b101 w"
b11 l"
bx1 m"
bx1 t"
b0 v"
b1 v"
b100 q"
b100 l"
bx0 m"
bx0 t"
b0 v"
b1 v"
#1000080
0g"
1e"
#1000160
0f"
1h"
#1000320
1b"
#1100000
b110 1#
b110 /#
b0 .#
b0 0#
b10 .#
b1 0#
b100 .#
b10 0#
b110 .#
b11 0#
b1000 .#
b100 0#
b1010 .#
b101 0#
b10000 .#
b110 0#
b10000 2#
b0 4#
b1 4#
b10 4#
b110 3#
b11 4#
b1110 3#
b100 4#
b110 5#
b1110 6#
b110 k"
b10 ""
b11 #"
b100 ""
b11 #"
b0 8#
b10 :#
b0 9#
b0 7#
b0xxxx H!
b0x111 L!
b1 7#
b1 8#
b1 9#
b0 7#
b1xxx H!
b111 L!
b1 7#
b10 8#
b10 9#
b1100 3!
b10 4!
b0 ##
b1 $#
b1 ##
b0 $#
b1 $#
b10 ##
b0 $#
b1 $#
b11 ##
b0 $#
b1 $#
b100 ##
b0 $#
b1 $#
b101 ##
b0 $#
b110 ##
b111 ##
#1140000
bx1xxx C!
b1xxx C!
b11 q"
b1 r"
b11 l"
bx1 m"
bx1 t"
b0 v"
b1 v"
b100 q"
b0 r"
b100 l"
bx0 m"
bx0 t"
b0 v"
b1 v"
#1200000
bx000 D!
bx H!
bx111 L!
b100000 )!
b1110 Q!
b0 R!
b0 P!
b11111111111111111111111111111111 2!
b0 2!
b1 -!
b100001 )!
b0 Q!
x=!
b10001010110111001100100010100000110000101110100 ^"
