{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "07", "@timestamp": "2021-11-07T01:24:19.000019-04:00", "@year": "2021", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2019", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2021-06-04T12:57:12.861Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "104251901"}, "ce:source-text": "Department of Electronics Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal", "@dptid": "104251901"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, "citation-title": "Hardware accelerators for data search", "abstracts": "\u00a9 Springer Nature Switzerland AG 2019.This chapter is dedicated to searching networks, which permit to find extreme values in a set of data and to check if there are items satisfying some predefined conditions or limitations, indicated by given thresholds. The simplest task is retrieving the maximum and/or the minimum values. More complicated procedures permit the most frequent value/item to be found and a set of the most frequent values/items above a given threshold or satisfying some other constraint to be retrieved. The described above tasks may be solved for entire data sets, for intervals of data sets, or for specially organized structures, such as Boolean/ternary matrices. Different architectures are proposed that rely on: combinational and iterative searching networks, address-based technique, and some others. They are modelled in software (using Java language) and implemented in FPGA on the basis of the design technique described in the previous chapter. All necessary details for software and the basic VHDL modules for FPGA are presented and discussed. Searching maximum/minimum items in very large data sets and pipelining are also overviewed. The networks of this chapter will be used as components of more complicated systems considered in subsequent chapters.", "correspondence": {"affiliation": {"country": "Portugal", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "ce:source-text": "Department of Electronics Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal"}, "person": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"citation-type": {"@code": "ch"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Lect. Notes Electr. Eng.", "website": {"ce:e-address": {"$": "http://www.springer.com/series/7818", "@type": "email"}}, "@country": "deu", "translated-sourcetitle": {"$": "Lecture Notes in Electrical Engineering", "@xml:lang": "eng"}, "issn": [{"$": "18761119", "@type": "electronic"}, {"$": "18761100", "@type": "print"}], "volisspag": {"voliss": {"@volume": "566"}, "pagerange": {"@first": "69", "@last": "103"}}, "@type": "k", "publicationyear": {"@first": "2019"}, "publisher": {"publishername": "Springer Verlag", "ce:e-address": {"$": "service@springer.de", "@type": "email"}}, "sourcetitle": "Lecture Notes in Electrical Engineering", "@srcid": "19700186822", "publicationdate": {"year": "2019", "date-text": {"@xfab-added": "true", "$": "2019"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "921.6", "classification-description": "Numerical Methods"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": "2209"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2019 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "13", "@timestamp": "BST 06:27:29", "@year": "2019", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "628040516", "@idtype": "PUI"}, {"$": "917946982", "@idtype": "CAR-ID"}, {"$": "20192407036011", "@idtype": "CPX"}, {"$": "20191084493", "@idtype": "REAXYSCAR"}, {"$": "20191631100", "@idtype": "SCOPUS"}, {"$": "85066948869", "@idtype": "SCP"}, {"$": "85066948869", "@idtype": "SGR"}], "ce:doi": "10.1007/978-3-030-20721-2_3"}}, "tail": {"bibliography": {"@refcount": "36", "reference": [{"ref-fulltext": "Cormen TH, Leiserson CE, Rivest RL, Stain C (2009) Introduction to algorithms, 3rd edn. MIT Press, Cambridge", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "3rd edn. MIT Press, Cambridge", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}, "ce:source-text": "Cormen TH, Leiserson CE, Rivest RL, Stain C (2009) Introduction to algorithms, 3rd edn. MIT Press, Cambridge"}, {"ref-fulltext": "Chee CH, Jaafar J, Aziz IA, Hasan MH, Yeoh W (2018) Algorithms for frequent itemset mining: a literature review. Artif Intell Rev", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "Algorithms for frequent itemset mining: A literature review"}, "refd-itemidlist": {"itemid": {"$": "85073585137", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.H.", "@_fa": "true", "ce:surname": "Chee", "ce:indexed-name": "Chee C.H."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Jaafar", "ce:indexed-name": "Jaafar J."}, {"@seq": "3", "ce:initials": "I.A.", "@_fa": "true", "ce:surname": "Aziz", "ce:indexed-name": "Aziz I.A."}, {"@seq": "4", "ce:initials": "M.H.", "@_fa": "true", "ce:surname": "Hasan", "ce:indexed-name": "Hasan M.H."}, {"@seq": "5", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Yeoh", "ce:indexed-name": "Yeoh W."}]}, "ref-sourcetitle": "Artif Intell Rev"}, "ce:source-text": "Chee CH, Jaafar J, Aziz IA, Hasan MH, Yeoh W (2018) Algorithms for frequent itemset mining: a literature review. Artif Intell Rev"}, {"ref-fulltext": "Yamamoto K, Ikebe M, Asai T, Motomura M (2016) FPGA-based stream processing for frequent itemset mining with incremental multiple hashes. Circuits Syst 7(10):3299\u20133309", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "FPGA-based stream processing for frequent itemset mining with incremental multiple hashes"}, "refd-itemidlist": {"itemid": {"$": "85046453075", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "10"}, "pagerange": {"@first": "3299", "@last": "3309"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Yamamoto", "ce:indexed-name": "Yamamoto K."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ikebe", "ce:indexed-name": "Ikebe M."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Asai", "ce:indexed-name": "Asai T."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Motomura", "ce:indexed-name": "Motomura M."}]}, "ref-sourcetitle": "Circuits Syst"}, "ce:source-text": "Yamamoto K, Ikebe M, Asai T, Motomura M (2016) FPGA-based stream processing for frequent itemset mining with incremental multiple hashes. Circuits Syst 7(10):3299\u20133309"}, {"ref-fulltext": "Teubner J, Muller R, Alonso G (2011) Frequent item computation on a chip. IEEE Trans Knowl Data Eng 23(8):1169\u20131181", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Frequent item computation on a chip"}, "refd-itemidlist": {"itemid": {"$": "79959537392", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "23", "@issue": "8"}, "pagerange": {"@first": "1169", "@last": "1181"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Muller", "ce:indexed-name": "Muller R."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "IEEE Trans Knowl Data Eng"}, "ce:source-text": "Teubner J, Muller R, Alonso G (2011) Frequent item computation on a chip. IEEE Trans Knowl Data Eng 23(8):1169\u20131181"}, {"ref-fulltext": "Sun Y, Wang Z, Huang S, Wang L, Wang Y, Luo R, Yang H (2014) Accelerating frequent item counting with FPGA. In: Proceedings of the 2014 ACM/SIGDA international symposium on Field-Programmable Gate Arrays\u2014FPGA\u201914, Monterey, CA, USA, Feb 2014, pp 109\u2013112", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Accelerating frequent item counting with FPGA"}, "refd-itemidlist": {"itemid": {"$": "84898968447", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "109", "@last": "112"}}, "ref-text": "Monterey, CA, USA, Feb 2014", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun Y."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang Z."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang S."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang L."}, {"@seq": "5", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang Y."}, {"@seq": "6", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Luo", "ce:indexed-name": "Luo R."}, {"@seq": "7", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Yang", "ce:indexed-name": "Yang H."}]}, "ref-sourcetitle": "Proceedings of the 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays\u2014FPGA\u201914"}, "ce:source-text": "Sun Y, Wang Z, Huang S, Wang L, Wang Y, Luo R, Yang H (2014) Accelerating frequent item counting with FPGA. In: Proceedings of the 2014 ACM/SIGDA international symposium on Field-Programmable Gate Arrays\u2014FPGA\u201914, Monterey, CA, USA, Feb 2014, pp 109\u2013112"}, {"ref-fulltext": "Yin Z, Chang C, Zhang Y (2010) An information hiding scheme based on (7,4) Hamming code oriented wet paper codes. Int J Innov Comput Inf Control 6(7):3121\u20134198", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "An information hiding scheme based on (7,4) Hamming code oriented wet paper codes"}, "refd-itemidlist": {"itemid": {"$": "77955221442", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "6", "@issue": "7"}, "pagerange": {"@first": "3121", "@last": "4198"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Yin", "ce:indexed-name": "Yin Z."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Chang", "ce:indexed-name": "Chang C."}, {"@seq": "3", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang Y."}]}, "ref-sourcetitle": "Int J Innov Comput Inf Control"}, "ce:source-text": "Yin Z, Chang C, Zhang Y (2010) An information hiding scheme based on (7,4) Hamming code oriented wet paper codes. Int J Innov Comput Inf Control 6(7):3121\u20134198"}, {"ref-fulltext": "Lin RD, Chen TH, Huang CC, Lee WB, Chen WSE (2009) A secure image authentication scheme with tampering proof and remedy based on Hamming code. Int J Innov Comput Inf Control 5(9):2603\u20132618", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "A secure image authentication scheme with tampering proof and remedy based on Hamming code"}, "refd-itemidlist": {"itemid": {"$": "69949141600", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "9"}, "pagerange": {"@first": "2603", "@last": "2618"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin R.D."}, {"@seq": "2", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen T.H."}, {"@seq": "3", "ce:initials": "C.C.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang C.C."}, {"@seq": "4", "ce:initials": "W.B.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee W.B."}, {"@seq": "5", "ce:initials": "W.S.E.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen W.S.E."}]}, "ref-sourcetitle": "Int J Innov Comput Inf Control"}, "ce:source-text": "Lin RD, Chen TH, Huang CC, Lee WB, Chen WSE (2009) A secure image authentication scheme with tampering proof and remedy based on Hamming code. Int J Innov Comput Inf Control 5(9):2603\u20132618"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2013) Digital Hamming weight and distance analyzers for binary vectors and matrices. Int J Innov Comput Inf Control 9(12):4825\u20134849", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital Hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Int J Innov Comput Inf Control"}, "ce:source-text": "Sklyarov V, Skliarova I (2013) Digital Hamming weight and distance analyzers for binary vectors and matrices. Int J Innov Comput Inf Control 9(12):4825\u20134849"}, {"ref-fulltext": "Vaishampayan VA (2012) Query matrices for retrieving binary vectors based on the Hamming distance oracle. AT&T Labs-Research. Shannon Laboratory. http://arxiv.org/pdf/1202.2794v1. pdf. Accessed 9 Mar 2019", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-website": {"ce:e-address": {"$": "http://arxiv.org/pdf/1202.2794v1.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": [{"$": "org/pdf/1202", "@idtype": "ARXIV"}, {"$": "85066948085", "@idtype": "SGR"}]}, "ref-text": "Shannon Laboratory", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.A.", "@_fa": "true", "ce:surname": "Vaishampayan", "ce:indexed-name": "Vaishampayan V.A."}]}, "ref-sourcetitle": "Query Matrices for Retrieving Binary Vectors Based on the Hamming Distance Oracle. AT&T Labs-Research"}, "ce:source-text": "Vaishampayan VA (2012) Query matrices for retrieving binary vectors based on the Hamming distance oracle. AT&T Labs-Research. Shannon Laboratory. http://arxiv.org/pdf/1202.2794v1. pdf. Accessed 9 Mar 2019"}, {"ref-fulltext": "Ma R, Cheng S (2011) The universality of generalized Hamming code for multiple sources. IEEE Trans Commun 59(10):2641\u20132647", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "The universality of generalized Hamming code for multiple sources"}, "refd-itemidlist": {"itemid": {"$": "80455155001", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "10"}, "pagerange": {"@first": "2641", "@last": "2647"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Ma", "ce:indexed-name": "Ma R."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Cheng", "ce:indexed-name": "Cheng S."}]}, "ref-sourcetitle": "IEEE Trans Commun"}, "ce:source-text": "Ma R, Cheng S (2011) The universality of generalized Hamming code for multiple sources. IEEE Trans Commun 59(10):2641\u20132647"}, {"ref-fulltext": "Bailey DG (2011) Design for embedded image processing on FPGAs. Wiley", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84891583373", "@idtype": "SGR"}}, "ref-text": "Wiley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.G.", "@_fa": "true", "ce:surname": "Bailey", "ce:indexed-name": "Bailey D.G."}]}, "ref-sourcetitle": "Design for Embedded Image Processing on Fpgas"}, "ce:source-text": "Bailey DG (2011) Design for embedded image processing on FPGAs. Wiley"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Mihhailov D, Sudnitson A (2011) Implementation in FPGA of address-based data sorting. In: Proceedings of the 21st international conference on field programmable logic and applications, Crete, Greece, 2011, pp 405\u2013410", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2011"}, "pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "Crete, Greece", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proceedings of the 21St International Conference on Field Programmable Logic and Applications"}, "ce:source-text": "Sklyarov V, Skliarova I, Mihhailov D, Sudnitson A (2011) Implementation in FPGA of address-based data sorting. In: Proceedings of the 21st international conference on field programmable logic and applications, Crete, Greece, 2011, pp 405\u2013410"}, {"ref-fulltext": "Reingold EM, Nievergelt J, Deo N (1977) Combinatorial algorithms. Theory and practice. Prentice-Hall, Englewood Cliffs NJ", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1977"}, "refd-itemidlist": {"itemid": {"$": "0004225698", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.M.", "@_fa": "true", "ce:surname": "Reingold", "ce:indexed-name": "Reingold E.M."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Nievergelt", "ce:indexed-name": "Nievergelt J."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Deo", "ce:indexed-name": "Deo N."}]}, "ref-sourcetitle": "Combinatorial Algorithms. Theory and Practice. Prentice-Hall, Englewood Cliffs NJ"}, "ce:source-text": "Reingold EM, Nievergelt J, Deo N (1977) Combinatorial algorithms. Theory and practice. Prentice-Hall, Englewood Cliffs NJ"}, {"ref-fulltext": "Zakrevskij A, Pottoson Y, Cheremisiniva L (2008) Combinatorial algorithms of discrete mathematics. TUT Press", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottoson", "ce:indexed-name": "Pottoson Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisiniva", "ce:indexed-name": "Cheremisiniva L."}]}, "ref-sourcetitle": "Combinatorial Algorithms of Discrete Mathematics"}, "ce:source-text": "Zakrevskij A, Pottoson Y, Cheremisiniva L (2008) Combinatorial algorithms of discrete mathematics. TUT Press"}, {"ref-fulltext": "Zakrevskii A (1981) Logical synthesis of cascade networks. Nauka", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-text": "Nauka", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskii", "ce:indexed-name": "Zakrevskii A."}]}, "ref-sourcetitle": "Logical Synthesis of Cascade Networks"}, "ce:source-text": "Zakrevskii A (1981) Logical synthesis of cascade networks. Nauka"}, {"ref-fulltext": "Skliarova I, Ferrari AB (2004) A software/reconfigurable hardware SAT solver. IEEE Trans Very Large Scale Integr (VLSI) Syst 12(4):408\u2013419", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A software/reconfigurable hardware SAT solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans Very Large Scale Integr (VLSI) Syst"}, "ce:source-text": "Skliarova I, Ferrari AB (2004) A software/reconfigurable hardware SAT solver. IEEE Trans Very Large Scale Integr (VLSI) Syst 12(4):408\u2013419"}, {"ref-fulltext": "Skliarova I, Ferrari AB (2004) Reconfigurable hardware SAT solvers: a survey of systems. IEEE Trans Comput 53(11):1449\u20131461", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Reconfigurable hardware SAT solvers: A survey of systems"}, "refd-itemidlist": {"itemid": {"$": "8744233904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans Comput"}, "ce:source-text": "Skliarova I, Ferrari AB (2004) Reconfigurable hardware SAT solvers: a survey of systems. IEEE Trans Comput 53(11):1449\u20131461"}, {"ref-fulltext": "Skliarova I, Ferrari AB (2003) The design and implementation of a reconfigurable processor for problems of combinatorial computation. J Syst Architect 49(4\u20136):211\u2013226", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "The design and implementation of a reconfigurable processor for problems of combinatorial computation"}, "refd-itemidlist": {"itemid": {"$": "0141963420", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "49", "@issue": "4-6"}, "pagerange": {"@first": "211", "@last": "226"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "J Syst Architect"}, "ce:source-text": "Skliarova I, Ferrari AB (2003) The design and implementation of a reconfigurable processor for problems of combinatorial computation. J Syst Architect 49(4\u20136):211\u2013226"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2013) Parallel processing in FPGA-based digital circuits and systems. TUT Press", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84885611286", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Parallel Processing in Fpga-Based Digital Circuits and Systems"}, "ce:source-text": "Sklyarov V, Skliarova I (2013) Parallel processing in FPGA-based digital circuits and systems. TUT Press"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Barkalov A, Titarenko L (2014) Synthesis and optimization of FPGA-based systems. Springer, Berlin", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer, Berlin", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of Fpga-Based Systems"}, "ce:source-text": "Sklyarov V, Skliarova I, Barkalov A, Titarenko L (2014) Synthesis and optimization of FPGA-based systems. Springer, Berlin"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2013) Fast regular circuits for network-based parallel data processing. Adv Electr Comput Eng 13(4):47\u201350", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Fast regular circuits for network-based parallel data processing"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Adv Electr Comput Eng"}, "ce:source-text": "Sklyarov V, Skliarova I (2013) Fast regular circuits for network-based parallel data processing. Adv Electr Comput Eng 13(4):47\u201350"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Utepbergenov I, Akhmediyarova A (2019) Hardware accelerators for information processing in high-performance computing systems. Int J Innov Comput Inf Control 15(1):321\u2013335", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "Hardware accelerators for information processing in high-performance computing systems"}, "refd-itemidlist": {"itemid": {"$": "85060436269", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "15", "@issue": "1"}, "pagerange": {"@first": "321", "@last": "335"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Utepbergenov", "ce:indexed-name": "Utepbergenov I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Akhmediyarova", "ce:indexed-name": "Akhmediyarova A."}]}, "ref-sourcetitle": "Int J Innov Comput Inf Control"}, "ce:source-text": "Sklyarov V, Skliarova I, Utepbergenov I, Akhmediyarova A (2019) Hardware accelerators for information processing in high-performance computing systems. Int J Innov Comput Inf Control 15(1):321\u2013335"}, {"ref-fulltext": "Wang C (ed) (2018) High performance computing for big data. Methodologies and applications. CLR Press by Taylor & Francis Group, London", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "refd-itemidlist": {"itemid": {"$": "85060481446", "@idtype": "SGR"}}, "ref-text": "CLR Press by Taylor & Francis Group, London", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang C."}]}, "ref-sourcetitle": "High Performance Computing for Big Data. Methodologies and Applications"}, "ce:source-text": "Wang C (ed) (2018) High performance computing for big data. Methodologies and applications. CLR Press by Taylor & Francis Group, London"}, {"ref-fulltext": "Rouhani BD, Mirhoseini A, Songhori EM, Koushanfar F (2016) Automated real-time analysis of streaming big and dense data on reconfigurable platforms. ACM Trans Reconfig Technol Syst 10(1)", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Automated real-time analysis of streaming big and dense data on reconfigurable platforms"}, "refd-itemidlist": {"itemid": {"$": "85008441744", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "10", "@issue": "1"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.D.", "@_fa": "true", "ce:surname": "Rouhani", "ce:indexed-name": "Rouhani B.D."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Mirhoseini", "ce:indexed-name": "Mirhoseini A."}, {"@seq": "3", "ce:initials": "E.M.", "@_fa": "true", "ce:surname": "Songhori", "ce:indexed-name": "Songhori E.M."}, {"@seq": "4", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Koushanfar", "ce:indexed-name": "Koushanfar F."}]}, "ref-sourcetitle": "ACM Trans Reconfig Technol Syst"}, "ce:source-text": "Rouhani BD, Mirhoseini A, Songhori EM, Koushanfar F (2016) Automated real-time analysis of streaming big and dense data on reconfigurable platforms. ACM Trans Reconfig Technol Syst 10(1)"}, {"ref-fulltext": "Gao Y, Huang S, Parameswaran A (2018) Navigating the data lake with datamaran: automatically extracting structure from log datasets. In: Proceedings of the 2018 international conference on management of data\u2014SIGMOD\u201918, Houston, TX, USA", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "refd-itemidlist": {"itemid": {"$": "85048806061", "@idtype": "SGR"}}, "ref-text": "Proceedings of the 2018 international conference on management of data\u2014SIGMOD\u201918, Houston, TX, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Gao", "ce:indexed-name": "Gao Y."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang S."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Parameswaran", "ce:indexed-name": "Parameswaran A."}]}, "ref-sourcetitle": "Navigating the Data Lake with Datamaran: Automatically Extracting Structure from Log Datasets"}, "ce:source-text": "Gao Y, Huang S, Parameswaran A (2018) Navigating the data lake with datamaran: automatically extracting structure from log datasets. In: Proceedings of the 2018 international conference on management of data\u2014SIGMOD\u201918, Houston, TX, USA"}, {"ref-fulltext": "Chen CLP, Zhang CY (2014) Data-intensive applications, challenges, techniques and technologies: a survey on big data. Inf Sci 275:314\u2013347", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Data-intensive applications, challenges, techniques and technologies: A survey on big data"}, "refd-itemidlist": {"itemid": {"$": "84900800509", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "275"}, "pagerange": {"@first": "314", "@last": "347"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.L.P.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen C.L.P."}, {"@seq": "2", "ce:initials": "C.Y.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang C.Y."}]}, "ref-sourcetitle": "Inf Sci"}, "ce:source-text": "Chen CLP, Zhang CY (2014) Data-intensive applications, challenges, techniques and technologies: a survey on big data. Inf Sci 275:314\u2013347"}, {"ref-fulltext": "Parhami B (2018) Computer architecture for big data. In: Sakr S, Zomaya A (eds) Encyclopedia of big data technologies. Springer, Berlin", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "Computer architecture for big data"}, "refd-itemidlist": {"itemid": {"$": "85066939409", "@idtype": "SGR"}}, "ref-text": "Sakr S, Zomaya A, Springer, Berlin", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "Encyclopedia of Big Data Technologies"}, "ce:source-text": "Parhami B (2018) Computer architecture for big data. In: Sakr S, Zomaya A (eds) Encyclopedia of big data technologies. Springer, Berlin"}, {"ref-fulltext": "Chrysos G, Dagritzikos P, Papaefstathiou I, Dollas A (2013) HC-CART: A parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system. ACM Trans Archit Code Optim 9(4):47:1\u201347:25", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "HC-CART: A parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system"}, "refd-itemidlist": {"itemid": {"$": "84872946632", "@idtype": "SGR"}}, "ref-volisspag": {"pages": "47:1\u201347:25", "voliss": {"@volume": "9", "@issue": "4"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Chrysos", "ce:indexed-name": "Chrysos G."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Dagritzikos", "ce:indexed-name": "Dagritzikos P."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Papaefstathiou", "ce:indexed-name": "Papaefstathiou I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "ACM Trans Archit Code Optim"}, "ce:source-text": "Chrysos G, Dagritzikos P, Papaefstathiou I, Dollas A (2013) HC-CART: A parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system. ACM Trans Archit Code Optim 9(4):47:1\u201347:25"}, {"ref-fulltext": "Baker ZK, Prasanna VK (2006) An architecture for efficient hardware data mining using reconfigurable computing systems. In: Proceedings of the 14th annual IEEE symposium on field-programmable custom computing machines\u2014FCCM\u201906, Napa, USA, April 2006, pp. 67\u201375", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "An architecture for efficient hardware data mining using reconfigurable computing systems"}, "refd-itemidlist": {"itemid": {"$": "34547399609", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "67", "@last": "75"}}, "ref-text": "Napa, USA, April 2006", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.K.", "@_fa": "true", "ce:surname": "Baker", "ce:indexed-name": "Baker Z.K."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "Proceedings of the 14Th Annual IEEE Symposium on Field-Programmable Custom Computing machines\u2014FCCM\u201906"}, "ce:source-text": "Baker ZK, Prasanna VK (2006) An architecture for efficient hardware data mining using reconfigurable computing systems. In: Proceedings of the 14th annual IEEE symposium on field-programmable custom computing machines\u2014FCCM\u201906, Napa, USA, April 2006, pp. 67\u201375"}, {"ref-fulltext": "Sun S (2011) Analysis and acceleration of data mining algorithms on high performance reconfigurable computing platforms. Ph.D. thesis. Iowa State University. http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd. Accessed 9 Mar 2019", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84883859795", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis. Iowa State University, Accessed 9 Mar 2019", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun S."}]}, "ref-sourcetitle": "Analysis and Acceleration of Data Mining Algorithms on High Performance Reconfigurable Computing Platforms"}, "ce:source-text": "Sun S (2011) Analysis and acceleration of data mining algorithms on high performance reconfigurable computing platforms. Ph.D. thesis. Iowa State University. http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd. Accessed 9 Mar 2019"}, {"ref-fulltext": "Wu X, Kumar V, Quinlan JR et al (2007) Top 10 algorithms in data mining. Knowl Inf Syst 14(1):1\u201337", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Top 10 algorithms in data mining"}, "refd-itemidlist": {"itemid": {"$": "37549018049", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "37"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Wu", "ce:indexed-name": "Wu X."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar V."}, {"@seq": "3", "ce:initials": "J.R.", "@_fa": "true", "ce:surname": "Quinlan", "ce:indexed-name": "Quinlan J.R."}], "et-al": null}, "ref-sourcetitle": "Knowl Inf Syst"}, "ce:source-text": "Wu X, Kumar V, Quinlan JR et al (2007) Top 10 algorithms in data mining. Knowl Inf Syst 14(1):1\u201337"}, {"ref-fulltext": "Firdhous MFM (2010) Automating legal research through data mining. Int J Adv Comput Sci Appl 1(6):9\u201316", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Automating legal research through data mining"}, "refd-itemidlist": {"itemid": {"$": "84866620800", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "1", "@issue": "6"}, "pagerange": {"@first": "9", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.F.M.", "@_fa": "true", "ce:surname": "Firdhous", "ce:indexed-name": "Firdhous M.F.M."}]}, "ref-sourcetitle": "Int J Adv Comput Sci Appl"}, "ce:source-text": "Firdhous MFM (2010) Automating legal research through data mining. Int J Adv Comput Sci Appl 1(6):9\u201316"}, {"ref-fulltext": "Zmaranda D, Silaghi H, Gabor G, Vancea C (2013) Issues on applying knowledge-based techniques in real-time control systems. Int J Comput Commun Control 8(1):166\u2013175", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Issues on applying knowledge-based techniques in real-time control systems"}, "refd-itemidlist": {"itemid": {"$": "84902184125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8", "@issue": "1"}, "pagerange": {"@first": "166", "@last": "175"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Zmaranda", "ce:indexed-name": "Zmaranda D."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Silaghi", "ce:indexed-name": "Silaghi H."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gabor", "ce:indexed-name": "Gabor G."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Vancea", "ce:indexed-name": "Vancea C."}]}, "ref-sourcetitle": "Int J Comput Commun Control"}, "ce:source-text": "Zmaranda D, Silaghi H, Gabor G, Vancea C (2013) Issues on applying knowledge-based techniques in real-time control systems. Int J Comput Commun Control 8(1):166\u2013175"}, {"ref-fulltext": "Field L, Barnie T, Blundy J, Brooker RA, Keir D, Lewi E, Saunders K (2012) Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale. Bull Volc 74(10):2251\u20132271", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale"}, "refd-itemidlist": {"itemid": {"$": "84867495138", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "74", "@issue": "10"}, "pagerange": {"@first": "2251", "@last": "2271"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Field", "ce:indexed-name": "Field L."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Barnie", "ce:indexed-name": "Barnie T."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Blundy", "ce:indexed-name": "Blundy J."}, {"@seq": "4", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Brooker", "ce:indexed-name": "Brooker R.A."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Keir", "ce:indexed-name": "Keir D."}, {"@seq": "6", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Lewi", "ce:indexed-name": "Lewi E."}, {"@seq": "7", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Saunders", "ce:indexed-name": "Saunders K."}]}, "ref-sourcetitle": "Bull Volc"}, "ce:source-text": "Field L, Barnie T, Blundy J, Brooker RA, Keir D, Lewi E, Saunders K (2012) Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale. Bull Volc 74(10):2251\u20132271"}, {"ref-fulltext": "Zhang W, Thurow K, Stoll R (2014) A knowledge-based telemonitoring platform for application in remote healthcare. Int J Comput Commun Control 9(5):644\u2013654", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "A knowledge-based telemonitoring platform for application in remote healthcare"}, "refd-itemidlist": {"itemid": {"$": "84928660214", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "5"}, "pagerange": {"@first": "644", "@last": "654"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang W."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Thurow", "ce:indexed-name": "Thurow K."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Stoll", "ce:indexed-name": "Stoll R."}]}, "ref-sourcetitle": "Int J Comput Commun Control"}, "ce:source-text": "Zhang W, Thurow K, Stoll R (2014) A knowledge-based telemonitoring platform for application in remote healthcare. Int J Comput Commun Control 9(5):644\u2013654"}, {"ref-fulltext": "Verber D (2011) Hardware implementation of an earliest deadline first task scheduling algorithm. Informacije MIDEM 41(4):257\u2013263", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Hardware implementation of an earliest deadline first task scheduling algorithm"}, "refd-itemidlist": {"itemid": {"$": "84857894196", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "41", "@issue": "4"}, "pagerange": {"@first": "257", "@last": "263"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Verber", "ce:indexed-name": "Verber D."}]}, "ref-sourcetitle": "Informacije MIDEM"}, "ce:source-text": "Verber D (2011) Hardware implementation of an earliest deadline first task scheduling algorithm. Informacije MIDEM 41(4):257\u2013263"}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "k", "eid": "2-s2.0-85066948869", "dc:description": "\u00a9 Springer Nature Switzerland AG 2019.This chapter is dedicated to searching networks, which permit to find extreme values in a set of data and to check if there are items satisfying some predefined conditions or limitations, indicated by given thresholds. The simplest task is retrieving the maximum and/or the minimum values. More complicated procedures permit the most frequent value/item to be found and a set of the most frequent values/items above a given threshold or satisfying some other constraint to be retrieved. The described above tasks may be solved for entire data sets, for intervals of data sets, or for specially organized structures, such as Boolean/ternary matrices. Different architectures are proposed that rely on: combinational and iterative searching networks, address-based technique, and some others. They are modelled in software (using Java language) and implemented in FPGA on the basis of the design technique described in the previous chapter. All necessary details for software and the basic VHDL modules for FPGA are presented and discussed. Searching maximum/minimum items in very large data sets and pipelining are also overviewed. The networks of this chapter will be used as components of more complicated systems considered in subsequent chapters.", "prism:coverDate": "2019-01-01", "prism:aggregationType": "Book Series", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85066948869", "subtypeDescription": "Book Chapter", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066948869"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85066948869&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85066948869&origin=inward"}], "prism:publicationName": "Lecture Notes in Electrical Engineering", "source-id": "19700186822", "citedby-count": "0", "prism:volume": "566", "subtype": "ch", "prism:pageRange": "69-103", "dc:title": "Hardware accelerators for data search", "prism:endingPage": "103", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1007/978-3-030-20721-2_3", "prism:issn": "18761119 18761100", "prism:startingPage": "69", "dc:identifier": "SCOPUS_ID:85066948869", "dc:publisher": "Springer Verlagservice@springer.de"}, "idxterms": {"mainterm": [{"$": "Complicated systems", "@weight": "b", "@candidate": "n"}, {"$": "Design technique", "@weight": "b", "@candidate": "n"}, {"$": "Extreme value", "@weight": "b", "@candidate": "n"}, {"$": "Frequent values", "@weight": "b", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "b", "@candidate": "n"}, {"$": "Iterative searching", "@weight": "b", "@candidate": "n"}, {"$": "Organized structure", "@weight": "b", "@candidate": "n"}, {"$": "Very large datum", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Industrial and Manufacturing Engineering", "@code": "2209", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}}