
# LCD mode 3

## `scx` mode 3 timing (DMG & CGB)

 `scx` | mode 3 clock cycles
-------|--------------------
2 | 173 - 176
3 | 173 - 176
5 | 177 - 180

* [m2int_m3stat/scx/m2int_scx2_m3stat_1_dmg08_cgb04c_out3](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx2_m3stat_1_dmg08_cgb04c_out3.asm)
* [m2int_m3stat/scx/m2int_scx2_m3stat_2_dmg08_cgb04c_out0](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx2_m3stat_2_dmg08_cgb04c_out0.asm)
* [m2int_m3stat/scx/m2int_scx3_m3stat_1_dmg08_cgb04c_out3](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx3_m3stat_1_dmg08_cgb04c_out3.asm)
* [m2int_m3stat/scx/m2int_scx3_m3stat_2_dmg08_cgb04c_out0](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx3_m3stat_2_dmg08_cgb04c_out0.asm)
* [m2int_m3stat/scx/m2int_scx5_m3stat_1_dmg08_cgb04c_out3](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx5_m3stat_1_dmg08_cgb04c_out3.asm)
* [m2int_m3stat/scx/m2int_scx5_m3stat_2_dmg08_cgb04c_out0](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx5_m3stat_2_dmg08_cgb04c_out0.asm)


## `scx` mode 3 timing (CGB double speed)

 `scx` | mode 3 clock cycles
-------|--------------------
1 | 173 - 174
2 | 173 - 174
3 | 175 - 176
4 | 175 - 176
5 | 177 - 178
6 | 177 - 178
7 | 179 - 180
8 | 171 - 172

* [m2int_m3stat/scx/m2int_scx1_m3stat_ds_1_cgb04c_out3](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx1_m3stat_ds_1_cgb04c_out3.asm)
* [m2int_m3stat/scx/m2int_scx1_m3stat_ds_2_cgb04c_out0](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx1_m3stat_ds_2_cgb04c_out0.asm)
* [m2int_m3stat/scx/m2int_scx2_m3stat_ds_1_cgb04c_out3](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx2_m3stat_ds_1_cgb04c_out3.asm)
* [m2int_m3stat/scx/m2int_scx2_m3stat_ds_2_cgb04c_out0](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx2_m3stat_ds_2_cgb04c_out0.asm)
* [m2int_m3stat/scx/m2int_scx3_m3stat_ds_1_cgb04c_out3](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx3_m3stat_ds_1_cgb04c_out3.asm)
* [m2int_m3stat/scx/m2int_scx3_m3stat_ds_2_cgb04c_out0](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx3_m3stat_ds_2_cgb04c_out0.asm)
* [m2int_m3stat/scx/m2int_scx4_m3stat_ds_1_cgb04c_out3](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx4_m3stat_ds_1_cgb04c_out3.asm)
* [m2int_m3stat/scx/m2int_scx4_m3stat_ds_2_cgb04c_out0](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx4_m3stat_ds_2_cgb04c_out0.asm)
* [m2int_m3stat/scx/m2int_scx5_m3stat_ds_1_cgb04c_out3](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx5_m3stat_ds_1_cgb04c_out3.asm)
* [m2int_m3stat/scx/m2int_scx5_m3stat_ds_2_cgb04c_out0](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx5_m3stat_ds_2_cgb04c_out0.asm)
* [m2int_m3stat/scx/m2int_scx6_m3stat_ds_1_cgb04c_out3](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx6_m3stat_ds_1_cgb04c_out3.asm)
* [m2int_m3stat/scx/m2int_scx6_m3stat_ds_2_cgb04c_out0](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx6_m3stat_ds_2_cgb04c_out0.asm)
* [m2int_m3stat/scx/m2int_scx7_m3stat_ds_1_cgb04c_out3](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx7_m3stat_ds_1_cgb04c_out3.asm)
* [m2int_m3stat/scx/m2int_scx7_m3stat_ds_2_cgb04c_out0](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx7_m3stat_ds_2_cgb04c_out0.asm)
* [m2int_m3stat/scx/m2int_scx8_m3stat_ds_1_cgb04c_out3](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx8_m3stat_ds_1_cgb04c_out3.asm)
* [m2int_m3stat/scx/m2int_scx8_m3stat_ds_2_cgb04c_out0](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/m2int_m3stat/scx/m2int_scx8_m3stat_ds_2_cgb04c_out0.asm)
