INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:10:08 MST 2014
# IP Build 10705Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx_Vivado_SDK_Win_2014.4_1119_1/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:56 ; elopen_project C:/Users/Administrator/Desktop/finalproject1/finalpmake_wrapper -files [get_files C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd" into library xil_defaultlib [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/hdl/system.vhd" into library xil_defaultlib [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/hdl/system.vhd:1]
[Sun Jun 28 21:34:44 2015] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/finalproject1/finalproject1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from F:/Xilinx_Vivado_SDK_Win_2014.4_1119_1/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from F:/Xilinx_Vivado_SDK_Win_2014.4_1119_1/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from F:/Xilinx_Vivado_SDK_Win_2014.4_1119_1/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/Xilinx_Vivado_SDK_Win_2014.4_1119_1/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/Xilinx_Vivado_SDK_Win_2014.4_1119_1/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from F:/Xilinx_Vivado_SDK_Win_2014.4_1119_1/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/btn_4bit/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/btn_4bit/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/btn_4bit/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/btn_4bit/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/led_4bit/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/led_4bit/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/led_4bit/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/led_4bit/U0'
Parsing XDC File [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[0]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[0]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[1]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[1]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[2]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[2]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[3]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[3]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
Finished Parsing XDC File [C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/constrs_1/imports/lab2/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 976.598 ; gain = 197.934
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 1223.559 ; gain = 0.000
[Sun Jun 28 21:50:45 2015] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/finalproject1/finalproject1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1223.559 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.559 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Desktop/finalproject1/.Xil/Vivado-3664-USER-20140914LE/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/finalproject1/.Xil/Vivado-3664-USER-20140914LE/dcp/system_wrapper_board.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/finalproject1/.Xil/Vivado-3664-USER-20140914LE/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/finalproject1/.Xil/Vivado-3664-USER-20140914LE/dcp/system_wrapper_early.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/finalproject1/.Xil/Vivado-3664-USER-20140914LE/dcp/system_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/finalproject1/.Xil/Vivado-3664-USER-20140914LE/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1223.559 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1223.559 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.559 ; gain = 0.000
open_bd_design {C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btn_4bit
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led_4bit
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Administrator/Desktop/finalproject1/finalproject1.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1268.105 ; gain = 16.492
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 28 23:14:03 2015...
