
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -268.55

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -22.21

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.21

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.55   17.86   35.96   35.96 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.86    0.02   35.97 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.60    8.71    7.20   43.18 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.71    0.01   43.18 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.18   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.18   data arrival time
-----------------------------------------------------------------------------
                                 34.78   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.61   28.84   42.23   42.23 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.84    0.12   42.35 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.76   77.05   68.58  110.93 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.05    0.03  110.96 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.45    9.68   34.98  145.94 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.68    0.00  145.94 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.72   14.50   29.54  175.48 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.51    0.18  175.67 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.72   11.43   21.17  196.84 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.43    0.15  196.99 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.61   16.50   20.45  217.44 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.50    0.03  217.47 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.12   24.23  241.70 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.12    0.01  241.72 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.97    9.62   28.46  270.18 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.62    0.03  270.21 ^ resp_msg[13] (out)
                                270.21   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.21   data arrival time
-----------------------------------------------------------------------------
                                -22.21   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.61   28.84   42.23   42.23 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.84    0.12   42.35 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.76   77.05   68.58  110.93 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.05    0.03  110.96 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.45    9.68   34.98  145.94 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.68    0.00  145.94 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.72   14.50   29.54  175.48 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.51    0.18  175.67 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.72   11.43   21.17  196.84 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.43    0.15  196.99 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.61   16.50   20.45  217.44 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.50    0.03  217.47 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.12   24.23  241.70 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.12    0.01  241.72 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.97    9.62   28.46  270.18 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.62    0.03  270.21 ^ resp_msg[13] (out)
                                270.21   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.21   data arrival time
-----------------------------------------------------------------------------
                                -22.21   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.38e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.0%      32.0%       0.0%
