TimeQuest Timing Analyzer report for zxgate
Thu Nov 19 09:20:27 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'top:c_top|res_clk:c_res_clk|i_phi'
 13. Slow Model Setup: 'div50[2]'
 14. Slow Model Setup: 'clk50'
 15. Slow Model Setup: 'T80s:c_Z80|IORQ_n'
 16. Slow Model Hold: 'div50[2]'
 17. Slow Model Hold: 'top:c_top|res_clk:c_res_clk|i_phi'
 18. Slow Model Hold: 'clk50'
 19. Slow Model Hold: 'T80s:c_Z80|IORQ_n'
 20. Slow Model Recovery: 'top:c_top|res_clk:c_res_clk|i_phi'
 21. Slow Model Recovery: 'T80s:c_Z80|IORQ_n'
 22. Slow Model Recovery: 'div50[2]'
 23. Slow Model Removal: 'T80s:c_Z80|IORQ_n'
 24. Slow Model Removal: 'top:c_top|res_clk:c_res_clk|i_phi'
 25. Slow Model Removal: 'div50[2]'
 26. Slow Model Minimum Pulse Width: 'clk50'
 27. Slow Model Minimum Pulse Width: 'top:c_top|res_clk:c_res_clk|i_phi'
 28. Slow Model Minimum Pulse Width: 'div50[2]'
 29. Slow Model Minimum Pulse Width: 'T80s:c_Z80|IORQ_n'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Setup: 'top:c_top|res_clk:c_res_clk|i_phi'
 44. Fast Model Setup: 'div50[2]'
 45. Fast Model Setup: 'clk50'
 46. Fast Model Setup: 'T80s:c_Z80|IORQ_n'
 47. Fast Model Hold: 'div50[2]'
 48. Fast Model Hold: 'clk50'
 49. Fast Model Hold: 'top:c_top|res_clk:c_res_clk|i_phi'
 50. Fast Model Hold: 'T80s:c_Z80|IORQ_n'
 51. Fast Model Recovery: 'top:c_top|res_clk:c_res_clk|i_phi'
 52. Fast Model Recovery: 'T80s:c_Z80|IORQ_n'
 53. Fast Model Recovery: 'div50[2]'
 54. Fast Model Removal: 'T80s:c_Z80|IORQ_n'
 55. Fast Model Removal: 'top:c_top|res_clk:c_res_clk|i_phi'
 56. Fast Model Removal: 'div50[2]'
 57. Fast Model Minimum Pulse Width: 'clk50'
 58. Fast Model Minimum Pulse Width: 'top:c_top|res_clk:c_res_clk|i_phi'
 59. Fast Model Minimum Pulse Width: 'div50[2]'
 60. Fast Model Minimum Pulse Width: 'T80s:c_Z80|IORQ_n'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; zxgate                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; zxgate.sdc    ; OK     ; Thu Nov 19 09:20:26 2015 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; clk50                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 }                             ;
; div50[2]                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div50[2] }                          ;
; T80s:c_Z80|IORQ_n                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { T80s:c_Z80|IORQ_n }                 ;
; top:c_top|res_clk:c_res_clk|i_phi ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { top:c_top|res_clk:c_res_clk|i_phi } ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 56.36 MHz  ; 56.36 MHz       ; top:c_top|res_clk:c_res_clk|i_phi ;                                                       ;
; 246.67 MHz ; 163.03 MHz      ; clk50                             ; limit due to high minimum pulse width violation (tch) ;
; 251.57 MHz ; 251.57 MHz      ; T80s:c_Z80|IORQ_n                 ;                                                       ;
; 251.89 MHz ; 251.89 MHz      ; div50[2]                          ;                                                       ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow Model Setup Summary                                    ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; top:c_top|res_clk:c_res_clk|i_phi ; -16.743 ; -6800.916     ;
; div50[2]                          ; -6.240  ; -112.045      ;
; clk50                             ; -4.040  ; -196.799      ;
; T80s:c_Z80|IORQ_n                 ; -2.975  ; -4.189        ;
+-----------------------------------+---------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; div50[2]                          ; -3.596 ; -3.596        ;
; top:c_top|res_clk:c_res_clk|i_phi ; -1.852 ; -17.049       ;
; clk50                             ; -1.835 ; -10.873       ;
; T80s:c_Z80|IORQ_n                 ; 0.499  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Recovery Summary                                ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; top:c_top|res_clk:c_res_clk|i_phi ; -4.523 ; -584.699      ;
; T80s:c_Z80|IORQ_n                 ; -3.125 ; -3.499        ;
; div50[2]                          ; -0.629 ; -4.742        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Removal Summary                                 ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; T80s:c_Z80|IORQ_n                 ; -0.091 ; -0.091        ;
; top:c_top|res_clk:c_res_clk|i_phi ; 0.242  ; 0.000         ;
; div50[2]                          ; 0.847  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk50                             ; -2.567 ; -345.837      ;
; top:c_top|res_clk:c_res_clk|i_phi ; -2.277 ; -1641.596     ;
; div50[2]                          ; -0.742 ; -59.360       ;
; T80s:c_Z80|IORQ_n                 ; -0.742 ; -2.968        ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'top:c_top|res_clk:c_res_clk|i_phi'                                                                                                                                               ;
+---------+-----------------------------+--------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+--------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -16.743 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.807     ;
; -16.618 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.673     ;
; -16.555 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.610     ;
; -16.544 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 17.604     ;
; -16.498 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 17.559     ;
; -16.476 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.542     ;
; -16.476 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.540     ;
; -16.439 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.018      ; 17.497     ;
; -16.435 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.501     ;
; -16.428 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 17.488     ;
; -16.414 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 17.465     ;
; -16.392 ; T80s:c_Z80|T80:u0|IR[3]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.456     ;
; -16.387 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.025      ; 17.452     ;
; -16.382 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.032      ; 17.454     ;
; -16.374 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 17.434     ;
; -16.351 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.406     ;
; -16.351 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 17.402     ;
; -16.309 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.373     ;
; -16.309 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.009      ; 17.358     ;
; -16.306 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.361     ;
; -16.300 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.364     ;
; -16.300 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.364     ;
; -16.299 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.363     ;
; -16.298 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 17.349     ;
; -16.294 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.017      ; 17.351     ;
; -16.288 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.343     ;
; -16.277 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.022      ; 17.339     ;
; -16.257 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.016      ; 17.313     ;
; -16.246 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.009      ; 17.295     ;
; -16.236 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.022      ; 17.298     ;
; -16.235 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 17.286     ;
; -16.231 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.295     ;
; -16.231 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 17.292     ;
; -16.209 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.275     ;
; -16.204 ; T80s:c_Z80|T80:u0|NMICycle  ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.030      ; 17.274     ;
; -16.194 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.016      ; 17.250     ;
; -16.189 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.244     ;
; -16.184 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.239     ;
; -16.181 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][4] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.245     ;
; -16.179 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.245     ;
; -16.178 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.017      ; 17.235     ;
; -16.178 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.028      ; 17.246     ;
; -16.174 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.229     ;
; -16.173 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.016      ; 17.229     ;
; -16.172 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 17.232     ;
; -16.171 ; T80s:c_Z80|T80:u0|IR[3]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.226     ;
; -16.168 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.234     ;
; -16.164 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.228     ;
; -16.161 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.022      ; 17.223     ;
; -16.159 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.223     ;
; -16.155 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.219     ;
; -16.153 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 17.204     ;
; -16.149 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.018      ; 17.207     ;
; -16.144 ; T80s:c_Z80|T80:u0|IR[1]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.018      ; 17.202     ;
; -16.139 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.205     ;
; -16.139 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.205     ;
; -16.137 ; T80s:c_Z80|T80:u0|F[0]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.201     ;
; -16.137 ; T80s:c_Z80|T80:u0|IR[2]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.018      ; 17.195     ;
; -16.137 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.022      ; 17.199     ;
; -16.131 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 17.191     ;
; -16.125 ; T80s:c_Z80|T80:u0|IR[3]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.191     ;
; -16.121 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.176     ;
; -16.120 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.022      ; 17.182     ;
; -16.120 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.027      ; 17.187     ;
; -16.115 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.032      ; 17.187     ;
; -16.111 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.166     ;
; -16.108 ; T80s:c_Z80|T80:u0|IR[3]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.163     ;
; -16.107 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 17.158     ;
; -16.107 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.022      ; 17.169     ;
; -16.104 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 17.175     ;
; -16.101 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 17.172     ;
; -16.096 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 17.156     ;
; -16.096 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 17.156     ;
; -16.090 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 17.141     ;
; -16.084 ; T80s:c_Z80|T80:u0|IR[3]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.150     ;
; -16.083 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.029      ; 17.152     ;
; -16.082 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.029      ; 17.151     ;
; -16.079 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.027      ; 17.146     ;
; -16.073 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.139     ;
; -16.066 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.022      ; 17.128     ;
; -16.064 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 17.125     ;
; -16.062 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.028      ; 17.130     ;
; -16.054 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[0][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.027      ; 17.121     ;
; -16.054 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 17.115     ;
; -16.051 ; T80s:c_Z80|T80:u0|IR[3]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 17.112     ;
; -16.047 ; T80s:c_Z80|T80:u0|IR[5]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.111     ;
; -16.042 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.108     ;
; -16.040 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][5] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.027      ; 17.107     ;
; -16.040 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.029      ; 17.109     ;
; -16.039 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.094     ;
; -16.033 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.097     ;
; -16.033 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 17.097     ;
; -16.033 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.017      ; 17.090     ;
; -16.032 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.026      ; 17.098     ;
; -16.027 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 17.087     ;
; -16.021 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.033      ; 17.094     ;
; -16.012 ; T80s:c_Z80|T80:u0|F[0]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 17.067     ;
; -16.007 ; T80s:c_Z80|T80:u0|IR[2]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.009      ; 17.056     ;
; -16.006 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 17.057     ;
; -16.002 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.009      ; 17.051     ;
+---------+-----------------------------+--------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'div50[2]'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.240 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 7.240      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.103 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.052     ; 7.091      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.068 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.058     ; 7.050      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -6.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.055     ; 6.985      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.981 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 6.983      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.926 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.066     ; 6.900      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.812 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.808      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.805 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.801      ;
; -5.746 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.742      ;
; -5.746 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.742      ;
; -5.746 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.742      ;
; -5.746 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.044     ; 6.742      ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                      ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -4.040 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.834     ; 4.160      ;
; -4.040 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.834     ; 4.160      ;
; -4.040 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.834     ; 4.160      ;
; -3.843 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.858     ; 3.939      ;
; -3.843 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.858     ; 3.939      ;
; -3.843 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.858     ; 3.939      ;
; -3.645 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.850     ; 3.749      ;
; -3.645 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.850     ; 3.749      ;
; -3.620 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.850     ; 3.724      ;
; -3.556 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.834     ; 3.676      ;
; -3.556 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.834     ; 3.676      ;
; -3.556 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.834     ; 3.676      ;
; -3.448 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.874     ; 3.528      ;
; -3.448 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.874     ; 3.528      ;
; -3.423 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.874     ; 3.503      ;
; -3.161 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.850     ; 3.265      ;
; -3.161 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.850     ; 3.265      ;
; -3.136 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.850     ; 3.240      ;
; -3.054 ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.000      ; 4.094      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50                             ; clk50       ; 1.000        ; -0.020     ; 3.901      ;
; -2.958 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.020      ; 4.018      ;
; -2.958 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.020      ; 4.018      ;
; -2.957 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.020      ; 4.017      ;
; -2.912 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; div50[2]                          ; clk50       ; 1.000        ; -0.891     ; 2.975      ;
; -2.912 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; div50[2]                          ; clk50       ; 1.000        ; -0.891     ; 2.975      ;
; -2.912 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; div50[2]                          ; clk50       ; 1.000        ; -0.891     ; 2.975      ;
; -2.848 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.020      ; 3.908      ;
; -2.840 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.020      ; 3.900      ;
; -2.840 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.020      ; 3.900      ;
; -2.802 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.020      ; 3.862      ;
; -2.802 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.020      ; 3.862      ;
; -2.801 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.020      ; 3.861      ;
; -2.798 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.977     ; 2.861      ;
; -2.798 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.977     ; 2.861      ;
; -2.798 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.977     ; 2.861      ;
; -2.798 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.977     ; 2.861      ;
; -2.798 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.977     ; 2.861      ;
; -2.798 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.977     ; 2.861      ;
; -2.798 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.977     ; 2.861      ;
; -2.798 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.977     ; 2.861      ;
; -2.798 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.977     ; 2.861      ;
; -2.797 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.000      ; 3.837      ;
; -2.795 ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.000      ; 3.835      ;
; -2.792 ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.000      ; 3.832      ;
; -2.771 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ohs                                                                                                                                           ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.976     ; 2.835      ;
; -2.771 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.976     ; 2.835      ;
; -2.765 ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                     ; clk50                             ; clk50       ; 1.000        ; 0.000      ; 3.805      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'T80s:c_Z80|IORQ_n'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; -2.975 ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 1.000        ; -1.492     ; 2.523      ;
; -2.244 ; T80s:c_Z80|T80:u0|A[0]             ; top:c_top|io81:c_io81|vsync        ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; -1.122     ; 2.162      ;
; -1.214 ; T80s:c_Z80|T80:u0|A[0]             ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; 0.370      ; 2.624      ;
; -0.753 ; T80s:c_Z80|T80:u0|A[1]             ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; 0.370      ; 2.163      ;
; 0.235  ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|io81:c_io81|i_nmi_enable ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; top:c_top|io81:c_io81|vsync        ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'div50[2]'                                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -3.596 ; top:c_top|res_clk:c_res_clk|i_phi          ; top:c_top|res_clk:c_res_clk|i_phi          ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 3.791      ; 0.805      ;
; -3.096 ; top:c_top|res_clk:c_res_clk|i_phi          ; top:c_top|res_clk:c_res_clk|i_phi          ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; -0.500       ; 3.791      ; 0.805      ;
; 0.420  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|state.SYNC         ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 1.170      ; 1.896      ;
; 0.499  ; top:c_top|video81:c_video81|row_count[0]   ; top:c_top|video81:c_video81|row_count[0]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|video81:c_video81|row_count[1]   ; top:c_top|video81:c_video81|row_count[1]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|video81:c_video81|row_count[2]   ; top:c_top|video81:c_video81|row_count[2]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|video81:c_video81|video_read     ; top:c_top|video81:c_video81|video_read     ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|lcd97:c_lcd97|state.POST         ; top:c_top|lcd97:c_lcd97|state.POST         ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|lcd97:c_lcd97|pixel[4]           ; top:c_top|lcd97:c_lcd97|pixel[4]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|lcd97:c_lcd97|vsync              ; top:c_top|lcd97:c_lcd97|vsync              ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|lcd97:c_lcd97|state.PRE          ; top:c_top|lcd97:c_lcd97|state.PRE          ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|lcd97:c_lcd97|hsync_1            ; top:c_top|lcd97:c_lcd97|hsync_1            ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|lcd97:c_lcd97|s                  ; top:c_top|lcd97:c_lcd97|s                  ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.805      ;
; 0.686  ; top:c_top|modes97:c_modes97|mode_v_inv     ; top:c_top|lcd97:c_lcd97|pixel[0]           ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 0.055      ; 1.047      ;
; 0.748  ; top:c_top|lcd97:c_lcd97|pixel[2]           ; top:c_top|lcd97:c_lcd97|pixel[3]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.054      ;
; 0.756  ; top:c_top|lcd97:c_lcd97|pixel[1]           ; top:c_top|lcd97:c_lcd97|pixel[2]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.062      ;
; 0.762  ; top:c_top|io81:c_io81|vsync                ; top:c_top|video81:c_video81|hsync2         ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 1.175      ; 2.243      ;
; 0.771  ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.077      ;
; 0.771  ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.077      ;
; 1.001  ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; top:c_top|lcd97:c_lcd97|pixel[4]           ; div50[2]                          ; div50[2]    ; 0.000        ; -0.001     ; 1.306      ;
; 1.166  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|video81:c_video81|video_pixel[6] ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.472      ;
; 1.168  ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.474      ;
; 1.170  ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.476      ;
; 1.174  ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.480      ;
; 1.178  ; top:c_top|video81:c_video81|hsync2         ; top:c_top|video81:c_video81|row_count[1]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.484      ;
; 1.181  ; top:c_top|video81:c_video81|hsync2         ; top:c_top|video81:c_video81|row_count[0]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.487      ;
; 1.181  ; top:c_top|video81:c_video81|hsync2         ; top:c_top|video81:c_video81|row_count[2]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.487      ;
; 1.183  ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.489      ;
; 1.186  ; top:c_top|lcd97:c_lcd97|hsync_1            ; top:c_top|lcd97:c_lcd97|s                  ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.492      ;
; 1.194  ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.500      ;
; 1.200  ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.506      ;
; 1.205  ; top:c_top|video81:c_video81|faking         ; top:c_top|video81:c_video81|video_read     ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; -0.500       ; 0.055      ; 1.066      ;
; 1.216  ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|video81:c_video81|video_pixel[2] ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.522      ;
; 1.218  ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|video81:c_video81|video_pixel[7] ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.524      ;
; 1.229  ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.535      ;
; 1.229  ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.535      ;
; 1.231  ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.537      ;
; 1.237  ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.543      ;
; 1.242  ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.548      ;
; 1.246  ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.552      ;
; 1.256  ; top:c_top|lcd97:c_lcd97|pixel[4]           ; top:c_top|lcd97:c_lcd97|pixel[3]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.001      ; 1.563      ;
; 1.256  ; top:c_top|lcd97:c_lcd97|pixel[4]           ; top:c_top|lcd97:c_lcd97|pixel[2]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.001      ; 1.563      ;
; 1.257  ; top:c_top|lcd97:c_lcd97|pixel[4]           ; top:c_top|lcd97:c_lcd97|pixel[1]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.001      ; 1.564      ;
; 1.310  ; top:c_top|video81:c_video81|row_count[1]   ; top:c_top|video81:c_video81|row_count[2]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.616      ;
; 1.382  ; T80s:c_Z80|MREQ_n                          ; top:c_top|video81:c_video81|video_read     ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 0.055      ; 1.743      ;
; 1.446  ; top:c_top|video81:c_video81|line_cnt[7]    ; top:c_top|video81:c_video81|row_count[0]   ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 0.059      ; 1.811      ;
; 1.447  ; top:c_top|lcd97:c_lcd97|vsync              ; top:c_top|lcd97:c_lcd97|hsync_1            ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.753      ;
; 1.450  ; top:c_top|video81:c_video81|line_cnt[7]    ; top:c_top|video81:c_video81|hsync2         ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 0.059      ; 1.815      ;
; 1.453  ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; top:c_top|lcd97:c_lcd97|pixel[1]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.759      ;
; 1.468  ; top:c_top|lcd97:c_lcd97|state.SYNC         ; top:c_top|lcd97:c_lcd97|sync_1             ; div50[2]                          ; div50[2]    ; 0.000        ; -0.004     ; 1.770      ;
; 1.473  ; top:c_top|lcd97:c_lcd97|pixel[3]           ; top:c_top|lcd97:c_lcd97|pixel[4]           ; div50[2]                          ; div50[2]    ; 0.000        ; -0.001     ; 1.778      ;
; 1.474  ; top:c_top|lcd97:c_lcd97|state.SYNC         ; top:c_top|lcd97:c_lcd97|vsync              ; div50[2]                          ; div50[2]    ; 0.000        ; -0.004     ; 1.776      ;
; 1.486  ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; top:c_top|lcd97:c_lcd97|pixel[3]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.792      ;
; 1.486  ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; top:c_top|lcd97:c_lcd97|pixel[2]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.792      ;
; 1.489  ; top:c_top|video81:c_video81|line_cnt[7]    ; top:c_top|lcd97:c_lcd97|state.SYNC         ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 0.054      ; 1.849      ;
; 1.507  ; top:c_top|video81:c_video81|row_count[0]   ; top:c_top|video81:c_video81|row_count[2]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.813      ;
; 1.509  ; top:c_top|video81:c_video81|row_count[0]   ; top:c_top|video81:c_video81|row_count[1]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.815      ;
; 1.526  ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; top:c_top|lcd97:c_lcd97|hsync_1            ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.832      ;
; 1.536  ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; top:c_top|lcd97:c_lcd97|vsync              ; div50[2]                          ; div50[2]    ; 0.000        ; -0.001     ; 1.841      ;
; 1.646  ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.952      ;
; 1.653  ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.959      ;
; 1.662  ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.968      ;
; 1.673  ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 1.979      ;
; 1.706  ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.012      ;
; 1.707  ; top:c_top|lcd97:c_lcd97|sync_1             ; top:c_top|lcd97:c_lcd97|hsync_1            ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.013      ;
; 1.708  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|state.POST         ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 1.168      ; 3.182      ;
; 1.708  ; top:c_top|lcd97:c_lcd97|sync_1             ; top:c_top|lcd97:c_lcd97|s                  ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.014      ;
; 1.709  ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.015      ;
; 1.711  ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.017      ;
; 1.713  ; top:c_top|lcd97:c_lcd97|sync_1             ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.019      ;
; 1.717  ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.023      ;
; 1.722  ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.028      ;
; 1.728  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 1.168      ; 3.202      ;
; 1.732  ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.038      ;
; 1.739  ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.045      ;
; 1.748  ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.054      ;
; 1.758  ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.064      ;
; 1.759  ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.065      ;
; 1.774  ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; top:c_top|lcd97:c_lcd97|hsync_1            ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.080      ;
; 1.792  ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.098      ;
; 1.795  ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.101      ;
; 1.797  ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.103      ;
; 1.818  ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.124      ;
; 1.834  ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.140      ;
; 1.844  ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.150      ;
; 1.846  ; top:c_top|lcd97:c_lcd97|pixel[0]           ; top:c_top|lcd97:c_lcd97|pixel[1]           ; div50[2]                          ; div50[2]    ; 0.000        ; -0.027     ; 2.125      ;
; 1.847  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|lcd97:c_lcd97|pixel[0]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.022      ; 2.175      ;
; 1.878  ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.184      ;
; 1.881  ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.187      ;
; 1.883  ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.189      ;
; 1.920  ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.226      ;
; 1.930  ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.236      ;
; 1.965  ; top:c_top|video81:c_video81|chr_inv        ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; -0.500       ; 0.055      ; 1.826      ;
; 1.967  ; top:c_top|video81:c_video81|chr_inv        ; top:c_top|video81:c_video81|video_pixel[3] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; -0.500       ; 0.055      ; 1.828      ;
; 1.967  ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 2.273      ;
; 1.968  ; top:c_top|video81:c_video81|chr_inv        ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; -0.500       ; 0.055      ; 1.829      ;
; 1.969  ; top:c_top|lcd97:c_lcd97|pixel[4]           ; top:c_top|lcd97:c_lcd97|cp2                ; div50[2]                          ; div50[2]    ; -0.500       ; -0.002     ; 1.773      ;
; 1.989  ; top:c_top|video81:c_video81|line_cnt[6]    ; top:c_top|video81:c_video81|hsync2         ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 0.059      ; 2.354      ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'top:c_top|res_clk:c_res_clk|i_phi'                                                                                                                                                                                ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.852 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[5]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.733      ; 2.491      ;
; -1.607 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[7]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.737      ; 2.740      ;
; -1.499 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[0]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.733      ; 2.844      ;
; -1.496 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[2]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.733      ; 2.847      ;
; -1.495 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[3]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.733      ; 2.848      ;
; -1.352 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[5]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.733      ; 2.491      ;
; -1.310 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[4]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.736      ; 3.036      ;
; -1.271 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[7]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.715      ; 3.054      ;
; -1.270 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[5]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.715      ; 3.055      ;
; -1.269 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[4]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.715      ; 3.056      ;
; -1.220 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[1]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.736      ; 3.126      ;
; -1.107 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[7]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.737      ; 2.740      ;
; -0.999 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[0]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.733      ; 2.844      ;
; -0.996 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[2]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.733      ; 2.847      ;
; -0.995 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[3]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.733      ; 2.848      ;
; -0.810 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[4]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.736      ; 3.036      ;
; -0.771 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[7]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.715      ; 3.054      ;
; -0.770 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[5]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.715      ; 3.055      ;
; -0.769 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[4]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.715      ; 3.056      ;
; -0.720 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[1]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.736      ; 3.126      ;
; -0.571 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[6]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.733      ; 3.772      ;
; -0.401 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[0]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.715      ; 3.924      ;
; -0.401 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[1]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.715      ; 3.924      ;
; -0.401 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[2]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.715      ; 3.924      ;
; -0.401 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[3]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.715      ; 3.924      ;
; -0.401 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[6]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.715      ; 3.924      ;
; -0.184 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[4]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.726      ; 4.152      ;
; -0.071 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[6]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.733      ; 3.772      ;
; -0.040 ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[5]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 2.673      ; 2.939      ;
; 0.008  ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[0]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 2.673      ; 2.987      ;
; 0.011  ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[2]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 2.673      ; 2.990      ;
; 0.012  ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[3]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 2.673      ; 2.991      ;
; 0.063  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[6]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.725      ; 4.398      ;
; 0.099  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[0]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.715      ; 3.924      ;
; 0.099  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[1]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.715      ; 3.924      ;
; 0.099  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[2]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.715      ; 3.924      ;
; 0.099  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[3]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.715      ; 3.924      ;
; 0.099  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[6]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.715      ; 3.924      ;
; 0.147  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[0]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.732      ; 4.489      ;
; 0.148  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[3]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.726      ; 4.484      ;
; 0.149  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[5]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.726      ; 4.485      ;
; 0.180  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[2]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.732      ; 4.522      ;
; 0.287  ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[1]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 2.676      ; 3.269      ;
; 0.316  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[4]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.726      ; 4.152      ;
; 0.453  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[1]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.732      ; 4.795      ;
; 0.499  ; cnt[1]                                              ; cnt[1]                                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; cnt[0]                                              ; cnt[0]                                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|TState[0]                         ; T80s:c_Z80|T80:u0|TState[0]                         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|TState[2]                         ; T80s:c_Z80|T80:u0|TState[2]                         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|NMI_s                             ; T80s:c_Z80|T80:u0|NMI_s                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|Alternate                         ; T80s:c_Z80|T80:u0|Alternate                         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|XY_Ind                            ; T80s:c_Z80|T80:u0|XY_Ind                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ACC[0]                            ; T80s:c_Z80|T80:u0|ACC[0]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|PC[0]                             ; T80s:c_Z80|T80:u0|PC[0]                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|SP[0]                             ; T80s:c_Z80|T80:u0|SP[0]                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ACC[1]                            ; T80s:c_Z80|T80:u0|ACC[1]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ACC[2]                            ; T80s:c_Z80|T80:u0|ACC[2]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ACC[4]                            ; T80s:c_Z80|T80:u0|ACC[4]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ACC[7]_OTERM53                    ; T80s:c_Z80|T80:u0|ACC[7]_OTERM53                    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ACC[7]_OTERM51                    ; T80s:c_Z80|T80:u0|ACC[7]_OTERM51                    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|R[7]                              ; T80s:c_Z80|T80:u0|R[7]                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ACC[7]_OTERM55                    ; T80s:c_Z80|T80:u0|ACC[7]_OTERM55                    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|F[5]                              ; T80s:c_Z80|T80:u0|F[5]                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ACC[5]                            ; T80s:c_Z80|T80:u0|ACC[5]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|BTR_r                             ; T80s:c_Z80|T80:u0|BTR_r                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|F[3]                              ; T80s:c_Z80|T80:u0|F[3]                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ACC[3]                            ; T80s:c_Z80|T80:u0|ACC[3]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ACC[6]                            ; T80s:c_Z80|T80:u0|ACC[6]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|TState[1]                         ; T80s:c_Z80|T80:u0|TState[1]                         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ISet[0]                           ; T80s:c_Z80|T80:u0|ISet[0]                           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ISet[1]                           ; T80s:c_Z80|T80:u0|ISet[1]                           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|res_clk:c_res_clk|timer[1]                ; top:c_top|res_clk:c_res_clk|timer[1]                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|res_clk:c_res_clk|timer[0]                ; top:c_top|res_clk:c_res_clk|timer[0]                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|res_clk:c_res_clk|timer[2]                ; top:c_top|res_clk:c_res_clk|timer[2]                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|modes97:c_modes97|mode_v_inv              ; top:c_top|modes97:c_modes97|mode_v_inv              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|video81:c_video81|faking                  ; top:c_top|video81:c_video81|faking                  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.805      ;
; 0.563  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[6]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.725      ; 4.398      ;
; 0.572  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[7]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 3.732      ; 4.914      ;
; 0.584  ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[7]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 2.677      ; 3.567      ;
; 0.647  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[0]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.732      ; 4.489      ;
; 0.648  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[3]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.726      ; 4.484      ;
; 0.649  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[5]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.726      ; 4.485      ;
; 0.680  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[2]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 3.732      ; 4.522      ;
; 0.707  ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[4]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 2.676      ; 3.689      ;
; 0.744  ; cnt[1]                                              ; cnt[0]                                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.050      ;
; 0.745  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.051      ;
; 0.753  ; T80s:c_Z80|T80:u0|R[6]                              ; T80s:c_Z80|T80:u0|R[6]                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.059      ;
; 0.754  ; top:c_top|modes97:c_modes97|mode_reset              ; top:c_top|res_clk:c_res_clk|timer[0]                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.060      ;
; 0.755  ; top:c_top|modes97:c_modes97|mode_reset              ; top:c_top|res_clk:c_res_clk|timer[1]                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.061      ;
; 0.762  ; top:c_top|modes97:c_modes97|mode_reset              ; top:c_top|res_clk:c_res_clk|timer[2]                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.068      ;
; 0.907  ; T80s:c_Z80|T80:u0|F[3]                              ; T80s:c_Z80|T80:u0|Fp[3]                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.213      ;
; 0.907  ; T80s:c_Z80|T80:u0|Auto_Wait_t1                      ; T80s:c_Z80|T80:u0|Auto_Wait_t2                      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.213      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.835 ; div50[2]                                                                                                                             ; div50[1]                                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.740      ; 1.515      ;
; -1.801 ; div50[2]                                                                                                                             ; div50[2]                                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.740      ; 1.549      ;
; -1.792 ; div50[2]                                                                                                                             ; div50[0]                                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.740      ; 1.558      ;
; -1.335 ; div50[2]                                                                                                                             ; div50[1]                                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.740      ; 1.515      ;
; -1.301 ; div50[2]                                                                                                                             ; div50[2]                                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.740      ; 1.549      ;
; -1.292 ; div50[2]                                                                                                                             ; div50[0]                                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.740      ; 1.558      ;
; -0.564 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                    ; div50[2]     ; clk50       ; 0.000        ; 2.739      ; 2.785      ;
; -0.564 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|vsync_in_t1                                                                                                                                    ; div50[2]     ; clk50       ; 0.000        ; 2.739      ; 2.785      ;
; -0.564 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|ibank                                                                                                                                          ; div50[2]     ; clk50       ; 0.000        ; 2.739      ; 2.785      ;
; -0.417 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.738      ; 2.931      ;
; -0.417 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.738      ; 2.931      ;
; -0.417 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.738      ; 2.931      ;
; -0.417 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.738      ; 2.931      ;
; -0.417 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.738      ; 2.931      ;
; -0.417 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.738      ; 2.931      ;
; -0.417 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.738      ; 2.931      ;
; -0.417 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.738      ; 2.931      ;
; -0.417 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; div50[2]     ; clk50       ; 0.000        ; 2.738      ; 2.931      ;
; -0.064 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                    ; div50[2]     ; clk50       ; -0.500       ; 2.739      ; 2.785      ;
; -0.064 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|vsync_in_t1                                                                                                                                    ; div50[2]     ; clk50       ; -0.500       ; 2.739      ; 2.785      ;
; -0.064 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|ibank                                                                                                                                          ; div50[2]     ; clk50       ; -0.500       ; 2.739      ; 2.785      ;
; 0.083  ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.738      ; 2.931      ;
; 0.083  ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.738      ; 2.931      ;
; 0.083  ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.738      ; 2.931      ;
; 0.083  ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.738      ; 2.931      ;
; 0.083  ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.738      ; 2.931      ;
; 0.083  ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.738      ; 2.931      ;
; 0.083  ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.738      ; 2.931      ;
; 0.083  ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.738      ; 2.931      ;
; 0.083  ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; div50[2]     ; clk50       ; -0.500       ; 2.738      ; 2.931      ;
; 0.499  ; div50[0]                                                                                                                             ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; div50[1]                                                                                                                             ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|hpos_o[1]                                                                                                             ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|hpos_o[4]                                                                                                             ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|hpos_o[8]                                                                                                             ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|hpos_o[5]                                                                                                             ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|ibank                                                                                                                 ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; DBLSCAN:scan2x|obank                                                                                                                 ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.749  ; DBLSCAN:scan2x|hpos_i[8]                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.055      ;
; 0.753  ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|O_VSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.059      ;
; 0.768  ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.074      ;
; 0.772  ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_R[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.078      ;
; 0.772  ; div50[0]                                                                                                                             ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.078      ;
; 0.772  ; DBLSCAN:scan2x|ohs                                                                                                                   ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.078      ;
; 0.773  ; DBLSCAN:scan2x|ohs                                                                                                                   ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.079      ;
; 0.782  ; div50[1]                                                                                                                             ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.088      ;
; 0.783  ; div50[1]                                                                                                                             ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.089      ;
; 0.910  ; DBLSCAN:scan2x|ovs                                                                                                                   ; DBLSCAN:scan2x|ovs_t1                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.216      ;
; 1.056  ; DBLSCAN:scan2x|obank                                                                                                                 ; DBLSCAN:scan2x|obank_t1                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.001      ; 1.363      ;
; 1.165  ; div50[0]                                                                                                                             ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.471      ;
; 1.172  ; DBLSCAN:scan2x|hpos_i[1]                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; DBLSCAN:scan2x|hpos_i[3]                                                                                                             ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.478      ;
; 1.181  ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.487      ;
; 1.213  ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.519      ;
; 1.217  ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.523      ;
; 1.225  ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.532      ;
; 1.229  ; DBLSCAN:scan2x|ohs_t1                                                                                                                ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.535      ;
; 1.234  ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.540      ;
; 1.352  ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.658      ;
; 1.354  ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.660      ;
; 1.364  ; DBLSCAN:scan2x|hpos_i[3]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.147      ; 1.778      ;
; 1.371  ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.147      ; 1.785      ;
; 1.372  ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.147      ; 1.786      ;
; 1.372  ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.147      ; 1.786      ;
; 1.397  ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.147      ; 1.811      ;
; 1.409  ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.099      ; 1.775      ;
; 1.433  ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.099      ; 1.799      ;
; 1.433  ; DBLSCAN:scan2x|hpos_i[1]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.147      ; 1.847      ;
; 1.445  ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.099      ; 1.811      ;
; 1.468  ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.099      ; 1.834      ;
; 1.478  ; DBLSCAN:scan2x|vsync_in_t1                                                                                                           ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.784      ;
; 1.515  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6] ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; -0.082     ; 1.739      ;
; 1.522  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3] ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; -0.082     ; 1.746      ;
; 1.533  ; DBLSCAN:scan2x|ovs_t1                                                                                                                ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.001      ; 1.840      ;
; 1.534  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3] ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; -0.098     ; 1.742      ;
; 1.535  ; DBLSCAN:scan2x|ovs_t1                                                                                                                ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.001      ; 1.842      ;
; 1.559  ; DBLSCAN:scan2x|ibank                                                                                                                 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ; clk50        ; clk50       ; 0.000        ; 0.146      ; 1.972      ;
; 1.569  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0] ; DBLSCAN:scan2x|O_R[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; -0.082     ; 1.793      ;
; 1.646  ; DBLSCAN:scan2x|hsync_in_t1                                                                                                           ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.952      ;
; 1.651  ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.957      ;
; 1.651  ; DBLSCAN:scan2x|hpos_i[3]                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.957      ;
; 1.660  ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.966      ;
; 1.693  ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.999      ;
; 1.705  ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.011      ;
; 1.706  ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.012      ;
; 1.714  ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.020      ;
; 1.722  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6] ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; -0.098     ; 1.930      ;
; 1.737  ; DBLSCAN:scan2x|hpos_i[3]                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.043      ;
; 1.745  ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.099      ; 2.111      ;
; 1.746  ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.052      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'T80s:c_Z80|IORQ_n'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; 0.499 ; top:c_top|io81:c_io81|vsync        ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|io81:c_io81|i_nmi_enable ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 0.000        ; 0.000      ; 0.805      ;
; 1.487 ; T80s:c_Z80|T80:u0|A[1]             ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; 0.370      ; 2.163      ;
; 1.948 ; T80s:c_Z80|T80:u0|A[0]             ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; 0.370      ; 2.624      ;
; 2.978 ; T80s:c_Z80|T80:u0|A[0]             ; top:c_top|io81:c_io81|vsync        ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; -1.122     ; 2.162      ;
; 3.709 ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 0.000        ; -1.492     ; 2.523      ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'top:c_top|res_clk:c_res_clk|i_phi'                                                                                                                                                              ;
+--------+--------------------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                              ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -4.523 ; s_n_reset                            ; T80s:c_Z80|RD_n                                      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -2.666     ; 2.897      ;
; -4.523 ; s_n_reset                            ; T80s:c_Z80|WR_n                                      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -2.666     ; 2.897      ;
; -2.347 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 3.398      ;
; -2.347 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[19]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 3.398      ;
; -2.341 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.384      ;
; -2.341 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][3]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.384      ;
; -2.341 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][1]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.384      ;
; -2.341 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.384      ;
; -2.341 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.384      ;
; -2.341 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][4]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.384      ;
; -2.341 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.384      ;
; -2.341 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][0]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.384      ;
; -2.341 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][2]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.384      ;
; -2.341 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.384      ;
; -2.327 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.371      ;
; -2.327 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.371      ;
; -2.327 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.371      ;
; -2.327 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.371      ;
; -2.327 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.371      ;
; -2.327 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.371      ;
; -2.327 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.371      ;
; -2.327 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.371      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[16]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[18]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[20]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[21]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[22]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[23]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[24]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[25]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[26]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[28]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[29]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.310 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.348      ;
; -2.300 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][3]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.337      ;
; -2.300 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][3]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.337      ;
; -2.300 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][1]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.337      ;
; -2.300 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][1]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.337      ;
; -2.300 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.337      ;
; -2.300 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][4]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.337      ;
; -2.300 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][0]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.337      ;
; -2.300 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][0]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.337      ;
; -2.300 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][2]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.337      ;
; -2.300 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][2]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.337      ;
; -2.299 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.000      ; 3.339      ;
; -2.299 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.000      ; 3.339      ;
; -2.280 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][3]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 3.327      ;
; -2.280 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][3]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 3.327      ;
; -2.280 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][1]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 3.327      ;
; -2.280 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][1]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 3.327      ;
; -2.280 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][4]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 3.327      ;
; -2.280 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][4]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 3.327      ;
; -2.280 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][0]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 3.327      ;
; -2.280 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][0]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 3.327      ;
; -2.280 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][2]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 3.327      ;
; -2.280 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][2]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 3.327      ;
; -2.089 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 3.140      ;
; -2.089 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[19]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 3.140      ;
; -2.083 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.126      ;
; -2.083 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][3]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.126      ;
; -2.083 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][1]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.126      ;
; -2.083 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.126      ;
; -2.083 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.126      ;
; -2.083 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][4]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.126      ;
; -2.083 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.126      ;
; -2.083 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][0]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.126      ;
; -2.083 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][2]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.126      ;
; -2.083 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.003      ; 3.126      ;
; -2.069 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.113      ;
; -2.069 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.113      ;
; -2.069 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.113      ;
; -2.069 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.113      ;
; -2.069 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.113      ;
; -2.069 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.113      ;
; -2.069 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.113      ;
; -2.069 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.004      ; 3.113      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[16]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[18]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[20]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[21]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[22]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[23]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[24]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[25]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[26]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[28]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[29]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.052 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 3.090      ;
; -2.042 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][3]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.079      ;
; -2.042 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][3]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.079      ;
; -2.042 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][1]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.079      ;
; -2.042 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][1]   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.003     ; 3.079      ;
+--------+--------------------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'T80s:c_Z80|IORQ_n'                                                                                                                                            ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                            ; Launch Clock                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; -3.125 ; top:c_top|res_clk:c_res_clk|timer[1] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; 0.368      ; 4.533      ;
; -2.867 ; top:c_top|res_clk:c_res_clk|timer[0] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; 0.368      ; 4.275      ;
; -2.701 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; 0.368      ; 4.109      ;
; -0.374 ; T80s:c_Z80|WR_n                      ; top:c_top|io81:c_io81|vsync        ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; 1.539      ; 2.953      ;
; 0.325  ; T80s:c_Z80|IORQ_n                    ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 0.500        ; 2.599      ; 3.118      ;
; 0.825  ; T80s:c_Z80|IORQ_n                    ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 1.000        ; 2.599      ; 3.118      ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'div50[2]'                                                                                                                              ;
+--------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                  ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+
; -0.629 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|sync_1           ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 1.669      ;
; -0.629 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]     ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 1.669      ;
; -0.629 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]     ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 1.669      ;
; -0.629 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]     ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 1.669      ;
; -0.629 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]     ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 1.669      ;
; -0.629 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]     ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 1.669      ;
; -0.629 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|s                ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 1.669      ;
; -0.113 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[0] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 1.000        ; 1.175      ; 2.328      ;
; -0.113 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[1] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 1.000        ; 1.175      ; 2.328      ;
; -0.113 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[2] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 1.000        ; 1.175      ; 2.328      ;
+--------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'T80s:c_Z80|IORQ_n'                                                                                                                                             ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                            ; Launch Clock                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; -0.091 ; T80s:c_Z80|IORQ_n                    ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 0.000        ; 2.599      ; 3.118      ;
; 0.409  ; T80s:c_Z80|IORQ_n                    ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; -0.500       ; 2.599      ; 3.118      ;
; 1.108  ; T80s:c_Z80|WR_n                      ; top:c_top|io81:c_io81|vsync        ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; 1.539      ; 2.953      ;
; 3.435  ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; 0.368      ; 4.109      ;
; 3.601  ; top:c_top|res_clk:c_res_clk|timer[0] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; 0.368      ; 4.275      ;
; 3.859  ; top:c_top|res_clk:c_res_clk|timer[1] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; 0.368      ; 4.533      ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'top:c_top|res_clk:c_res_clk|i_phi'                                                                                                                                                                 ;
+-------+--------------------------------------+---------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                 ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.242 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[0]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.116      ; 1.664      ;
; 0.242 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[1]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.116      ; 1.664      ;
; 0.242 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[2]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.116      ; 1.664      ;
; 0.242 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[3]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.116      ; 1.664      ;
; 0.242 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[4]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.116      ; 1.664      ;
; 0.242 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[5]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.116      ; 1.664      ;
; 0.242 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[7]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.116      ; 1.664      ;
; 0.242 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[6]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.116      ; 1.664      ;
; 1.929 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.235      ;
; 1.929 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.235      ;
; 1.929 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.235      ;
; 1.929 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.235      ;
; 1.929 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.235      ;
; 1.929 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.235      ;
; 1.929 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_reset                  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.235      ;
; 1.929 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.235      ;
; 2.095 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.401      ;
; 2.095 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.401      ;
; 2.095 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.401      ;
; 2.095 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.401      ;
; 2.095 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.401      ;
; 2.095 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.401      ;
; 2.095 ; top:c_top|res_clk:c_res_clk|timer[0] ; top:c_top|modes97:c_modes97|mode_reset                  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.401      ;
; 2.095 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.401      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.257 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.562      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[17]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[27]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[4] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.261 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.568      ;
; 2.264 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.576      ;
; 2.264 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][3]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.576      ;
; 2.264 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][1]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.576      ;
; 2.264 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][1]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.576      ;
; 2.264 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][4]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.576      ;
; 2.264 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][4]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.576      ;
; 2.264 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][0]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.576      ;
; 2.264 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][0]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.576      ;
; 2.264 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][2]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.576      ;
; 2.264 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][2]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.576      ;
; 2.353 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.659      ;
; 2.353 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.659      ;
; 2.353 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.659      ;
; 2.353 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.659      ;
; 2.353 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.659      ;
; 2.353 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.659      ;
; 2.353 ; top:c_top|res_clk:c_res_clk|timer[1] ; top:c_top|modes97:c_modes97|mode_reset                  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.659      ;
; 2.353 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 2.659      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.423 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.001     ; 2.728      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[17]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[27]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[4] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.427 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 2.734      ;
; 2.430 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.742      ;
; 2.430 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][3]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.006      ; 2.742      ;
+-------+--------------------------------------+---------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'div50[2]'                                                                                                                              ;
+-------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                  ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 0.847 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[0] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 0.000        ; 1.175      ; 2.328      ;
; 0.847 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[1] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 0.000        ; 1.175      ; 2.328      ;
; 0.847 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[2] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 0.000        ; 1.175      ; 2.328      ;
; 1.363 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|sync_1           ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 1.669      ;
; 1.363 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]     ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 1.669      ;
; 1.363 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]     ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 1.669      ;
; 1.363 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]     ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 1.669      ;
; 1.363 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]     ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 1.669      ;
; 1.363 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]     ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 1.669      ;
; 1.363 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|s                ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 1.669      ;
+-------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'top:c_top|res_clk:c_res_clk|i_phi'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'div50[2]'                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Fall       ; top:c_top|lcd97:c_lcd97|cp2                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Fall       ; top:c_top|lcd97:c_lcd97|cp2                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_1            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_1            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[0]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[0]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[1]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[1]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[2]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[2]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[3]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[3]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[4]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[4]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|s                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|s                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.POST         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.POST         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.PRE          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.PRE          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.SYNC         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.SYNC         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|sync_1             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|sync_1             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|vsync              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|vsync              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|cp2|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|cp2|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_1|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_1|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[2]|clk              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'T80s:c_Z80|IORQ_n'                                                                             ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; top:c_top|io81:c_io81|i_nmi_enable ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; top:c_top|io81:c_io81|i_nmi_enable ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; top:c_top|io81:c_io81|vsync        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; top:c_top|io81:c_io81|vsync        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_Z80|IORQ_n|regout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_Z80|IORQ_n|regout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|i_nmi_enable|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|i_nmi_enable|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iord|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iord|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iord|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iord|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iowr|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iowr|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iowr|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iowr|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|vsync|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|vsync|clk             ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; d[*]      ; div50[2]                          ; 6.926 ; 6.926 ; Rise       ; div50[2]                          ;
;  d[0]     ; div50[2]                          ; 5.664 ; 5.664 ; Rise       ; div50[2]                          ;
;  d[1]     ; div50[2]                          ; 5.251 ; 5.251 ; Rise       ; div50[2]                          ;
;  d[2]     ; div50[2]                          ; 5.927 ; 5.927 ; Rise       ; div50[2]                          ;
;  d[3]     ; div50[2]                          ; 5.418 ; 5.418 ; Rise       ; div50[2]                          ;
;  d[4]     ; div50[2]                          ; 4.879 ; 4.879 ; Rise       ; div50[2]                          ;
;  d[5]     ; div50[2]                          ; 5.770 ; 5.770 ; Rise       ; div50[2]                          ;
;  d[6]     ; div50[2]                          ; 6.926 ; 6.926 ; Rise       ; div50[2]                          ;
;  d[7]     ; div50[2]                          ; 5.419 ; 5.419 ; Rise       ; div50[2]                          ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 9.517 ; 9.517 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.971 ; 6.971 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.161 ; 7.161 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.514 ; 6.514 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.890 ; 7.890 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 8.370 ; 8.370 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.447 ; 9.447 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.647 ; 7.647 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.517 ; 9.517 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_clk   ; top:c_top|res_clk:c_res_clk|i_phi ; 3.832 ; 3.832 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_data  ; top:c_top|res_clk:c_res_clk|i_phi ; 5.275 ; 5.275 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; tape_in   ; top:c_top|res_clk:c_res_clk|i_phi ; 7.015 ; 7.015 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; usa_uk    ; top:c_top|res_clk:c_res_clk|i_phi ; 6.706 ; 6.706 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; v_inv     ; top:c_top|res_clk:c_res_clk|i_phi ; 8.876 ; 8.876 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 7.763 ; 7.763 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.980 ; 4.980 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.740 ; 4.740 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.415 ; 5.415 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.730 ; 4.730 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.193 ; 4.193 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.252 ; 5.252 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.763 ; 7.763 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.926 ; 5.926 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; d[*]      ; div50[2]                          ; -4.613 ; -4.613 ; Rise       ; div50[2]                          ;
;  d[0]     ; div50[2]                          ; -5.398 ; -5.398 ; Rise       ; div50[2]                          ;
;  d[1]     ; div50[2]                          ; -4.985 ; -4.985 ; Rise       ; div50[2]                          ;
;  d[2]     ; div50[2]                          ; -5.661 ; -5.661 ; Rise       ; div50[2]                          ;
;  d[3]     ; div50[2]                          ; -5.152 ; -5.152 ; Rise       ; div50[2]                          ;
;  d[4]     ; div50[2]                          ; -4.613 ; -4.613 ; Rise       ; div50[2]                          ;
;  d[5]     ; div50[2]                          ; -5.504 ; -5.504 ; Rise       ; div50[2]                          ;
;  d[6]     ; div50[2]                          ; -6.660 ; -6.660 ; Rise       ; div50[2]                          ;
;  d[7]     ; div50[2]                          ; -5.153 ; -5.153 ; Rise       ; div50[2]                          ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; -4.572 ; -4.572 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; -5.059 ; -5.059 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; -5.222 ; -5.222 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; -4.572 ; -4.572 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; -5.981 ; -5.981 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; -6.978 ; -6.978 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; -7.180 ; -7.180 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; -6.747 ; -6.747 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; -6.938 ; -6.938 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_clk   ; top:c_top|res_clk:c_res_clk|i_phi ; -3.566 ; -3.566 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_data  ; top:c_top|res_clk:c_res_clk|i_phi ; -5.009 ; -5.009 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; tape_in   ; top:c_top|res_clk:c_res_clk|i_phi ; -4.014 ; -4.014 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; usa_uk    ; top:c_top|res_clk:c_res_clk|i_phi ; -5.806 ; -5.806 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; v_inv     ; top:c_top|res_clk:c_res_clk|i_phi ; -6.466 ; -6.466 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; -3.927 ; -3.927 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; -4.714 ; -4.714 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; -4.474 ; -4.474 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; -5.149 ; -5.149 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; -4.464 ; -4.464 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; -3.927 ; -3.927 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; -4.986 ; -4.986 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; -6.692 ; -6.692 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; -5.660 ; -5.660 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; cp1       ; T80s:c_Z80|IORQ_n                 ; 8.923  ; 8.923  ; Rise       ; T80s:c_Z80|IORQ_n                 ;
; tape_out  ; clk50                             ; 8.036  ; 8.036  ; Rise       ; clk50                             ;
; vgaB      ; clk50                             ; 8.367  ; 8.367  ; Rise       ; clk50                             ;
; vgaG      ; clk50                             ; 8.744  ; 8.744  ; Rise       ; clk50                             ;
; vgaR      ; clk50                             ; 8.726  ; 8.726  ; Rise       ; clk50                             ;
; video     ; clk50                             ; 8.440  ; 8.440  ; Rise       ; clk50                             ;
; a[*]      ; div50[2]                          ; 12.081 ; 12.081 ; Rise       ; div50[2]                          ;
;  a[0]     ; div50[2]                          ; 11.402 ; 11.402 ; Rise       ; div50[2]                          ;
;  a[1]     ; div50[2]                          ; 12.081 ; 12.081 ; Rise       ; div50[2]                          ;
;  a[2]     ; div50[2]                          ; 11.159 ; 11.159 ; Rise       ; div50[2]                          ;
; d_lcd[*]  ; div50[2]                          ; 9.997  ; 9.997  ; Rise       ; div50[2]                          ;
;  d_lcd[0] ; div50[2]                          ; 9.997  ; 9.997  ; Rise       ; div50[2]                          ;
;  d_lcd[1] ; div50[2]                          ; 9.262  ; 9.262  ; Rise       ; div50[2]                          ;
;  d_lcd[2] ; div50[2]                          ; 9.383  ; 9.383  ; Rise       ; div50[2]                          ;
;  d_lcd[3] ; div50[2]                          ; 9.395  ; 9.395  ; Rise       ; div50[2]                          ;
; s         ; div50[2]                          ; 8.471  ; 8.471  ; Rise       ; div50[2]                          ;
; cp2       ; div50[2]                          ; 8.185  ; 8.185  ; Fall       ; div50[2]                          ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 15.203 ; 15.203 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.565 ; 14.565 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 15.058 ; 15.058 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.643 ; 14.643 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.506 ; 14.506 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 15.203 ; 15.203 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.737 ; 14.737 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.232 ; 14.232 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.743 ; 14.743 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.712 ; 13.712 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[9]     ; top:c_top|res_clk:c_res_clk|i_phi ; 11.092 ; 11.092 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[10]    ; top:c_top|res_clk:c_res_clk|i_phi ; 11.106 ; 11.106 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[11]    ; top:c_top|res_clk:c_res_clk|i_phi ; 10.791 ; 10.791 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[12]    ; top:c_top|res_clk:c_res_clk|i_phi ; 12.854 ; 12.854 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[13]    ; top:c_top|res_clk:c_res_clk|i_phi ; 12.350 ; 12.350 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[14]    ; top:c_top|res_clk:c_res_clk|i_phi ; 13.277 ; 13.277 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; cp1       ; top:c_top|res_clk:c_res_clk|i_phi ; 10.325 ; 10.325 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 11.041 ; 11.041 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 10.304 ; 10.304 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 10.632 ; 10.632 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 11.041 ; 11.041 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 10.932 ; 10.932 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.611  ; 9.611  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.577  ; 9.577  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.147  ; 9.147  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.137  ; 9.137  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; oe_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 7.846  ; 7.846  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; ramcs_n   ; top:c_top|res_clk:c_res_clk|i_phi ; 13.337 ; 13.337 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; we_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 7.845  ; 7.845  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 13.567 ; 13.567 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.863 ; 12.863 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.567 ; 13.567 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.942 ; 12.942 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.304 ; 13.304 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.443 ; 13.443 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.019 ; 13.019 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.697 ; 12.697 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.255 ; 12.255 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.176 ; 12.176 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; cp1       ; T80s:c_Z80|IORQ_n                 ; 8.923  ; 8.923  ; Rise       ; T80s:c_Z80|IORQ_n                 ;
; tape_out  ; clk50                             ; 8.036  ; 8.036  ; Rise       ; clk50                             ;
; vgaB      ; clk50                             ; 8.367  ; 8.367  ; Rise       ; clk50                             ;
; vgaG      ; clk50                             ; 8.744  ; 8.744  ; Rise       ; clk50                             ;
; vgaR      ; clk50                             ; 8.726  ; 8.726  ; Rise       ; clk50                             ;
; video     ; clk50                             ; 8.440  ; 8.440  ; Rise       ; clk50                             ;
; a[*]      ; div50[2]                          ; 11.159 ; 11.159 ; Rise       ; div50[2]                          ;
;  a[0]     ; div50[2]                          ; 11.402 ; 11.402 ; Rise       ; div50[2]                          ;
;  a[1]     ; div50[2]                          ; 12.081 ; 12.081 ; Rise       ; div50[2]                          ;
;  a[2]     ; div50[2]                          ; 11.159 ; 11.159 ; Rise       ; div50[2]                          ;
; d_lcd[*]  ; div50[2]                          ; 9.262  ; 9.262  ; Rise       ; div50[2]                          ;
;  d_lcd[0] ; div50[2]                          ; 9.997  ; 9.997  ; Rise       ; div50[2]                          ;
;  d_lcd[1] ; div50[2]                          ; 9.262  ; 9.262  ; Rise       ; div50[2]                          ;
;  d_lcd[2] ; div50[2]                          ; 9.383  ; 9.383  ; Rise       ; div50[2]                          ;
;  d_lcd[3] ; div50[2]                          ; 9.395  ; 9.395  ; Rise       ; div50[2]                          ;
; s         ; div50[2]                          ; 8.471  ; 8.471  ; Rise       ; div50[2]                          ;
; cp2       ; div50[2]                          ; 8.185  ; 8.185  ; Fall       ; div50[2]                          ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 10.791 ; 10.791 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.192 ; 12.192 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.091 ; 13.091 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.555 ; 12.555 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.205 ; 12.205 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.497 ; 12.497 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.031 ; 12.031 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.215 ; 12.215 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 11.595 ; 11.595 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 11.934 ; 11.934 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[9]     ; top:c_top|res_clk:c_res_clk|i_phi ; 11.092 ; 11.092 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[10]    ; top:c_top|res_clk:c_res_clk|i_phi ; 11.106 ; 11.106 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[11]    ; top:c_top|res_clk:c_res_clk|i_phi ; 10.791 ; 10.791 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[12]    ; top:c_top|res_clk:c_res_clk|i_phi ; 12.854 ; 12.854 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[13]    ; top:c_top|res_clk:c_res_clk|i_phi ; 10.921 ; 10.921 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[14]    ; top:c_top|res_clk:c_res_clk|i_phi ; 11.371 ; 11.371 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; cp1       ; top:c_top|res_clk:c_res_clk|i_phi ; 9.841  ; 9.841  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 9.137  ; 9.137  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 10.304 ; 10.304 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 10.632 ; 10.632 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 11.041 ; 11.041 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 10.932 ; 10.932 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.611  ; 9.611  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.577  ; 9.577  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.147  ; 9.147  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.137  ; 9.137  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; oe_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 7.846  ; 7.846  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; ramcs_n   ; top:c_top|res_clk:c_res_clk|i_phi ; 10.895 ; 10.895 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; we_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 7.845  ; 7.845  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 10.472 ; 10.472 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.863 ; 12.863 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.567 ; 13.567 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.942 ; 12.942 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.014 ; 13.014 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.412 ; 13.412 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.948 ; 12.948 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.378 ; 12.378 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 10.472 ; 10.472 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 11.019 ; 11.019 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 6.137 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.854 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.854 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.137 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.210 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.894 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.894 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.270 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.914 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 6.137 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.854 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.854 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.137 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.210 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.894 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.894 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.270 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.914 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 6.137     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.854     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.854     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.137     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.210     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.894     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.894     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.270     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.914     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 6.137     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.854     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.854     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.137     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.210     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.894     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.894     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.270     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.914     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; top:c_top|res_clk:c_res_clk|i_phi ; -4.606 ; -1683.108     ;
; div50[2]                          ; -2.043 ; -20.043       ;
; clk50                             ; -1.457 ; -21.997       ;
; T80s:c_Z80|IORQ_n                 ; -0.324 ; -0.324        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; div50[2]                          ; -1.530 ; -1.661        ;
; clk50                             ; -1.185 ; -11.406       ;
; top:c_top|res_clk:c_res_clk|i_phi ; -1.030 ; -15.160       ;
; T80s:c_Z80|IORQ_n                 ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Recovery Summary                                ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; top:c_top|res_clk:c_res_clk|i_phi ; -1.484 ; -89.032       ;
; T80s:c_Z80|IORQ_n                 ; -0.716 ; -0.716        ;
; div50[2]                          ; 0.285  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Removal Summary                                 ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; T80s:c_Z80|IORQ_n                 ; -0.062 ; -0.062        ;
; top:c_top|res_clk:c_res_clk|i_phi ; 0.004  ; 0.000         ;
; div50[2]                          ; 0.172  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk50                             ; -1.627 ; -221.604      ;
; top:c_top|res_clk:c_res_clk|i_phi ; -1.423 ; -1063.432     ;
; div50[2]                          ; -0.500 ; -40.000       ;
; T80s:c_Z80|IORQ_n                 ; -0.500 ; -2.000        ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'top:c_top|res_clk:c_res_clk|i_phi'                                                                                                                                              ;
+--------+-----------------------------+--------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+--------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -4.606 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.658      ;
; -4.526 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.578      ;
; -4.512 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.017      ; 5.561      ;
; -4.512 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.017      ; 5.561      ;
; -4.484 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.537      ;
; -4.482 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.016      ; 5.530      ;
; -4.479 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 5.526      ;
; -4.475 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.527      ;
; -4.472 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.524      ;
; -4.469 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.512      ;
; -4.468 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.521      ;
; -4.468 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.022      ; 5.522      ;
; -4.464 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.507      ;
; -4.439 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.017      ; 5.488      ;
; -4.431 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.474      ;
; -4.428 ; T80s:c_Z80|T80:u0|F[0]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.480      ;
; -4.427 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.028      ; 5.487      ;
; -4.424 ; T80s:c_Z80|T80:u0|IR[3]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.476      ;
; -4.422 ; T80s:c_Z80|T80:u0|IR[2]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.016      ; 5.470      ;
; -4.404 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.457      ;
; -4.399 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 5.446      ;
; -4.393 ; T80s:c_Z80|T80:u0|IR[5]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.445      ;
; -4.390 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.018      ; 5.440      ;
; -4.390 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.018      ; 5.440      ;
; -4.389 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.432      ;
; -4.388 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.441      ;
; -4.387 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.012      ; 5.431      ;
; -4.385 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.012      ; 5.429      ;
; -4.385 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.012      ; 5.429      ;
; -4.384 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.427      ;
; -4.375 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.008      ; 5.415      ;
; -4.375 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.008      ; 5.415      ;
; -4.374 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.018      ; 5.424      ;
; -4.374 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.018      ; 5.424      ;
; -4.370 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.008      ; 5.410      ;
; -4.370 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.008      ; 5.410      ;
; -4.367 ; T80s:c_Z80|T80:u0|IR[1]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.016      ; 5.415      ;
; -4.363 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.415      ;
; -4.362 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 5.418      ;
; -4.360 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.413      ;
; -4.360 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.017      ; 5.409      ;
; -4.359 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.028      ; 5.419      ;
; -4.357 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][4] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.409      ;
; -4.356 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.028      ; 5.416      ;
; -4.355 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.407      ;
; -4.355 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.398      ;
; -4.354 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.406      ;
; -4.353 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.406      ;
; -4.351 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.394      ;
; -4.350 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.402      ;
; -4.350 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.403      ;
; -4.348 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 5.395      ;
; -4.347 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.028      ; 5.407      ;
; -4.346 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.023      ; 5.401      ;
; -4.345 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.388      ;
; -4.345 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 5.392      ;
; -4.345 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 5.384      ;
; -4.344 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.017      ; 5.393      ;
; -4.342 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.013      ; 5.387      ;
; -4.341 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.394      ;
; -4.341 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.394      ;
; -4.341 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.017      ; 5.390      ;
; -4.340 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 5.379      ;
; -4.338 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.381      ;
; -4.337 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 5.393      ;
; -4.337 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 5.393      ;
; -4.337 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.008      ; 5.377      ;
; -4.337 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.390      ;
; -4.337 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.008      ; 5.377      ;
; -4.335 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.378      ;
; -4.334 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.387      ;
; -4.333 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.385      ;
; -4.333 ; T80s:c_Z80|T80:u0|MCycle[2] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.025      ; 5.390      ;
; -4.333 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.376      ;
; -4.333 ; T80s:c_Z80|T80:u0|MCycle[1] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.025      ; 5.390      ;
; -4.332 ; T80s:c_Z80|T80:u0|IR[7]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.016      ; 5.380      ;
; -4.331 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.383      ;
; -4.331 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.013      ; 5.376      ;
; -4.330 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.373      ;
; -4.330 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.023      ; 5.385      ;
; -4.326 ; T80s:c_Z80|T80:u0|IR[6]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.013      ; 5.371      ;
; -4.324 ; T80s:c_Z80|T80:u0|NMICycle  ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.028      ; 5.384      ;
; -4.317 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.018      ; 5.367      ;
; -4.313 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][5] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.365      ;
; -4.313 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][5] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.020      ; 5.365      ;
; -4.312 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.012      ; 5.356      ;
; -4.307 ; T80s:c_Z80|T80:u0|F[7]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.012      ; 5.351      ;
; -4.307 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 5.346      ;
; -4.306 ; T80s:c_Z80|T80:u0|F[0]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.359      ;
; -4.305 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.019      ; 5.356      ;
; -4.305 ; T80s:c_Z80|T80:u0|IR[4]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][5] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.022      ; 5.359      ;
; -4.303 ; T80s:c_Z80|T80:u0|IR[0]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 5.359      ;
; -4.302 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.008      ; 5.342      ;
; -4.302 ; T80s:c_Z80|T80:u0|IR[3]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 5.355      ;
; -4.301 ; T80s:c_Z80|T80:u0|F[0]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 5.348      ;
; -4.301 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.018      ; 5.351      ;
; -4.300 ; T80s:c_Z80|T80:u0|IR[2]     ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.017      ; 5.349      ;
; -4.300 ; T80s:c_Z80|T80:u0|F[6]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.343      ;
; -4.297 ; T80s:c_Z80|T80:u0|F[2]      ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 5.340      ;
; -4.297 ; T80s:c_Z80|T80:u0|MCycle[0] ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.008      ; 5.337      ;
+--------+-----------------------------+--------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'div50[2]'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -2.043 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.038     ; 3.037      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.997 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.049     ; 2.980      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.976 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.054     ; 2.954      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[2] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.050     ; 2.933      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.939 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.061     ; 2.910      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.930 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.035     ; 2.927      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.883 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[0] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.042     ; 2.873      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.874 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.056     ; 2.850      ;
; -1.867 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 2.859      ;
; -1.867 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.059     ; 2.840      ;
; -1.867 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 2.859      ;
; -1.867 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[4] ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 1.000        ; -0.040     ; 2.859      ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.457 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 2.438      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ; clk50                             ; clk50       ; 1.000        ; -0.018     ; 1.960      ;
; -0.378 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.081     ; 1.296      ;
; -0.378 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.081     ; 1.296      ;
; -0.378 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.081     ; 1.296      ;
; -0.375 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.057     ; 1.317      ;
; -0.375 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.057     ; 1.317      ;
; -0.375 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.057     ; 1.317      ;
; -0.257 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.093     ; 1.163      ;
; -0.257 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.093     ; 1.163      ;
; -0.254 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.069     ; 1.184      ;
; -0.254 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.069     ; 1.184      ;
; -0.244 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.093     ; 1.150      ;
; -0.241 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.069     ; 1.171      ;
; -0.239 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.057     ; 1.181      ;
; -0.239 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.057     ; 1.181      ;
; -0.239 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.057     ; 1.181      ;
; -0.230 ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.000      ; 1.262      ;
; -0.211 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.014      ; 1.257      ;
; -0.211 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.014      ; 1.257      ;
; -0.210 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.014      ; 1.256      ;
; -0.209 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.000      ; 1.241      ;
; -0.190 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.001      ; 1.223      ;
; -0.188 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.000      ; 1.220      ;
; -0.179 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.013      ; 1.224      ;
; -0.173 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.014      ; 1.219      ;
; -0.172 ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.014      ; 1.218      ;
; -0.169 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.012      ; 1.213      ;
; -0.169 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.012      ; 1.213      ;
; -0.168 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.134     ; 1.066      ;
; -0.168 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.134     ; 1.066      ;
; -0.168 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.134     ; 1.066      ;
; -0.168 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.134     ; 1.066      ;
; -0.168 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.134     ; 1.066      ;
; -0.168 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.134     ; 1.066      ;
; -0.168 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.134     ; 1.066      ;
; -0.168 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.134     ; 1.066      ;
; -0.168 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; top:c_top|res_clk:c_res_clk|i_phi ; clk50       ; 1.000        ; -0.134     ; 1.066      ;
; -0.168 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.014      ; 1.214      ;
; -0.168 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50                             ; clk50       ; 1.000        ; 0.014      ; 1.214      ;
; -0.167 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50                             ; clk50       ; 1.000        ; 0.073      ; 1.239      ;
; -0.167 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50                             ; clk50       ; 1.000        ; 0.073      ; 1.239      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'T80s:c_Z80|IORQ_n'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; -0.324 ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 1.000        ; -0.473     ; 0.883      ;
; -0.314 ; T80s:c_Z80|T80:u0|A[0]             ; top:c_top|io81:c_io81|vsync        ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; -0.599     ; 0.747      ;
; 0.024  ; T80s:c_Z80|T80:u0|A[0]             ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; -0.126     ; 0.882      ;
; 0.160  ; T80s:c_Z80|T80:u0|A[1]             ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; -0.126     ; 0.746      ;
; 0.665  ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|io81:c_io81|i_nmi_enable ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; top:c_top|io81:c_io81|vsync        ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'div50[2]'                                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.530 ; top:c_top|res_clk:c_res_clk|i_phi          ; top:c_top|res_clk:c_res_clk|i_phi          ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 1.604      ; 0.367      ;
; -1.030 ; top:c_top|res_clk:c_res_clk|i_phi          ; top:c_top|res_clk:c_res_clk|i_phi          ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; -0.500       ; 1.604      ; 0.367      ;
; -0.131 ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|state.SYNC         ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.611      ; 0.632      ;
; 0.100  ; top:c_top|io81:c_io81|vsync                ; top:c_top|video81:c_video81|hsync2         ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.615      ; 0.867      ;
; 0.215  ; top:c_top|video81:c_video81|row_count[0]   ; top:c_top|video81:c_video81|row_count[0]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|video81:c_video81|row_count[1]   ; top:c_top|video81:c_video81|row_count[1]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|video81:c_video81|row_count[2]   ; top:c_top|video81:c_video81|row_count[2]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|video81:c_video81|video_read     ; top:c_top|video81:c_video81|video_read     ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|lcd97:c_lcd97|state.POST         ; top:c_top|lcd97:c_lcd97|state.POST         ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|lcd97:c_lcd97|pixel[4]           ; top:c_top|lcd97:c_lcd97|pixel[4]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|lcd97:c_lcd97|vsync              ; top:c_top|lcd97:c_lcd97|vsync              ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|lcd97:c_lcd97|state.PRE          ; top:c_top|lcd97:c_lcd97|state.PRE          ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|lcd97:c_lcd97|hsync_1            ; top:c_top|lcd97:c_lcd97|hsync_1            ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|lcd97:c_lcd97|s                  ; top:c_top|lcd97:c_lcd97|s                  ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.367      ;
; 0.216  ; top:c_top|modes97:c_modes97|mode_v_inv     ; top:c_top|lcd97:c_lcd97|pixel[0]           ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 0.022      ; 0.390      ;
; 0.240  ; top:c_top|lcd97:c_lcd97|pixel[2]           ; top:c_top|lcd97:c_lcd97|pixel[3]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.392      ;
; 0.245  ; top:c_top|lcd97:c_lcd97|pixel[1]           ; top:c_top|lcd97:c_lcd97|pixel[2]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.397      ;
; 0.250  ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.402      ;
; 0.253  ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.405      ;
; 0.265  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|state.POST         ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.610      ; 1.027      ;
; 0.280  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.610      ; 1.042      ;
; 0.355  ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; top:c_top|lcd97:c_lcd97|pixel[4]           ; div50[2]                          ; div50[2]    ; 0.000        ; -0.002     ; 0.505      ;
; 0.359  ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; top:c_top|video81:c_video81|video_pixel[5] ; top:c_top|video81:c_video81|video_pixel[6] ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; top:c_top|video81:c_video81|hsync2         ; top:c_top|video81:c_video81|row_count[1]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.516      ;
; 0.367  ; top:c_top|video81:c_video81|hsync2         ; top:c_top|video81:c_video81|row_count[0]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; top:c_top|video81:c_video81|hsync2         ; top:c_top|video81:c_video81|row_count[2]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; top:c_top|video81:c_video81|video_pixel[1] ; top:c_top|video81:c_video81|video_pixel[2] ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; top:c_top|lcd97:c_lcd97|hsync_1            ; top:c_top|lcd97:c_lcd97|s                  ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.522      ;
; 0.373  ; top:c_top|video81:c_video81|video_pixel[6] ; top:c_top|video81:c_video81|video_pixel[7] ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.525      ;
; 0.375  ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.528      ;
; 0.380  ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.534      ;
; 0.386  ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.538      ;
; 0.391  ; top:c_top|lcd97:c_lcd97|pixel[4]           ; top:c_top|lcd97:c_lcd97|pixel[3]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.002      ; 0.545      ;
; 0.391  ; top:c_top|lcd97:c_lcd97|pixel[4]           ; top:c_top|lcd97:c_lcd97|pixel[2]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.002      ; 0.545      ;
; 0.397  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|state.PRE          ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.606      ; 1.155      ;
; 0.414  ; top:c_top|lcd97:c_lcd97|pixel[4]           ; top:c_top|lcd97:c_lcd97|pixel[1]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.002      ; 0.568      ;
; 0.423  ; top:c_top|video81:c_video81|row_count[1]   ; top:c_top|video81:c_video81|row_count[2]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.575      ;
; 0.435  ; T80s:c_Z80|MREQ_n                          ; top:c_top|video81:c_video81|video_read     ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 0.021      ; 0.608      ;
; 0.444  ; top:c_top|lcd97:c_lcd97|pixel[3]           ; top:c_top|lcd97:c_lcd97|pixel[4]           ; div50[2]                          ; div50[2]    ; 0.000        ; -0.002     ; 0.594      ;
; 0.444  ; top:c_top|lcd97:c_lcd97|vsync              ; top:c_top|lcd97:c_lcd97|hsync_1            ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.596      ;
; 0.452  ; top:c_top|video81:c_video81|line_cnt[7]    ; top:c_top|video81:c_video81|row_count[0]   ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 0.026      ; 0.630      ;
; 0.456  ; top:c_top|video81:c_video81|line_cnt[7]    ; top:c_top|lcd97:c_lcd97|state.SYNC         ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 0.022      ; 0.630      ;
; 0.456  ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; top:c_top|lcd97:c_lcd97|vsync              ; div50[2]                          ; div50[2]    ; 0.000        ; -0.001     ; 0.607      ;
; 0.458  ; top:c_top|video81:c_video81|line_cnt[7]    ; top:c_top|video81:c_video81|hsync2         ; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]    ; 0.000        ; 0.026      ; 0.636      ;
; 0.462  ; top:c_top|lcd97:c_lcd97|state.SYNC         ; top:c_top|lcd97:c_lcd97|vsync              ; div50[2]                          ; div50[2]    ; 0.000        ; -0.004     ; 0.610      ;
; 0.463  ; top:c_top|video81:c_video81|row_count[0]   ; top:c_top|video81:c_video81|row_count[1]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.615      ;
; 0.464  ; top:c_top|video81:c_video81|row_count[0]   ; top:c_top|video81:c_video81|row_count[2]   ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.616      ;
; 0.471  ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; top:c_top|lcd97:c_lcd97|pixel[3]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.623      ;
; 0.471  ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; top:c_top|lcd97:c_lcd97|pixel[2]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.623      ;
; 0.477  ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ; top:c_top|lcd97:c_lcd97|pixel[1]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.629      ;
; 0.481  ; top:c_top|lcd97:c_lcd97|state.SYNC         ; top:c_top|lcd97:c_lcd97|sync_1             ; div50[2]                          ; div50[2]    ; 0.000        ; -0.004     ; 0.629      ;
; 0.497  ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.649      ;
; 0.499  ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.651      ;
; 0.502  ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.654      ;
; 0.506  ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; top:c_top|lcd97:c_lcd97|hsync_1            ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.658      ;
; 0.508  ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.660      ;
; 0.513  ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.665      ;
; 0.515  ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.668      ;
; 0.520  ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.672      ;
; 0.522  ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.674      ;
; 0.532  ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.684      ;
; 0.534  ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.686      ;
; 0.537  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.608      ; 1.297      ;
; 0.537  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.608      ; 1.297      ;
; 0.537  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.608      ; 1.297      ;
; 0.537  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.608      ; 1.297      ;
; 0.537  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.608      ; 1.297      ;
; 0.537  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.608      ; 1.297      ;
; 0.537  ; top:c_top|io81:c_io81|vsync                ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; T80s:c_Z80|IORQ_n                 ; div50[2]    ; 0.000        ; 0.608      ; 1.297      ;
; 0.537  ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.689      ;
; 0.543  ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.695      ;
; 0.548  ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.700      ;
; 0.550  ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.704      ;
; 0.552  ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; top:c_top|lcd97:c_lcd97|hsync_1            ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.704      ;
; 0.558  ; top:c_top|lcd97:c_lcd97|sync_1             ; top:c_top|lcd97:c_lcd97|hsync_1            ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.710      ;
; 0.559  ; top:c_top|lcd97:c_lcd97|sync_1             ; top:c_top|lcd97:c_lcd97|s                  ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.711      ;
; 0.563  ; top:c_top|lcd97:c_lcd97|sync_1             ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.715      ;
; 0.567  ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.719      ;
; 0.572  ; top:c_top|video81:c_video81|video_pixel[7] ; top:c_top|lcd97:c_lcd97|pixel[0]           ; div50[2]                          ; div50[2]    ; 0.000        ; 0.023      ; 0.747      ;
; 0.572  ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.724      ;
; 0.583  ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.735      ;
; 0.585  ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.737      ;
; 0.586  ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.738      ;
; 0.587  ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.739      ;
; 0.599  ; top:c_top|lcd97:c_lcd97|pixel[0]           ; top:c_top|lcd97:c_lcd97|pixel[1]           ; div50[2]                          ; div50[2]    ; 0.000        ; -0.025     ; 0.726      ;
; 0.607  ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ; div50[2]                          ; div50[2]    ; 0.000        ; 0.000      ; 0.759      ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                       ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; -1.185 ; div50[2]                                                                                                                             ; div50[1]                                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.429      ; 0.537      ;
; -1.183 ; div50[2]                                                                                                                             ; div50[0]                                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.429      ; 0.539      ;
; -1.079 ; div50[2]                                                                                                                             ; div50[2]                                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.429      ; 0.643      ;
; -0.685 ; div50[2]                                                                                                                             ; div50[1]                                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.429      ; 0.537      ;
; -0.683 ; div50[2]                                                                                                                             ; div50[0]                                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.429      ; 0.539      ;
; -0.673 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                    ; div50[2]          ; clk50       ; 0.000        ; 1.428      ; 1.048      ;
; -0.673 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|vsync_in_t1                                                                                                                                    ; div50[2]          ; clk50       ; 0.000        ; 1.428      ; 1.048      ;
; -0.673 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|ibank                                                                                                                                          ; div50[2]          ; clk50       ; 0.000        ; 1.428      ; 1.048      ;
; -0.660 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.427      ; 1.060      ;
; -0.660 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.427      ; 1.060      ;
; -0.660 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.427      ; 1.060      ;
; -0.660 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.427      ; 1.060      ;
; -0.660 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.427      ; 1.060      ;
; -0.660 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.427      ; 1.060      ;
; -0.660 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.427      ; 1.060      ;
; -0.660 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.427      ; 1.060      ;
; -0.660 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; div50[2]          ; clk50       ; 0.000        ; 1.427      ; 1.060      ;
; -0.579 ; div50[2]                                                                                                                             ; div50[2]                                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.429      ; 0.643      ;
; -0.173 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                    ; div50[2]          ; clk50       ; -0.500       ; 1.428      ; 1.048      ;
; -0.173 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|vsync_in_t1                                                                                                                                    ; div50[2]          ; clk50       ; -0.500       ; 1.428      ; 1.048      ;
; -0.173 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|ibank                                                                                                                                          ; div50[2]          ; clk50       ; -0.500       ; 1.428      ; 1.048      ;
; -0.160 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.427      ; 1.060      ;
; -0.160 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.427      ; 1.060      ;
; -0.160 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.427      ; 1.060      ;
; -0.160 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.427      ; 1.060      ;
; -0.160 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.427      ; 1.060      ;
; -0.160 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.427      ; 1.060      ;
; -0.160 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.427      ; 1.060      ;
; -0.160 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.427      ; 1.060      ;
; -0.160 ; div50[2]                                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; div50[2]          ; clk50       ; -0.500       ; 1.427      ; 1.060      ;
; 0.215  ; div50[0]                                                                                                                             ; div50[0]                                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; div50[1]                                                                                                                             ; div50[1]                                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|hpos_o[1]                                                                                                             ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|hpos_o[4]                                                                                                             ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|hpos_o[8]                                                                                                             ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|hpos_o[5]                                                                                                             ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|ibank                                                                                                                 ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DBLSCAN:scan2x|obank                                                                                                                 ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.219  ; top:c_top|io81:c_io81|vsync                                                                                                          ; DBLSCAN:scan2x|vsync_in_t1                                                                                                                                    ; T80s:c_Z80|IORQ_n ; clk50       ; 0.000        ; 0.456      ; 0.827      ;
; 0.220  ; top:c_top|io81:c_io81|vsync                                                                                                          ; DBLSCAN:scan2x|ovs                                                                                                                                            ; T80s:c_Z80|IORQ_n ; clk50       ; 0.000        ; 0.456      ; 0.828      ;
; 0.241  ; DBLSCAN:scan2x|hpos_i[8]                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.253  ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; div50[0]                                                                                                                             ; div50[1]                                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.405      ;
; 0.254  ; DBLSCAN:scan2x|ohs                                                                                                                   ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.406      ;
; 0.255  ; DBLSCAN:scan2x|ohs                                                                                                                   ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.407      ;
; 0.256  ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_R[0]                                                                                                                                         ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.408      ;
; 0.257  ; div50[1]                                                                                                                             ; div50[2]                                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.409      ;
; 0.258  ; div50[1]                                                                                                                             ; div50[0]                                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.410      ;
; 0.265  ; top:c_top|io81:c_io81|vsync                                                                                                          ; DBLSCAN:scan2x|ibank                                                                                                                                          ; T80s:c_Z80|IORQ_n ; clk50       ; 0.000        ; 0.456      ; 0.873      ;
; 0.266  ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|O_VSYNC                                                                                                                                        ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.418      ;
; 0.328  ; DBLSCAN:scan2x|obank                                                                                                                 ; DBLSCAN:scan2x|obank_t1                                                                                                                                       ; clk50             ; clk50       ; 0.000        ; 0.001      ; 0.481      ;
; 0.330  ; DBLSCAN:scan2x|ovs                                                                                                                   ; DBLSCAN:scan2x|ovs_t1                                                                                                                                         ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.482      ;
; 0.358  ; DBLSCAN:scan2x|hpos_i[1]                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; DBLSCAN:scan2x|hpos_i[3]                                                                                                             ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.513      ;
; 0.367  ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.519      ;
; 0.371  ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; DBLSCAN:scan2x|ohs_t1                                                                                                                ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.526      ;
; 0.378  ; div50[0]                                                                                                                             ; div50[2]                                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.385  ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.537      ;
; 0.407  ; DBLSCAN:scan2x|hpos_i[3]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ; clk50             ; clk50       ; 0.000        ; 0.067      ; 0.612      ;
; 0.408  ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ; clk50             ; clk50       ; 0.000        ; 0.067      ; 0.613      ;
; 0.409  ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50             ; clk50       ; 0.000        ; 0.067      ; 0.614      ;
; 0.410  ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50             ; clk50       ; 0.000        ; 0.061      ; 0.609      ;
; 0.410  ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50             ; clk50       ; 0.000        ; 0.067      ; 0.615      ;
; 0.426  ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50             ; clk50       ; 0.000        ; 0.060      ; 0.624      ;
; 0.426  ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.578      ;
; 0.428  ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.580      ;
; 0.429  ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk50             ; clk50       ; 0.000        ; 0.067      ; 0.634      ;
; 0.430  ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50             ; clk50       ; 0.000        ; 0.060      ; 0.628      ;
; 0.439  ; top:c_top|io81:c_io81|vsync                                                                                                          ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; T80s:c_Z80|IORQ_n ; clk50       ; 0.000        ; 0.520      ; 1.097      ;
; 0.445  ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50             ; clk50       ; 0.000        ; 0.061      ; 0.644      ;
; 0.445  ; DBLSCAN:scan2x|vsync_in_t1                                                                                                           ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.597      ;
; 0.446  ; DBLSCAN:scan2x|hpos_i[1]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ; clk50             ; clk50       ; 0.000        ; 0.067      ; 0.651      ;
; 0.452  ; top:c_top|io81:c_io81|vsync                                                                                                          ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; T80s:c_Z80|IORQ_n ; clk50       ; 0.000        ; 0.520      ; 1.110      ;
; 0.452  ; top:c_top|io81:c_io81|vsync                                                                                                          ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; T80s:c_Z80|IORQ_n ; clk50       ; 0.000        ; 0.520      ; 1.110      ;
; 0.453  ; DBLSCAN:scan2x|ovs_t1                                                                                                                ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.001      ; 0.606      ;
; 0.455  ; DBLSCAN:scan2x|ovs_t1                                                                                                                ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.001      ; 0.608      ;
; 0.474  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6] ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50             ; clk50       ; 0.000        ; -0.043     ; 0.583      ;
; 0.478  ; DBLSCAN:scan2x|ibank                                                                                                                 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ; clk50             ; clk50       ; 0.000        ; 0.066      ; 0.682      ;
; 0.483  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3] ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50             ; clk50       ; 0.000        ; -0.043     ; 0.592      ;
; 0.487  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0] ; DBLSCAN:scan2x|O_R[0]                                                                                                                                         ; clk50             ; clk50       ; 0.000        ; -0.043     ; 0.596      ;
; 0.496  ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; DBLSCAN:scan2x|hpos_i[3]                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.648      ;
; 0.499  ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.651      ;
; 0.503  ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50             ; clk50       ; 0.000        ; 0.061      ; 0.702      ;
; 0.507  ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.659      ;
; 0.511  ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50             ; clk50       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3] ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50             ; clk50       ; 0.000        ; -0.055     ; 0.608      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'top:c_top|res_clk:c_res_clk|i_phi'                                                                                                                                                                                ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.030 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[5]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.579      ; 0.842      ;
; -0.993 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[7]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.581      ; 0.881      ;
; -0.913 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[0]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.579      ; 0.959      ;
; -0.910 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[2]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.579      ; 0.962      ;
; -0.909 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[3]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.579      ; 0.963      ;
; -0.885 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[4]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.582      ; 0.990      ;
; -0.837 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[1]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.582      ; 1.038      ;
; -0.794 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[7]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.561      ; 1.060      ;
; -0.790 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[5]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.561      ; 1.064      ;
; -0.789 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[4]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.561      ; 1.065      ;
; -0.626 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[6]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.579      ; 1.246      ;
; -0.548 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[4]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.573      ; 1.318      ;
; -0.530 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[5]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.579      ; 0.842      ;
; -0.493 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[7]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.581      ; 0.881      ;
; -0.485 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[0]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.561      ; 1.369      ;
; -0.485 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[1]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.561      ; 1.369      ;
; -0.485 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[2]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.561      ; 1.369      ;
; -0.485 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[3]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.561      ; 1.369      ;
; -0.485 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[6]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.561      ; 1.369      ;
; -0.455 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[6]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.571      ; 1.409      ;
; -0.414 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[0]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.577      ; 1.456      ;
; -0.413 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[0]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.579      ; 0.959      ;
; -0.410 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[3]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.573      ; 1.456      ;
; -0.410 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[2]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.579      ; 0.962      ;
; -0.409 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[3]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.579      ; 0.963      ;
; -0.401 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[5]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.573      ; 1.465      ;
; -0.397 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[2]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.577      ; 1.473      ;
; -0.385 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[4]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.582      ; 0.990      ;
; -0.337 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[1]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.582      ; 1.038      ;
; -0.324 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[1]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.577      ; 1.546      ;
; -0.310 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[7]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.577      ; 1.560      ;
; -0.294 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[7]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.561      ; 1.060      ;
; -0.290 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[5]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.561      ; 1.064      ;
; -0.289 ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[4]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.561      ; 1.065      ;
; -0.287 ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[0]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.110      ; 0.975      ;
; -0.287 ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[5]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.110      ; 0.975      ;
; -0.284 ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[2]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.110      ; 0.978      ;
; -0.283 ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[3]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.110      ; 0.979      ;
; -0.211 ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[1]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.113      ; 1.054      ;
; -0.126 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|DI_Reg[6]                                ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.579      ; 1.246      ;
; -0.114 ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[7]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.112      ; 1.150      ;
; -0.094 ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[4]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.113      ; 1.171      ;
; -0.048 ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[4]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.573      ; 1.318      ;
; 0.000  ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|DI_Reg[6]                                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.110      ; 1.262      ;
; 0.015  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[0]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.561      ; 1.369      ;
; 0.015  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[1]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.561      ; 1.369      ;
; 0.015  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[2]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.561      ; 1.369      ;
; 0.015  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[3]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.561      ; 1.369      ;
; 0.015  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[6]             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.561      ; 1.369      ;
; 0.045  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[6]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.571      ; 1.409      ;
; 0.086  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[0]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.577      ; 1.456      ;
; 0.090  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[3]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.573      ; 1.456      ;
; 0.099  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[5]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.573      ; 1.465      ;
; 0.103  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[2]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.577      ; 1.473      ;
; 0.171  ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|T80:u0|IR[6]                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.102      ; 1.425      ;
; 0.176  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[1]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.577      ; 1.546      ;
; 0.190  ; T80s:c_Z80|IORQ_n                                   ; T80s:c_Z80|T80:u0|IR[7]                             ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; -0.500       ; 1.577      ; 1.560      ;
; 0.212  ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|T80:u0|IR[0]                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.108      ; 1.472      ;
; 0.215  ; cnt[1]                                              ; cnt[1]                                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; cnt[0]                                              ; cnt[0]                                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[0]                         ; T80s:c_Z80|T80:u0|TState[0]                         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[2]                         ; T80s:c_Z80|T80:u0|TState[2]                         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|NMI_s                             ; T80s:c_Z80|T80:u0|NMI_s                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|Alternate                         ; T80s:c_Z80|T80:u0|Alternate                         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|XY_Ind                            ; T80s:c_Z80|T80:u0|XY_Ind                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ACC[0]                            ; T80s:c_Z80|T80:u0|ACC[0]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|PC[0]                             ; T80s:c_Z80|T80:u0|PC[0]                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|SP[0]                             ; T80s:c_Z80|T80:u0|SP[0]                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ACC[1]                            ; T80s:c_Z80|T80:u0|ACC[1]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ACC[2]                            ; T80s:c_Z80|T80:u0|ACC[2]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ACC[4]                            ; T80s:c_Z80|T80:u0|ACC[4]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ACC[7]_OTERM53                    ; T80s:c_Z80|T80:u0|ACC[7]_OTERM53                    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ACC[7]_OTERM51                    ; T80s:c_Z80|T80:u0|ACC[7]_OTERM51                    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|R[7]                              ; T80s:c_Z80|T80:u0|R[7]                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ACC[7]_OTERM55                    ; T80s:c_Z80|T80:u0|ACC[7]_OTERM55                    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|F[5]                              ; T80s:c_Z80|T80:u0|F[5]                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ACC[5]                            ; T80s:c_Z80|T80:u0|ACC[5]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|BTR_r                             ; T80s:c_Z80|T80:u0|BTR_r                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|F[3]                              ; T80s:c_Z80|T80:u0|F[3]                              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ACC[3]                            ; T80s:c_Z80|T80:u0|ACC[3]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ACC[6]                            ; T80s:c_Z80|T80:u0|ACC[6]                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[1]                         ; T80s:c_Z80|T80:u0|TState[1]                         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ISet[0]                           ; T80s:c_Z80|T80:u0|ISet[0]                           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ISet[1]                           ; T80s:c_Z80|T80:u0|ISet[1]                           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[1]                ; top:c_top|res_clk:c_res_clk|timer[1]                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[0]                ; top:c_top|res_clk:c_res_clk|timer[0]                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[2]                ; top:c_top|res_clk:c_res_clk|timer[2]                ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|modes97:c_modes97|mode_v_inv              ; top:c_top|modes97:c_modes97|mode_v_inv              ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|video81:c_video81|faking                  ; top:c_top|video81:c_video81|faking                  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.367      ;
; 0.216  ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|T80:u0|IR[3]                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.104      ; 1.472      ;
; 0.229  ; T80s:c_Z80|RD_n                                     ; T80s:c_Z80|T80:u0|IR[2]                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 1.108      ; 1.489      ;
; 0.239  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.391      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'T80s:c_Z80|IORQ_n'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; 0.215 ; top:c_top|io81:c_io81|vsync        ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|io81:c_io81|i_nmi_enable ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 0.000        ; 0.000      ; 0.367      ;
; 0.720 ; T80s:c_Z80|T80:u0|A[1]             ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; -0.126     ; 0.746      ;
; 0.856 ; T80s:c_Z80|T80:u0|A[0]             ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; -0.126     ; 0.882      ;
; 1.194 ; T80s:c_Z80|T80:u0|A[0]             ; top:c_top|io81:c_io81|vsync        ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; -0.599     ; 0.747      ;
; 1.204 ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 0.000        ; -0.473     ; 0.883      ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'top:c_top|res_clk:c_res_clk|i_phi'                                                                                                                 ;
+--------+-----------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.484 ; s_n_reset ; T80s:c_Z80|RD_n                    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -1.100     ; 1.416      ;
; -1.484 ; s_n_reset ; T80s:c_Z80|WR_n                    ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -1.100     ; 1.416      ;
; -0.371 ; s_n_reset ; cnt[1]                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 1.410      ;
; -0.371 ; s_n_reset ; cnt[0]                             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 1.410      ;
; -0.371 ; s_n_reset ; Tick1us                            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.007      ; 1.410      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TState[0]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.001     ; 1.402      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TState[2]        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.001     ; 1.402      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|IntE_FF2         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.004     ; 1.399      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|NMICycle         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.004     ; 1.399      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|OldNMI_n         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.014     ; 1.389      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|NMI_s            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.014     ; 1.389      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|IntE_FF1         ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.004     ; 1.399      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|DI_Reg[6]               ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.010      ; 1.413      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|DI_Reg[3]               ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.010      ; 1.413      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Read_To_Reg_r[0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 1.414      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Read_To_Reg_r[3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 1.414      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Read_To_Reg_r[1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 1.414      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|ALU_Op_r[0]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 1.414      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|ALU_Op_r[3]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.016      ; 1.419      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|ALU_Op_r[2]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 1.414      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|ALU_Op_r[1]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Read_To_Reg_r[4] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 1.414      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Save_ALU_r       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.019      ; 1.422      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Auto_Wait_t1     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.001     ; 1.402      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Read_To_Reg_r[2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.011      ; 1.414      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|XY_State[0]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.014     ; 1.389      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|XY_State[1]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.014     ; 1.389      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Alternate        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.010     ; 1.393      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|XY_Ind           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.014     ; 1.389      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|DI_Reg[0]               ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.010      ; 1.413      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|I[0]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 1.427      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|R[0]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.010      ; 1.413      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Ap[0]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 1.434      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|ACC[0]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 1.434      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Halt_FF          ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.001     ; 1.402      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|MCycles[1]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.019      ; 1.422      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|MCycles[0]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.019      ; 1.422      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|MCycles[2]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.015      ; 1.418      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|IStatus[0]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.023      ; 1.426      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|IStatus[1]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.023      ; 1.426      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[0]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.017      ; 1.420      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|DI_Reg[2]               ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.010      ; 1.413      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[2]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.008     ; 1.395      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[2]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[0]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 1.424      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[1]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.023      ; 1.426      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[2]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.023      ; 1.426      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[3]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 1.424      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|DI_Reg[5]               ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.010      ; 1.413      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[3]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.008     ; 1.395      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[3]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.008      ; 1.411      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[4]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.008     ; 1.395      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[4]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[5]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.008     ; 1.395      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[5]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[6]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.008     ; 1.395      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[6]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[5]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 1.424      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[6]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 1.424      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[7]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 1.424      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[8]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 1.424      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[9]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.021      ; 1.424      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[11]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.006      ; 1.409      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[12]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.023      ; 1.426      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[13]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.023      ; 1.426      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[14]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.006      ; 1.409      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|I[6]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.028      ; 1.431      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|DI_Reg[7]               ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.012      ; 1.415      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[14]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.013      ; 1.416      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[7]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.008     ; 1.395      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[7]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.006      ; 1.409      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[8]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 1.401      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[8]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.014      ; 1.417      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|R[1]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.010      ; 1.413      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Ap[1]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 1.434      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|ACC[1]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 1.434      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|I[1]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 1.427      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[9]       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 1.401      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[9]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.014      ; 1.417      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Ap[2]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 1.434      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|R[2]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.010      ; 1.413      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|ACC[2]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 1.434      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|I[2]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.013      ; 1.416      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[10]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.013      ; 1.416      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|I[3]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.024      ; 1.427      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[11]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 1.401      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[11]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.013      ; 1.416      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|R[3]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.010      ; 1.413      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|R[4]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.010      ; 1.413      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Ap[4]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 1.434      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|ACC[4]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 1.434      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|I[4]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.028      ; 1.431      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[12]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; -0.002     ; 1.401      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[12]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.013      ; 1.416      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|I[5]             ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.013      ; 1.416      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[13]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.008      ; 1.411      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[13]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.014      ; 1.417      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[14]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.014      ; 1.417      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|Ap[7]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 1.434      ;
; -0.371 ; s_n_reset ; T80s:c_Z80|T80:u0|ACC[7]_OTERM53   ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 1.000        ; 0.031      ; 1.434      ;
+--------+-----------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'T80s:c_Z80|IORQ_n'                                                                                                                                            ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                            ; Launch Clock                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; -0.716 ; top:c_top|res_clk:c_res_clk|timer[1] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; -0.126     ; 1.622      ;
; -0.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; -0.126     ; 1.548      ;
; -0.615 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; -0.126     ; 1.521      ;
; 0.399  ; T80s:c_Z80|WR_n                      ; top:c_top|io81:c_io81|vsync        ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 1.000        ; 0.503      ; 1.136      ;
; 0.442  ; T80s:c_Z80|IORQ_n                    ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 0.500        ; 0.972      ; 1.203      ;
; 0.942  ; T80s:c_Z80|IORQ_n                    ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 1.000        ; 0.972      ; 1.203      ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'div50[2]'                                                                                                                             ;
+-------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                  ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 0.285 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|sync_1           ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 0.747      ;
; 0.285 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]     ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 0.747      ;
; 0.285 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]     ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 0.747      ;
; 0.285 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]     ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 0.747      ;
; 0.285 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]     ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 0.747      ;
; 0.285 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]     ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 0.747      ;
; 0.285 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|s                ; div50[2]          ; div50[2]    ; 1.000        ; 0.000      ; 0.747      ;
; 0.708 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[0] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 1.000        ; 0.615      ; 0.939      ;
; 0.708 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[1] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 1.000        ; 0.615      ; 0.939      ;
; 0.708 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[2] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 1.000        ; 0.615      ; 0.939      ;
+-------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'T80s:c_Z80|IORQ_n'                                                                                                                                             ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                            ; Launch Clock                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+
; -0.062 ; T80s:c_Z80|IORQ_n                    ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; 0.000        ; 0.972      ; 1.203      ;
; 0.438  ; T80s:c_Z80|IORQ_n                    ; top:c_top|io81:c_io81|vsync        ; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n ; -0.500       ; 0.972      ; 1.203      ;
; 0.481  ; T80s:c_Z80|WR_n                      ; top:c_top|io81:c_io81|vsync        ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; 0.503      ; 1.136      ;
; 1.495  ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; -0.126     ; 1.521      ;
; 1.522  ; top:c_top|res_clk:c_res_clk|timer[0] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; -0.126     ; 1.548      ;
; 1.596  ; top:c_top|res_clk:c_res_clk|timer[1] ; top:c_top|io81:c_io81|i_nmi_enable ; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n ; 0.000        ; -0.126     ; 1.622      ;
+--------+--------------------------------------+------------------------------------+-----------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'top:c_top|res_clk:c_res_clk|i_phi'                                                                                                                                                                 ;
+-------+--------------------------------------+---------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                 ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.004 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[0]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.589      ; 0.745      ;
; 0.004 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[1]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.589      ; 0.745      ;
; 0.004 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[2]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.589      ; 0.745      ;
; 0.004 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[3]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.589      ; 0.745      ;
; 0.004 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[4]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.589      ; 0.745      ;
; 0.004 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[5]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.589      ; 0.745      ;
; 0.004 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[7]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.589      ; 0.745      ;
; 0.004 ; top:c_top|io81:c_io81|vsync          ; top:c_top|video81:c_video81|line_cnt[6]                 ; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.589      ; 0.745      ;
; 0.776 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_reset                  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.928      ;
; 0.803 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.955      ;
; 0.803 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.955      ;
; 0.803 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.955      ;
; 0.803 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.955      ;
; 0.803 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.955      ;
; 0.803 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.955      ;
; 0.803 ; top:c_top|res_clk:c_res_clk|timer[0] ; top:c_top|modes97:c_modes97|mode_reset                  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.955      ;
; 0.803 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 0.955      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[17]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[27]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[4] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.873 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.026      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.874 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.024      ;
; 0.876 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.032      ;
; 0.876 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][3]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.032      ;
; 0.876 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][1]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.032      ;
; 0.876 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][1]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.032      ;
; 0.876 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][4]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.032      ;
; 0.876 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][4]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.032      ;
; 0.876 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][0]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.032      ;
; 0.876 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][0]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.032      ;
; 0.876 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][2]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.032      ;
; 0.876 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][2]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.032      ;
; 0.877 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; top:c_top|res_clk:c_res_clk|timer[1] ; top:c_top|modes97:c_modes97|mode_reset                  ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received       ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.000      ; 1.029      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[17]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[27]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[3] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[4] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.900 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2] ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.001      ; 1.053      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]           ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.901 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]            ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; -0.002     ; 1.051      ;
; 0.903 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.059      ;
; 0.903 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][3]      ; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 0.000        ; 0.004      ; 1.059      ;
+-------+--------------------------------------+---------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'div50[2]'                                                                                                                              ;
+-------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                  ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 0.172 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[0] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 0.000        ; 0.615      ; 0.939      ;
; 0.172 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[1] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 0.000        ; 0.615      ; 0.939      ;
; 0.172 ; top:c_top|io81:c_io81|vsync   ; top:c_top|video81:c_video81|row_count[2] ; T80s:c_Z80|IORQ_n ; div50[2]    ; 0.000        ; 0.615      ; 0.939      ;
; 0.595 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|sync_1           ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]     ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]     ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]     ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]     ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]     ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; top:c_top|lcd97:c_lcd97|vsync ; top:c_top|lcd97:c_lcd97|s                ; div50[2]          ; div50[2]    ; 0.000        ; 0.000      ; 0.747      ;
+-------+-------------------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'top:c_top|res_clk:c_res_clk|i_phi'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; top:c_top|res_clk:c_res_clk|i_phi ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'div50[2]'                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Fall       ; top:c_top|lcd97:c_lcd97|cp2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Fall       ; top:c_top|lcd97:c_lcd97|cp2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_1            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_1            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|hsync_cnt[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|line_cnt[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|pixel[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|s                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|s                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.DISPLAY      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.POST         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.POST         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.PRE          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.PRE          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.SYNC         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|state.SYNC         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|sync_1             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|sync_1             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|vsync              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|lcd97:c_lcd97|vsync              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div50[2] ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|cp2|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|cp2|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_1|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_1|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|hsync_cnt[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div50[2] ; Rise       ; c_top|c_lcd97|line_cnt[2]|clk              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'T80s:c_Z80|IORQ_n'                                                                             ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; top:c_top|io81:c_io81|i_nmi_enable ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; top:c_top|io81:c_io81|i_nmi_enable ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; top:c_top|io81:c_io81|vsync        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; top:c_top|io81:c_io81|vsync        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_Z80|IORQ_n|regout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_Z80|IORQ_n|regout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|i_nmi_enable|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|i_nmi_enable|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iord|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iord|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iord|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iord|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iowr|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iowr|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iowr|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|iowr|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|vsync|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; T80s:c_Z80|IORQ_n ; Rise       ; c_top|c_io81|vsync|clk             ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; d[*]      ; div50[2]                          ; 2.999 ; 2.999 ; Rise       ; div50[2]                          ;
;  d[0]     ; div50[2]                          ; 2.552 ; 2.552 ; Rise       ; div50[2]                          ;
;  d[1]     ; div50[2]                          ; 2.501 ; 2.501 ; Rise       ; div50[2]                          ;
;  d[2]     ; div50[2]                          ; 2.779 ; 2.779 ; Rise       ; div50[2]                          ;
;  d[3]     ; div50[2]                          ; 2.516 ; 2.516 ; Rise       ; div50[2]                          ;
;  d[4]     ; div50[2]                          ; 2.322 ; 2.322 ; Rise       ; div50[2]                          ;
;  d[5]     ; div50[2]                          ; 2.643 ; 2.643 ; Rise       ; div50[2]                          ;
;  d[6]     ; div50[2]                          ; 2.999 ; 2.999 ; Rise       ; div50[2]                          ;
;  d[7]     ; div50[2]                          ; 2.559 ; 2.559 ; Rise       ; div50[2]                          ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 3.775 ; 3.775 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.962 ; 2.962 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.066 ; 3.066 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.796 ; 2.796 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.258 ; 3.258 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.397 ; 3.397 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.761 ; 3.761 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.235 ; 3.235 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.775 ; 3.775 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_clk   ; top:c_top|res_clk:c_res_clk|i_phi ; 2.071 ; 2.071 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_data  ; top:c_top|res_clk:c_res_clk|i_phi ; 2.550 ; 2.550 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; tape_in   ; top:c_top|res_clk:c_res_clk|i_phi ; 2.976 ; 2.976 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; usa_uk    ; top:c_top|res_clk:c_res_clk|i_phi ; 2.925 ; 2.925 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; v_inv     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.589 ; 3.589 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 3.393 ; 3.393 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.362 ; 2.362 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.360 ; 2.360 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.637 ; 2.637 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.322 ; 2.322 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.130 ; 2.130 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.500 ; 2.500 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.393 ; 3.393 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.745 ; 2.745 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; d[*]      ; div50[2]                          ; -2.202 ; -2.202 ; Rise       ; div50[2]                          ;
;  d[0]     ; div50[2]                          ; -2.432 ; -2.432 ; Rise       ; div50[2]                          ;
;  d[1]     ; div50[2]                          ; -2.381 ; -2.381 ; Rise       ; div50[2]                          ;
;  d[2]     ; div50[2]                          ; -2.659 ; -2.659 ; Rise       ; div50[2]                          ;
;  d[3]     ; div50[2]                          ; -2.396 ; -2.396 ; Rise       ; div50[2]                          ;
;  d[4]     ; div50[2]                          ; -2.202 ; -2.202 ; Rise       ; div50[2]                          ;
;  d[5]     ; div50[2]                          ; -2.523 ; -2.523 ; Rise       ; div50[2]                          ;
;  d[6]     ; div50[2]                          ; -2.879 ; -2.879 ; Rise       ; div50[2]                          ;
;  d[7]     ; div50[2]                          ; -2.439 ; -2.439 ; Rise       ; div50[2]                          ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; -2.163 ; -2.163 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.343 ; -2.343 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.433 ; -2.433 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.163 ; -2.163 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.639 ; -2.639 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.940 ; -2.940 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; -3.012 ; -3.012 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.944 ; -2.944 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.958 ; -2.958 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_clk   ; top:c_top|res_clk:c_res_clk|i_phi ; -1.951 ; -1.951 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_data  ; top:c_top|res_clk:c_res_clk|i_phi ; -2.430 ; -2.430 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; tape_in   ; top:c_top|res_clk:c_res_clk|i_phi ; -2.044 ; -2.044 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; usa_uk    ; top:c_top|res_clk:c_res_clk|i_phi ; -2.634 ; -2.634 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; v_inv     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.867 ; -2.867 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; -2.010 ; -2.010 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.242 ; -2.242 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.240 ; -2.240 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.517 ; -2.517 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.202 ; -2.202 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.010 ; -2.010 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.380 ; -2.380 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.919 ; -2.919 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.625 ; -2.625 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; cp1       ; T80s:c_Z80|IORQ_n                 ; 3.556 ; 3.556 ; Rise       ; T80s:c_Z80|IORQ_n                 ;
; tape_out  ; clk50                             ; 3.699 ; 3.699 ; Rise       ; clk50                             ;
; vgaB      ; clk50                             ; 3.842 ; 3.842 ; Rise       ; clk50                             ;
; vgaG      ; clk50                             ; 3.910 ; 3.910 ; Rise       ; clk50                             ;
; vgaR      ; clk50                             ; 3.901 ; 3.901 ; Rise       ; clk50                             ;
; video     ; clk50                             ; 3.827 ; 3.827 ; Rise       ; clk50                             ;
; a[*]      ; div50[2]                          ; 4.792 ; 4.792 ; Rise       ; div50[2]                          ;
;  a[0]     ; div50[2]                          ; 4.594 ; 4.594 ; Rise       ; div50[2]                          ;
;  a[1]     ; div50[2]                          ; 4.792 ; 4.792 ; Rise       ; div50[2]                          ;
;  a[2]     ; div50[2]                          ; 4.416 ; 4.416 ; Rise       ; div50[2]                          ;
; d_lcd[*]  ; div50[2]                          ; 4.140 ; 4.140 ; Rise       ; div50[2]                          ;
;  d_lcd[0] ; div50[2]                          ; 4.140 ; 4.140 ; Rise       ; div50[2]                          ;
;  d_lcd[1] ; div50[2]                          ; 3.908 ; 3.908 ; Rise       ; div50[2]                          ;
;  d_lcd[2] ; div50[2]                          ; 3.903 ; 3.903 ; Rise       ; div50[2]                          ;
;  d_lcd[3] ; div50[2]                          ; 3.917 ; 3.917 ; Rise       ; div50[2]                          ;
; s         ; div50[2]                          ; 3.574 ; 3.574 ; Rise       ; div50[2]                          ;
; cp2       ; div50[2]                          ; 3.500 ; 3.500 ; Fall       ; div50[2]                          ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 5.852 ; 5.852 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.633 ; 5.633 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.798 ; 5.798 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.548 ; 5.548 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.634 ; 5.634 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.852 ; 5.852 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.670 ; 5.670 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.548 ; 5.548 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.703 ; 5.703 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.295 ; 5.295 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[9]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.511 ; 4.511 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[10]    ; top:c_top|res_clk:c_res_clk|i_phi ; 4.609 ; 4.609 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[11]    ; top:c_top|res_clk:c_res_clk|i_phi ; 4.397 ; 4.397 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[12]    ; top:c_top|res_clk:c_res_clk|i_phi ; 5.023 ; 5.023 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[13]    ; top:c_top|res_clk:c_res_clk|i_phi ; 4.789 ; 4.789 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[14]    ; top:c_top|res_clk:c_res_clk|i_phi ; 5.087 ; 5.087 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; cp1       ; top:c_top|res_clk:c_res_clk|i_phi ; 4.219 ; 4.219 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 4.516 ; 4.516 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.295 ; 4.295 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.435 ; 4.435 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.516 ; 4.516 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.454 ; 4.454 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.071 ; 4.071 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.060 ; 4.060 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.924 ; 3.924 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.917 ; 3.917 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; oe_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 3.154 ; 3.154 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; ramcs_n   ; top:c_top|res_clk:c_res_clk|i_phi ; 5.167 ; 5.167 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; we_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 3.201 ; 3.201 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 5.289 ; 5.289 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.076 ; 5.076 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.289 ; 5.289 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.989 ; 4.989 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.177 ; 5.177 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.265 ; 5.265 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.102 ; 5.102 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.023 ; 5.023 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.909 ; 4.909 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.769 ; 4.769 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; cp1       ; T80s:c_Z80|IORQ_n                 ; 3.556 ; 3.556 ; Rise       ; T80s:c_Z80|IORQ_n                 ;
; tape_out  ; clk50                             ; 3.699 ; 3.699 ; Rise       ; clk50                             ;
; vgaB      ; clk50                             ; 3.842 ; 3.842 ; Rise       ; clk50                             ;
; vgaG      ; clk50                             ; 3.910 ; 3.910 ; Rise       ; clk50                             ;
; vgaR      ; clk50                             ; 3.901 ; 3.901 ; Rise       ; clk50                             ;
; video     ; clk50                             ; 3.827 ; 3.827 ; Rise       ; clk50                             ;
; a[*]      ; div50[2]                          ; 4.416 ; 4.416 ; Rise       ; div50[2]                          ;
;  a[0]     ; div50[2]                          ; 4.594 ; 4.594 ; Rise       ; div50[2]                          ;
;  a[1]     ; div50[2]                          ; 4.792 ; 4.792 ; Rise       ; div50[2]                          ;
;  a[2]     ; div50[2]                          ; 4.416 ; 4.416 ; Rise       ; div50[2]                          ;
; d_lcd[*]  ; div50[2]                          ; 3.903 ; 3.903 ; Rise       ; div50[2]                          ;
;  d_lcd[0] ; div50[2]                          ; 4.140 ; 4.140 ; Rise       ; div50[2]                          ;
;  d_lcd[1] ; div50[2]                          ; 3.908 ; 3.908 ; Rise       ; div50[2]                          ;
;  d_lcd[2] ; div50[2]                          ; 3.903 ; 3.903 ; Rise       ; div50[2]                          ;
;  d_lcd[3] ; div50[2]                          ; 3.917 ; 3.917 ; Rise       ; div50[2]                          ;
; s         ; div50[2]                          ; 3.574 ; 3.574 ; Rise       ; div50[2]                          ;
; cp2       ; div50[2]                          ; 3.500 ; 3.500 ; Fall       ; div50[2]                          ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 4.319 ; 4.319 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.869 ; 4.869 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.120 ; 5.120 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.849 ; 4.849 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.865 ; 4.865 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.981 ; 4.981 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.799 ; 4.799 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.884 ; 4.884 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.616 ; 4.616 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.735 ; 4.735 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[9]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.511 ; 4.511 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[10]    ; top:c_top|res_clk:c_res_clk|i_phi ; 4.609 ; 4.609 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[11]    ; top:c_top|res_clk:c_res_clk|i_phi ; 4.397 ; 4.397 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[12]    ; top:c_top|res_clk:c_res_clk|i_phi ; 5.023 ; 5.023 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[13]    ; top:c_top|res_clk:c_res_clk|i_phi ; 4.319 ; 4.319 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[14]    ; top:c_top|res_clk:c_res_clk|i_phi ; 4.482 ; 4.482 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; cp1       ; top:c_top|res_clk:c_res_clk|i_phi ; 4.083 ; 4.083 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 3.917 ; 3.917 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.295 ; 4.295 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.435 ; 4.435 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.516 ; 4.516 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.454 ; 4.454 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.071 ; 4.071 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.060 ; 4.060 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.924 ; 3.924 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.917 ; 3.917 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; oe_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 3.154 ; 3.154 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; ramcs_n   ; top:c_top|res_clk:c_res_clk|i_phi ; 4.109 ; 4.109 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; we_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 3.201 ; 3.201 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 4.258 ; 4.258 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.076 ; 5.076 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.289 ; 5.289 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.989 ; 4.989 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.124 ; 5.124 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.261 ; 5.261 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.087 ; 5.087 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.950 ; 4.950 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.258 ; 4.258 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.410 ; 4.410 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 2.725 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.941 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.941 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.725 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.047 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.930 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.930 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.042 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.945 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 2.725 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.941 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.941 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.725 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.047 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.930 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.930 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.042 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.945 ;      ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-------+------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 2.725     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.941     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.941     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.725     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.047     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.930     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.930     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.042     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.945     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 2.725     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.941     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.941     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.725     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.047     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.930     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.930     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.042     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 2.945     ;           ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-----------+-----------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                   ; -16.743   ; -3.596  ; -4.523   ; -0.091  ; -2.567              ;
;  T80s:c_Z80|IORQ_n                 ; -2.975    ; 0.215   ; -3.125   ; -0.091  ; -0.742              ;
;  clk50                             ; -4.040    ; -1.835  ; N/A      ; N/A     ; -2.567              ;
;  div50[2]                          ; -6.240    ; -3.596  ; -0.629   ; 0.172   ; -0.742              ;
;  top:c_top|res_clk:c_res_clk|i_phi ; -16.743   ; -1.852  ; -4.523   ; 0.004   ; -2.277              ;
; Design-wide TNS                    ; -7113.949 ; -31.518 ; -592.94  ; -0.091  ; -2049.761           ;
;  T80s:c_Z80|IORQ_n                 ; -4.189    ; 0.000   ; -3.499   ; -0.091  ; -2.968              ;
;  clk50                             ; -196.799  ; -11.406 ; N/A      ; N/A     ; -345.837            ;
;  div50[2]                          ; -112.045  ; -3.596  ; -4.742   ; 0.000   ; -59.360             ;
;  top:c_top|res_clk:c_res_clk|i_phi ; -6800.916 ; -17.049 ; -584.699 ; 0.000   ; -1641.596           ;
+------------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; d[*]      ; div50[2]                          ; 6.926 ; 6.926 ; Rise       ; div50[2]                          ;
;  d[0]     ; div50[2]                          ; 5.664 ; 5.664 ; Rise       ; div50[2]                          ;
;  d[1]     ; div50[2]                          ; 5.251 ; 5.251 ; Rise       ; div50[2]                          ;
;  d[2]     ; div50[2]                          ; 5.927 ; 5.927 ; Rise       ; div50[2]                          ;
;  d[3]     ; div50[2]                          ; 5.418 ; 5.418 ; Rise       ; div50[2]                          ;
;  d[4]     ; div50[2]                          ; 4.879 ; 4.879 ; Rise       ; div50[2]                          ;
;  d[5]     ; div50[2]                          ; 5.770 ; 5.770 ; Rise       ; div50[2]                          ;
;  d[6]     ; div50[2]                          ; 6.926 ; 6.926 ; Rise       ; div50[2]                          ;
;  d[7]     ; div50[2]                          ; 5.419 ; 5.419 ; Rise       ; div50[2]                          ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 9.517 ; 9.517 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.971 ; 6.971 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.161 ; 7.161 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 6.514 ; 6.514 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.890 ; 7.890 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 8.370 ; 8.370 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.447 ; 9.447 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.647 ; 7.647 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.517 ; 9.517 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_clk   ; top:c_top|res_clk:c_res_clk|i_phi ; 3.832 ; 3.832 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_data  ; top:c_top|res_clk:c_res_clk|i_phi ; 5.275 ; 5.275 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; tape_in   ; top:c_top|res_clk:c_res_clk|i_phi ; 7.015 ; 7.015 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; usa_uk    ; top:c_top|res_clk:c_res_clk|i_phi ; 6.706 ; 6.706 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; v_inv     ; top:c_top|res_clk:c_res_clk|i_phi ; 8.876 ; 8.876 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 7.763 ; 7.763 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.980 ; 4.980 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.740 ; 4.740 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.415 ; 5.415 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.730 ; 4.730 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.193 ; 4.193 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.252 ; 5.252 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 7.763 ; 7.763 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.926 ; 5.926 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; d[*]      ; div50[2]                          ; -2.202 ; -2.202 ; Rise       ; div50[2]                          ;
;  d[0]     ; div50[2]                          ; -2.432 ; -2.432 ; Rise       ; div50[2]                          ;
;  d[1]     ; div50[2]                          ; -2.381 ; -2.381 ; Rise       ; div50[2]                          ;
;  d[2]     ; div50[2]                          ; -2.659 ; -2.659 ; Rise       ; div50[2]                          ;
;  d[3]     ; div50[2]                          ; -2.396 ; -2.396 ; Rise       ; div50[2]                          ;
;  d[4]     ; div50[2]                          ; -2.202 ; -2.202 ; Rise       ; div50[2]                          ;
;  d[5]     ; div50[2]                          ; -2.523 ; -2.523 ; Rise       ; div50[2]                          ;
;  d[6]     ; div50[2]                          ; -2.879 ; -2.879 ; Rise       ; div50[2]                          ;
;  d[7]     ; div50[2]                          ; -2.439 ; -2.439 ; Rise       ; div50[2]                          ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; -2.163 ; -2.163 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.343 ; -2.343 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.433 ; -2.433 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.163 ; -2.163 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.639 ; -2.639 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.940 ; -2.940 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; -3.012 ; -3.012 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.944 ; -2.944 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.958 ; -2.958 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_clk   ; top:c_top|res_clk:c_res_clk|i_phi ; -1.951 ; -1.951 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; kbd_data  ; top:c_top|res_clk:c_res_clk|i_phi ; -2.430 ; -2.430 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; tape_in   ; top:c_top|res_clk:c_res_clk|i_phi ; -2.044 ; -2.044 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; usa_uk    ; top:c_top|res_clk:c_res_clk|i_phi ; -2.634 ; -2.634 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; v_inv     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.867 ; -2.867 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; -2.010 ; -2.010 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.242 ; -2.242 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.240 ; -2.240 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.517 ; -2.517 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.202 ; -2.202 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.010 ; -2.010 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.380 ; -2.380 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.919 ; -2.919 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; -2.625 ; -2.625 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; cp1       ; T80s:c_Z80|IORQ_n                 ; 8.923  ; 8.923  ; Rise       ; T80s:c_Z80|IORQ_n                 ;
; tape_out  ; clk50                             ; 8.036  ; 8.036  ; Rise       ; clk50                             ;
; vgaB      ; clk50                             ; 8.367  ; 8.367  ; Rise       ; clk50                             ;
; vgaG      ; clk50                             ; 8.744  ; 8.744  ; Rise       ; clk50                             ;
; vgaR      ; clk50                             ; 8.726  ; 8.726  ; Rise       ; clk50                             ;
; video     ; clk50                             ; 8.440  ; 8.440  ; Rise       ; clk50                             ;
; a[*]      ; div50[2]                          ; 12.081 ; 12.081 ; Rise       ; div50[2]                          ;
;  a[0]     ; div50[2]                          ; 11.402 ; 11.402 ; Rise       ; div50[2]                          ;
;  a[1]     ; div50[2]                          ; 12.081 ; 12.081 ; Rise       ; div50[2]                          ;
;  a[2]     ; div50[2]                          ; 11.159 ; 11.159 ; Rise       ; div50[2]                          ;
; d_lcd[*]  ; div50[2]                          ; 9.997  ; 9.997  ; Rise       ; div50[2]                          ;
;  d_lcd[0] ; div50[2]                          ; 9.997  ; 9.997  ; Rise       ; div50[2]                          ;
;  d_lcd[1] ; div50[2]                          ; 9.262  ; 9.262  ; Rise       ; div50[2]                          ;
;  d_lcd[2] ; div50[2]                          ; 9.383  ; 9.383  ; Rise       ; div50[2]                          ;
;  d_lcd[3] ; div50[2]                          ; 9.395  ; 9.395  ; Rise       ; div50[2]                          ;
; s         ; div50[2]                          ; 8.471  ; 8.471  ; Rise       ; div50[2]                          ;
; cp2       ; div50[2]                          ; 8.185  ; 8.185  ; Fall       ; div50[2]                          ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 15.203 ; 15.203 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.565 ; 14.565 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 15.058 ; 15.058 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.643 ; 14.643 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.506 ; 14.506 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 15.203 ; 15.203 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.737 ; 14.737 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.232 ; 14.232 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 14.743 ; 14.743 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.712 ; 13.712 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[9]     ; top:c_top|res_clk:c_res_clk|i_phi ; 11.092 ; 11.092 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[10]    ; top:c_top|res_clk:c_res_clk|i_phi ; 11.106 ; 11.106 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[11]    ; top:c_top|res_clk:c_res_clk|i_phi ; 10.791 ; 10.791 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[12]    ; top:c_top|res_clk:c_res_clk|i_phi ; 12.854 ; 12.854 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[13]    ; top:c_top|res_clk:c_res_clk|i_phi ; 12.350 ; 12.350 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[14]    ; top:c_top|res_clk:c_res_clk|i_phi ; 13.277 ; 13.277 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; cp1       ; top:c_top|res_clk:c_res_clk|i_phi ; 10.325 ; 10.325 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 11.041 ; 11.041 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 10.304 ; 10.304 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 10.632 ; 10.632 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 11.041 ; 11.041 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 10.932 ; 10.932 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.611  ; 9.611  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.577  ; 9.577  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.147  ; 9.147  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 9.137  ; 9.137  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; oe_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 7.846  ; 7.846  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; ramcs_n   ; top:c_top|res_clk:c_res_clk|i_phi ; 13.337 ; 13.337 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; we_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 7.845  ; 7.845  ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 13.567 ; 13.567 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.863 ; 12.863 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.567 ; 13.567 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.942 ; 12.942 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.304 ; 13.304 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.443 ; 13.443 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 13.019 ; 13.019 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.697 ; 12.697 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.255 ; 12.255 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 12.176 ; 12.176 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; cp1       ; T80s:c_Z80|IORQ_n                 ; 3.556 ; 3.556 ; Rise       ; T80s:c_Z80|IORQ_n                 ;
; tape_out  ; clk50                             ; 3.699 ; 3.699 ; Rise       ; clk50                             ;
; vgaB      ; clk50                             ; 3.842 ; 3.842 ; Rise       ; clk50                             ;
; vgaG      ; clk50                             ; 3.910 ; 3.910 ; Rise       ; clk50                             ;
; vgaR      ; clk50                             ; 3.901 ; 3.901 ; Rise       ; clk50                             ;
; video     ; clk50                             ; 3.827 ; 3.827 ; Rise       ; clk50                             ;
; a[*]      ; div50[2]                          ; 4.416 ; 4.416 ; Rise       ; div50[2]                          ;
;  a[0]     ; div50[2]                          ; 4.594 ; 4.594 ; Rise       ; div50[2]                          ;
;  a[1]     ; div50[2]                          ; 4.792 ; 4.792 ; Rise       ; div50[2]                          ;
;  a[2]     ; div50[2]                          ; 4.416 ; 4.416 ; Rise       ; div50[2]                          ;
; d_lcd[*]  ; div50[2]                          ; 3.903 ; 3.903 ; Rise       ; div50[2]                          ;
;  d_lcd[0] ; div50[2]                          ; 4.140 ; 4.140 ; Rise       ; div50[2]                          ;
;  d_lcd[1] ; div50[2]                          ; 3.908 ; 3.908 ; Rise       ; div50[2]                          ;
;  d_lcd[2] ; div50[2]                          ; 3.903 ; 3.903 ; Rise       ; div50[2]                          ;
;  d_lcd[3] ; div50[2]                          ; 3.917 ; 3.917 ; Rise       ; div50[2]                          ;
; s         ; div50[2]                          ; 3.574 ; 3.574 ; Rise       ; div50[2]                          ;
; cp2       ; div50[2]                          ; 3.500 ; 3.500 ; Fall       ; div50[2]                          ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 4.319 ; 4.319 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.869 ; 4.869 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.120 ; 5.120 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.849 ; 4.849 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.865 ; 4.865 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.981 ; 4.981 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.799 ; 4.799 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.884 ; 4.884 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.616 ; 4.616 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.735 ; 4.735 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[9]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.511 ; 4.511 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[10]    ; top:c_top|res_clk:c_res_clk|i_phi ; 4.609 ; 4.609 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[11]    ; top:c_top|res_clk:c_res_clk|i_phi ; 4.397 ; 4.397 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[12]    ; top:c_top|res_clk:c_res_clk|i_phi ; 5.023 ; 5.023 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[13]    ; top:c_top|res_clk:c_res_clk|i_phi ; 4.319 ; 4.319 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[14]    ; top:c_top|res_clk:c_res_clk|i_phi ; 4.482 ; 4.482 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; cp1       ; top:c_top|res_clk:c_res_clk|i_phi ; 4.083 ; 4.083 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; d[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 3.917 ; 3.917 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.295 ; 4.295 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.435 ; 4.435 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.516 ; 4.516 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.454 ; 4.454 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.071 ; 4.071 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.060 ; 4.060 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.924 ; 3.924 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  d[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 3.917 ; 3.917 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; oe_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 3.154 ; 3.154 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; ramcs_n   ; top:c_top|res_clk:c_res_clk|i_phi ; 4.109 ; 4.109 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; we_n      ; top:c_top|res_clk:c_res_clk|i_phi ; 3.201 ; 3.201 ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi ;
; a[*]      ; top:c_top|res_clk:c_res_clk|i_phi ; 4.258 ; 4.258 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[0]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.076 ; 5.076 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[1]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.289 ; 5.289 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[2]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.989 ; 4.989 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[3]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.124 ; 5.124 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[4]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.261 ; 5.261 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[5]     ; top:c_top|res_clk:c_res_clk|i_phi ; 5.087 ; 5.087 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[6]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.950 ; 4.950 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[7]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.258 ; 4.258 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
;  a[8]     ; top:c_top|res_clk:c_res_clk|i_phi ; 4.410 ; 4.410 ; Fall       ; top:c_top|res_clk:c_res_clk|i_phi ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk50                             ; clk50                             ; 467      ; 0        ; 0        ; 0        ;
; div50[2]                          ; clk50                             ; 21       ; 15       ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; clk50                             ; 9        ; 0        ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; clk50                             ; 42       ; 0        ; 0        ; 0        ;
; div50[2]                          ; div50[2]                          ; 284      ; 0        ; 1        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; div50[2]                          ; 37       ; 0        ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]                          ; 455      ; 10       ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n                 ; 3        ; 0        ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n                 ; 3        ; 0        ; 0        ; 0        ;
; div50[2]                          ; top:c_top|res_clk:c_res_clk|i_phi ; 48       ; 0        ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 405      ; 51       ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 7561616  ; 256      ; 808      ; 1        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk50                             ; clk50                             ; 467      ; 0        ; 0        ; 0        ;
; div50[2]                          ; clk50                             ; 21       ; 15       ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; clk50                             ; 9        ; 0        ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; clk50                             ; 42       ; 0        ; 0        ; 0        ;
; div50[2]                          ; div50[2]                          ; 284      ; 0        ; 1        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; div50[2]                          ; 37       ; 0        ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; div50[2]                          ; 455      ; 10       ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n                 ; 3        ; 0        ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n                 ; 3        ; 0        ; 0        ; 0        ;
; div50[2]                          ; top:c_top|res_clk:c_res_clk|i_phi ; 48       ; 0        ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 405      ; 51       ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 7561616  ; 256      ; 808      ; 1        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; div50[2]                          ; div50[2]                          ; 7        ; 0        ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; div50[2]                          ; 3        ; 0        ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n                 ; 1        ; 1        ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n                 ; 4        ; 0        ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 8        ; 0        ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 506      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                 ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; div50[2]                          ; div50[2]                          ; 7        ; 0        ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; div50[2]                          ; 3        ; 0        ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; T80s:c_Z80|IORQ_n                 ; 1        ; 1        ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; T80s:c_Z80|IORQ_n                 ; 4        ; 0        ; 0        ; 0        ;
; T80s:c_Z80|IORQ_n                 ; top:c_top|res_clk:c_res_clk|i_phi ; 8        ; 0        ; 0        ; 0        ;
; top:c_top|res_clk:c_res_clk|i_phi ; top:c_top|res_clk:c_res_clk|i_phi ; 506      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 49    ; 49   ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 128   ; 128  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 19 09:20:25 2015
Info: Command: quartus_sta zxgate -c zxgate
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'zxgate.sdc'
Warning (332174): Ignored filter at zxgate.sdc(26): clock could not be matched with a port
Warning (332049): Ignored create_clock at zxgate.sdc(26): Argument <targets> is an empty collection
    Info (332050): create_clock -name "clock" -period 20.000ns [get_ports {clock}]
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name top:c_top|res_clk:c_res_clk|i_phi top:c_top|res_clk:c_res_clk|i_phi
    Info (332105): create_clock -period 1.000 -name T80s:c_Z80|IORQ_n T80s:c_Z80|IORQ_n
    Info (332105): create_clock -period 1.000 -name div50[2] div50[2]
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.743
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.743     -6800.916 top:c_top|res_clk:c_res_clk|i_phi 
    Info (332119):    -6.240      -112.045 div50[2] 
    Info (332119):    -4.040      -196.799 clk50 
    Info (332119):    -2.975        -4.189 T80s:c_Z80|IORQ_n 
Info (332146): Worst-case hold slack is -3.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.596        -3.596 div50[2] 
    Info (332119):    -1.852       -17.049 top:c_top|res_clk:c_res_clk|i_phi 
    Info (332119):    -1.835       -10.873 clk50 
    Info (332119):     0.499         0.000 T80s:c_Z80|IORQ_n 
Info (332146): Worst-case recovery slack is -4.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.523      -584.699 top:c_top|res_clk:c_res_clk|i_phi 
    Info (332119):    -3.125        -3.499 T80s:c_Z80|IORQ_n 
    Info (332119):    -0.629        -4.742 div50[2] 
Info (332146): Worst-case removal slack is -0.091
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.091        -0.091 T80s:c_Z80|IORQ_n 
    Info (332119):     0.242         0.000 top:c_top|res_clk:c_res_clk|i_phi 
    Info (332119):     0.847         0.000 div50[2] 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -345.837 clk50 
    Info (332119):    -2.277     -1641.596 top:c_top|res_clk:c_res_clk|i_phi 
    Info (332119):    -0.742       -59.360 div50[2] 
    Info (332119):    -0.742        -2.968 T80s:c_Z80|IORQ_n 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.606
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.606     -1683.108 top:c_top|res_clk:c_res_clk|i_phi 
    Info (332119):    -2.043       -20.043 div50[2] 
    Info (332119):    -1.457       -21.997 clk50 
    Info (332119):    -0.324        -0.324 T80s:c_Z80|IORQ_n 
Info (332146): Worst-case hold slack is -1.530
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.530        -1.661 div50[2] 
    Info (332119):    -1.185       -11.406 clk50 
    Info (332119):    -1.030       -15.160 top:c_top|res_clk:c_res_clk|i_phi 
    Info (332119):     0.215         0.000 T80s:c_Z80|IORQ_n 
Info (332146): Worst-case recovery slack is -1.484
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.484       -89.032 top:c_top|res_clk:c_res_clk|i_phi 
    Info (332119):    -0.716        -0.716 T80s:c_Z80|IORQ_n 
    Info (332119):     0.285         0.000 div50[2] 
Info (332146): Worst-case removal slack is -0.062
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.062        -0.062 T80s:c_Z80|IORQ_n 
    Info (332119):     0.004         0.000 top:c_top|res_clk:c_res_clk|i_phi 
    Info (332119):     0.172         0.000 div50[2] 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -221.604 clk50 
    Info (332119):    -1.423     -1063.432 top:c_top|res_clk:c_res_clk|i_phi 
    Info (332119):    -0.500       -40.000 div50[2] 
    Info (332119):    -0.500        -2.000 T80s:c_Z80|IORQ_n 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 541 megabytes
    Info: Processing ended: Thu Nov 19 09:20:27 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


