// Seed: 1133695168
macromodule module_0;
  logic id_1;
  ;
  assign module_2.id_2 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  output wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[id_7] = {id_7{1}};
endmodule
module module_2 #(
    parameter id_3 = 32'd60,
    parameter id_4 = 32'd36
) (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    input wire _id_3,
    input wor _id_4,
    input supply1 id_5,
    output tri id_6,
    output wand id_7,
    input wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wire id_13
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  logic [-1 : id_4] id_15;
  logic id_16;
  assign id_16[id_3] = id_15;
endmodule
