// Seed: 2137773773
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  assign module_1.id_4 = 0;
endmodule
program module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4,
    output tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endprogram
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge 1) begin : LABEL_0
    id_6 <= 1;
  end
  wire id_9 = id_1;
  reg  id_10;
  wire id_11;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_7,
      id_9,
      id_7
  );
  wire id_12;
  id_13(
      id_10, id_6, id_5, 1
  );
  assign id_10 = 1;
endmodule
