

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Fri Jan 26 21:45:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  108178|  108178|  108178|  108178|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  108176|  108176|        22|          5|          1|  21632|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 5, D = 22, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 24 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten30 = phi i15 [ 0, %0 ], [ %add_ln8, %Filter1_Loop ]" [cnn/conv_1.cpp:8]   --->   Operation 26 'phi' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_10, %Filter1_Loop ]" [cnn/conv_1.cpp:35]   --->   Operation 27 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %select_ln11, %Filter1_Loop ]" [cnn/conv_1.cpp:11]   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_16, %Filter1_Loop ]" [cnn/conv_1.cpp:35]   --->   Operation 29 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter1_Loop ]"   --->   Operation 30 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:26]   --->   Operation 31 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:26]   --->   Operation 32 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %c_0, 2" [cnn/conv_1.cpp:26]   --->   Operation 33 'add' 'add_ln26_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.31ns)   --->   "%icmp_ln8 = icmp eq i15 %indvar_flatten30, -11136" [cnn/conv_1.cpp:8]   --->   Operation 34 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 %indvar_flatten30, 1" [cnn/conv_1.cpp:8]   --->   Operation 35 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter1_Loop" [cnn/conv_1.cpp:8]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.88ns)   --->   "%icmp_ln11 = icmp eq i11 %indvar_flatten, 832" [cnn/conv_1.cpp:11]   --->   Operation 37 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn/conv_1.cpp:35]   --->   Operation 38 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.21ns)   --->   "%select_ln35_10 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn/conv_1.cpp:35]   --->   Operation 39 'select' 'select_ln35_10' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln35_10, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 40 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln26_102 = zext i10 %tmp_10 to i11" [cnn/conv_1.cpp:26]   --->   Operation 41 'zext' 'zext_ln26_102' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln35_10, i2 0)" [cnn/conv_1.cpp:26]   --->   Operation 42 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln26_103 = zext i7 %tmp_11 to i11" [cnn/conv_1.cpp:26]   --->   Operation 43 'zext' 'zext_ln26_103' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_102, %zext_ln26_103" [cnn/conv_1.cpp:26]   --->   Operation 44 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 2, %r_0" [cnn/conv_1.cpp:26]   --->   Operation 45 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln35_11 = select i1 %icmp_ln11, i5 %add_ln26, i5 %r" [cnn/conv_1.cpp:35]   --->   Operation 46 'select' 'select_ln35_11' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%select_ln35_12 = select i1 %icmp_ln11, i5 3, i5 2" [cnn/conv_1.cpp:35]   --->   Operation 47 'select' 'select_ln35_12' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln35 = add i5 %r_0, %select_ln35_12" [cnn/conv_1.cpp:35]   --->   Operation 48 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_17)   --->   "%select_ln35_13 = select i1 %icmp_ln11, i5 1, i5 %c" [cnn/conv_1.cpp:35]   --->   Operation 49 'select' 'select_ln35_13' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_18)   --->   "%select_ln35_14 = select i1 %icmp_ln11, i5 2, i5 %add_ln26_3" [cnn/conv_1.cpp:35]   --->   Operation 50 'select' 'select_ln35_14' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [cnn/conv_1.cpp:35]   --->   Operation 51 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [cnn/conv_1.cpp:14]   --->   Operation 52 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [cnn/conv_1.cpp:35]   --->   Operation 53 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 1, %select_ln35" [cnn/conv_1.cpp:26]   --->   Operation 54 'add' 'add_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_15)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [cnn/conv_1.cpp:35]   --->   Operation 55 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_15 = select i1 %or_ln35, i6 0, i6 %f_0" [cnn/conv_1.cpp:35]   --->   Operation 56 'select' 'select_ln35_15' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.21ns)   --->   "%select_ln35_16 = select i1 %and_ln35, i5 %add_ln26_11, i5 %select_ln35" [cnn/conv_1.cpp:35]   --->   Operation 57 'select' 'select_ln35_16' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i5 %select_ln35_16 to i11" [cnn/conv_1.cpp:35]   --->   Operation 58 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.63ns)   --->   "%add_ln26_12 = add i11 %sub_ln26, %zext_ln35_15" [cnn/conv_1.cpp:26]   --->   Operation 59 'add' 'add_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln26_108 = zext i11 %add_ln26_12 to i64" [cnn/conv_1.cpp:26]   --->   Operation 60 'zext' 'zext_ln26_108' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_108" [cnn/conv_1.cpp:26]   --->   Operation 61 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 2, %select_ln35" [cnn/conv_1.cpp:26]   --->   Operation 62 'add' 'add_ln26_15' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_17 = select i1 %and_ln35, i5 %add_ln26_15, i5 %select_ln35_13" [cnn/conv_1.cpp:35]   --->   Operation 63 'select' 'select_ln35_17' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i5 %select_ln35_17 to i11" [cnn/conv_1.cpp:35]   --->   Operation 64 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.63ns)   --->   "%add_ln26_16 = add i11 %sub_ln26, %zext_ln35_16" [cnn/conv_1.cpp:26]   --->   Operation 65 'add' 'add_ln26_16' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26_111 = zext i11 %add_ln26_16 to i64" [cnn/conv_1.cpp:26]   --->   Operation 66 'zext' 'zext_ln26_111' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_111" [cnn/conv_1.cpp:26]   --->   Operation 67 'getelementptr' 'input_0_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i5 3, %select_ln35" [cnn/conv_1.cpp:26]   --->   Operation 68 'add' 'add_ln26_19' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_18 = select i1 %and_ln35, i5 %add_ln26_19, i5 %select_ln35_14" [cnn/conv_1.cpp:35]   --->   Operation 69 'select' 'select_ln35_18' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln35_15 to i64" [cnn/conv_1.cpp:26]   --->   Operation 70 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_0_1 = getelementptr [32 x float]* @conv_1_weights_0_0_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 71 'getelementptr' 'conv_1_weights_0_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 72 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 73 'load' 'input_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%conv_1_weights_0_1_0_1 = getelementptr [32 x float]* @conv_1_weights_0_1_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 74 'getelementptr' 'conv_1_weights_0_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 75 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_3, align 4" [cnn/conv_1.cpp:26]   --->   Operation 76 'load' 'input_0_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%conv_1_weights_0_2_0_1 = getelementptr [32 x float]* @conv_1_weights_0_2_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 77 'getelementptr' 'conv_1_weights_0_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 78 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_0_1 = getelementptr [32 x float]* @conv_1_weights_1_0_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 79 'getelementptr' 'conv_1_weights_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 80 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%conv_1_weights_1_1_0_1 = getelementptr [32 x float]* @conv_1_weights_1_1_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 81 'getelementptr' 'conv_1_weights_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 82 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%conv_1_weights_1_2_0_1 = getelementptr [32 x float]* @conv_1_weights_1_2_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 83 'getelementptr' 'conv_1_weights_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 84 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_0_1 = getelementptr [32 x float]* @conv_1_weights_2_0_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 85 'getelementptr' 'conv_1_weights_2_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 86 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%conv_1_weights_2_1_0_1 = getelementptr [32 x float]* @conv_1_weights_2_1_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 87 'getelementptr' 'conv_1_weights_2_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 88 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%conv_1_weights_2_2_0_1 = getelementptr [32 x float]* @conv_1_weights_2_2_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 89 'getelementptr' 'conv_1_weights_2_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 90 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 91 [1/1] (1.63ns)   --->   "%add_ln11 = add i11 1, %indvar_flatten" [cnn/conv_1.cpp:11]   --->   Operation 91 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11" [cnn/conv_1.cpp:11]   --->   Operation 92 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln35_11, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 93 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln26_104 = zext i10 %tmp_12 to i11" [cnn/conv_1.cpp:26]   --->   Operation 94 'zext' 'zext_ln26_104' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln35_11, i2 0)" [cnn/conv_1.cpp:26]   --->   Operation 95 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_105 = zext i7 %tmp_13 to i11" [cnn/conv_1.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_105' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_104, %zext_ln26_105" [cnn/conv_1.cpp:26]   --->   Operation 97 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.63ns)   --->   "%add_ln26_13 = add i11 %sub_ln26_1, %zext_ln35_15" [cnn/conv_1.cpp:26]   --->   Operation 98 'add' 'add_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln26_109 = zext i11 %add_ln26_13 to i64" [cnn/conv_1.cpp:26]   --->   Operation 99 'zext' 'zext_ln26_109' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_109" [cnn/conv_1.cpp:26]   --->   Operation 100 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i5 %select_ln35_18 to i11" [cnn/conv_1.cpp:35]   --->   Operation 101 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.63ns)   --->   "%add_ln26_20 = add i11 %sub_ln26, %zext_ln35_17" [cnn/conv_1.cpp:26]   --->   Operation 102 'add' 'add_ln26_20' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln26_113 = zext i11 %add_ln26_20 to i64" [cnn/conv_1.cpp:26]   --->   Operation 103 'zext' 'zext_ln26_113' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_113" [cnn/conv_1.cpp:26]   --->   Operation 104 'getelementptr' 'input_0_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 105 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 105 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 106 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 106 'load' 'input_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 107 [2/2] (12.3ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_0_0_2, %input_0_load" [cnn/conv_1.cpp:26]   --->   Operation 107 'fmul' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 108 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_3, align 4" [cnn/conv_1.cpp:26]   --->   Operation 109 'load' 'input_0_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 110 [2/2] (12.3ns)   --->   "%tmp_7_0_1 = fmul float %conv_1_weights_0_1_0_2, %input_0_load_1" [cnn/conv_1.cpp:26]   --->   Operation 110 'fmul' 'tmp_7_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 111 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 112 [2/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_6, align 4" [cnn/conv_1.cpp:26]   --->   Operation 112 'load' 'input_0_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 113 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 113 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 114 [2/2] (3.25ns)   --->   "%input_0_load_3 = load float* %input_0_addr_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 114 'load' 'input_0_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 115 [1/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 115 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 116 [1/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 116 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 117 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 117 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 118 [1/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 118 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 119 [1/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 119 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 34.9>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_28 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln35, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 120 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln26_106 = zext i10 %tmp_28 to i11" [cnn/conv_1.cpp:26]   --->   Operation 121 'zext' 'zext_ln26_106' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_29 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln35, i2 0)" [cnn/conv_1.cpp:26]   --->   Operation 122 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln26_107 = zext i7 %tmp_29 to i11" [cnn/conv_1.cpp:26]   --->   Operation 123 'zext' 'zext_ln26_107' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i11 %zext_ln26_106, %zext_ln26_107" [cnn/conv_1.cpp:26]   --->   Operation 124 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.63ns)   --->   "%add_ln26_14 = add i11 %sub_ln26_2, %zext_ln35_15" [cnn/conv_1.cpp:26]   --->   Operation 125 'add' 'add_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.63ns)   --->   "%add_ln26_17 = add i11 %sub_ln26_1, %zext_ln35_16" [cnn/conv_1.cpp:26]   --->   Operation 126 'add' 'add_ln26_17' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln26_112 = zext i11 %add_ln26_17 to i64" [cnn/conv_1.cpp:26]   --->   Operation 127 'zext' 'zext_ln26_112' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_112" [cnn/conv_1.cpp:26]   --->   Operation 128 'getelementptr' 'input_0_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln26_18 = add i11 %sub_ln26_2, %zext_ln35_16" [cnn/conv_1.cpp:26]   --->   Operation 129 'add' 'add_ln26_18' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (1.63ns)   --->   "%add_ln26_21 = add i11 %sub_ln26_1, %zext_ln35_17" [cnn/conv_1.cpp:26]   --->   Operation 130 'add' 'add_ln26_21' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln26_114 = zext i11 %add_ln26_21 to i64" [cnn/conv_1.cpp:26]   --->   Operation 131 'zext' 'zext_ln26_114' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%input_0_addr_7 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_114" [cnn/conv_1.cpp:26]   --->   Operation 132 'getelementptr' 'input_0_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (1.63ns)   --->   "%add_ln26_22 = add i11 %sub_ln26_2, %zext_ln35_17" [cnn/conv_1.cpp:26]   --->   Operation 133 'add' 'add_ln26_22' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/2] (12.3ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_0_0_2, %input_0_load" [cnn/conv_1.cpp:26]   --->   Operation 134 'fmul' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [2/2] (22.5ns)   --->   "%w_sum_4 = fadd float %tmp_7, 0.000000e+00" [cnn/conv_1.cpp:26]   --->   Operation 135 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/2] (12.3ns)   --->   "%tmp_7_0_1 = fmul float %conv_1_weights_0_1_0_2, %input_0_load_1" [cnn/conv_1.cpp:26]   --->   Operation 136 'fmul' 'tmp_7_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_6, align 4" [cnn/conv_1.cpp:26]   --->   Operation 137 'load' 'input_0_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 138 [2/2] (12.3ns)   --->   "%tmp_7_0_2 = fmul float %conv_1_weights_0_2_0_2, %input_0_load_2" [cnn/conv_1.cpp:26]   --->   Operation 138 'fmul' 'tmp_7_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/2] (3.25ns)   --->   "%input_0_load_3 = load float* %input_0_addr_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 139 'load' 'input_0_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 140 [2/2] (12.3ns)   --->   "%tmp_7_1 = fmul float %conv_1_weights_1_0_0_2, %input_0_load_3" [cnn/conv_1.cpp:26]   --->   Operation 140 'fmul' 'tmp_7_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [2/2] (3.25ns)   --->   "%input_0_load_4 = load float* %input_0_addr_4, align 4" [cnn/conv_1.cpp:26]   --->   Operation 141 'load' 'input_0_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 142 [2/2] (3.25ns)   --->   "%input_0_load_5 = load float* %input_0_addr_7, align 4" [cnn/conv_1.cpp:26]   --->   Operation 142 'load' 'input_0_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_14 to i64" [cnn/conv_1.cpp:26]   --->   Operation 143 'sext' 'sext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr [784 x float]* %input_0, i64 0, i64 %sext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 144 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_18 to i64" [cnn/conv_1.cpp:26]   --->   Operation 145 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr [784 x float]* %input_0, i64 0, i64 %sext_ln26_1" [cnn/conv_1.cpp:26]   --->   Operation 146 'getelementptr' 'input_0_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 147 [1/2] (22.5ns)   --->   "%w_sum_4 = fadd float %tmp_7, 0.000000e+00" [cnn/conv_1.cpp:26]   --->   Operation 147 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/2] (12.3ns)   --->   "%tmp_7_0_2 = fmul float %conv_1_weights_0_2_0_2, %input_0_load_2" [cnn/conv_1.cpp:26]   --->   Operation 148 'fmul' 'tmp_7_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/2] (12.3ns)   --->   "%tmp_7_1 = fmul float %conv_1_weights_1_0_0_2, %input_0_load_3" [cnn/conv_1.cpp:26]   --->   Operation 149 'fmul' 'tmp_7_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/2] (3.25ns)   --->   "%input_0_load_4 = load float* %input_0_addr_4, align 4" [cnn/conv_1.cpp:26]   --->   Operation 150 'load' 'input_0_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 151 [2/2] (12.3ns)   --->   "%tmp_7_1_1 = fmul float %conv_1_weights_1_1_0_2, %input_0_load_4" [cnn/conv_1.cpp:26]   --->   Operation 151 'fmul' 'tmp_7_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%input_0_load_5 = load float* %input_0_addr_7, align 4" [cnn/conv_1.cpp:26]   --->   Operation 152 'load' 'input_0_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 153 [2/2] (12.3ns)   --->   "%tmp_7_1_2 = fmul float %conv_1_weights_1_2_0_2, %input_0_load_5" [cnn/conv_1.cpp:26]   --->   Operation 153 'fmul' 'tmp_7_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [2/2] (3.25ns)   --->   "%input_0_load_6 = load float* %input_0_addr_2, align 4" [cnn/conv_1.cpp:26]   --->   Operation 154 'load' 'input_0_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%input_0_load_7 = load float* %input_0_addr_5, align 4" [cnn/conv_1.cpp:26]   --->   Operation 155 'load' 'input_0_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln26_115 = zext i11 %add_ln26_22 to i64" [cnn/conv_1.cpp:26]   --->   Operation 156 'zext' 'zext_ln26_115' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_115" [cnn/conv_1.cpp:26]   --->   Operation 157 'getelementptr' 'input_0_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (22.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_7_0_1" [cnn/conv_1.cpp:26]   --->   Operation 158 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/2] (12.3ns)   --->   "%tmp_7_1_1 = fmul float %conv_1_weights_1_1_0_2, %input_0_load_4" [cnn/conv_1.cpp:26]   --->   Operation 159 'fmul' 'tmp_7_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/2] (12.3ns)   --->   "%tmp_7_1_2 = fmul float %conv_1_weights_1_2_0_2, %input_0_load_5" [cnn/conv_1.cpp:26]   --->   Operation 160 'fmul' 'tmp_7_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/2] (3.25ns)   --->   "%input_0_load_6 = load float* %input_0_addr_2, align 4" [cnn/conv_1.cpp:26]   --->   Operation 161 'load' 'input_0_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 162 [2/2] (12.3ns)   --->   "%tmp_7_2 = fmul float %conv_1_weights_2_0_0_2, %input_0_load_6" [cnn/conv_1.cpp:26]   --->   Operation 162 'fmul' 'tmp_7_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/2] (3.25ns)   --->   "%input_0_load_7 = load float* %input_0_addr_5, align 4" [cnn/conv_1.cpp:26]   --->   Operation 163 'load' 'input_0_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 164 [2/2] (12.3ns)   --->   "%tmp_7_2_1 = fmul float %conv_1_weights_2_1_0_2, %input_0_load_7" [cnn/conv_1.cpp:26]   --->   Operation 164 'fmul' 'tmp_7_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [2/2] (3.25ns)   --->   "%input_0_load_8 = load float* %input_0_addr_8, align 4" [cnn/conv_1.cpp:26]   --->   Operation 165 'load' 'input_0_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 166 [1/1] (1.82ns)   --->   "%f = add i6 1, %select_ln35_15" [cnn/conv_1.cpp:14]   --->   Operation 166 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 167 [1/2] (22.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_7_0_1" [cnn/conv_1.cpp:26]   --->   Operation 167 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/2] (12.3ns)   --->   "%tmp_7_2 = fmul float %conv_1_weights_2_0_0_2, %input_0_load_6" [cnn/conv_1.cpp:26]   --->   Operation 168 'fmul' 'tmp_7_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/2] (12.3ns)   --->   "%tmp_7_2_1 = fmul float %conv_1_weights_2_1_0_2, %input_0_load_7" [cnn/conv_1.cpp:26]   --->   Operation 169 'fmul' 'tmp_7_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/2] (3.25ns)   --->   "%input_0_load_8 = load float* %input_0_addr_8, align 4" [cnn/conv_1.cpp:26]   --->   Operation 170 'load' 'input_0_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 171 [2/2] (12.3ns)   --->   "%tmp_7_2_2 = fmul float %conv_1_weights_2_2_0_2, %input_0_load_8" [cnn/conv_1.cpp:26]   --->   Operation 171 'fmul' 'tmp_7_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 172 [2/2] (22.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_7_0_2" [cnn/conv_1.cpp:26]   --->   Operation 172 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/2] (12.3ns)   --->   "%tmp_7_2_2 = fmul float %conv_1_weights_2_2_0_2, %input_0_load_8" [cnn/conv_1.cpp:26]   --->   Operation 173 'fmul' 'tmp_7_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 174 [1/2] (22.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_7_0_2" [cnn/conv_1.cpp:26]   --->   Operation 174 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 175 [2/2] (22.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_7_1" [cnn/conv_1.cpp:26]   --->   Operation 175 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 176 [1/2] (22.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_7_1" [cnn/conv_1.cpp:26]   --->   Operation 176 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 22.5>
ST_12 : Operation 177 [2/2] (22.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_7_1_1" [cnn/conv_1.cpp:26]   --->   Operation 177 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 178 [1/2] (22.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_7_1_1" [cnn/conv_1.cpp:26]   --->   Operation 178 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 22.5>
ST_14 : Operation 179 [2/2] (22.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_7_1_2" [cnn/conv_1.cpp:26]   --->   Operation 179 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 180 [1/2] (22.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_7_1_2" [cnn/conv_1.cpp:26]   --->   Operation 180 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 22.5>
ST_16 : Operation 181 [2/2] (22.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_7_2" [cnn/conv_1.cpp:26]   --->   Operation 181 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 182 [1/2] (22.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_7_2" [cnn/conv_1.cpp:26]   --->   Operation 182 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:31]   --->   Operation 183 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 184 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 184 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 18 <SV = 17> <Delay = 22.5>
ST_18 : Operation 185 [2/2] (22.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_7_2_1" [cnn/conv_1.cpp:26]   --->   Operation 185 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 186 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 187 [1/2] (22.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_7_2_1" [cnn/conv_1.cpp:26]   --->   Operation 187 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 22.5>
ST_20 : Operation 188 [2/2] (22.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_7_2_2" [cnn/conv_1.cpp:26]   --->   Operation 188 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 189 [1/2] (22.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_7_2_2" [cnn/conv_1.cpp:26]   --->   Operation 189 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 22.5>
ST_22 : Operation 190 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:31]   --->   Operation 190 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 33.5>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 191 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632)"   --->   Operation 192 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_10 to i10" [cnn/conv_1.cpp:35]   --->   Operation 193 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (3.36ns) (grouped into DSP with root node add_ln35_6)   --->   "%mul_ln35 = mul i10 26, %zext_ln35" [cnn/conv_1.cpp:35]   --->   Operation 194 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 195 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i5 %select_ln35_16 to i10" [cnn/conv_1.cpp:35]   --->   Operation 196 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35_6 = add i10 %mul_ln35, %zext_ln35_14" [cnn/conv_1.cpp:35]   --->   Operation 197 'add' 'add_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_14 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35_6, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 198 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln26_110 = zext i15 %tmp_14 to i16" [cnn/conv_1.cpp:26]   --->   Operation 199 'zext' 'zext_ln26_110' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str231) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 200 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str231)" [cnn/conv_1.cpp:15]   --->   Operation 201 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str332) nounwind" [cnn/conv_1.cpp:16]   --->   Operation 202 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i6 %select_ln35_15 to i16" [cnn/conv_1.cpp:35]   --->   Operation 203 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (1.94ns)   --->   "%add_ln35_7 = add i16 %zext_ln26_110, %zext_ln35_18" [cnn/conv_1.cpp:35]   --->   Operation 204 'add' 'add_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i16 %add_ln35_7 to i64" [cnn/conv_1.cpp:35]   --->   Operation 205 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_19" [cnn/conv_1.cpp:35]   --->   Operation 206 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 207 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:31]   --->   Operation 207 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [cnn/conv_1.cpp:34]   --->   Operation 208 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [cnn/conv_1.cpp:34]   --->   Operation 209 'partselect' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [cnn/conv_1.cpp:34]   --->   Operation 210 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [cnn/conv_1.cpp:34]   --->   Operation 211 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 212 [1/1] (2.44ns)   --->   "%icmp_ln34_2 = icmp eq i23 %trunc_ln34, 0" [cnn/conv_1.cpp:34]   --->   Operation 212 'icmp' 'icmp_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%or_ln34 = or i1 %icmp_ln34_2, %icmp_ln34" [cnn/conv_1.cpp:34]   --->   Operation 213 'or' 'or_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 214 [1/1] (6.78ns)   --->   "%tmp_s = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:34]   --->   Operation 214 'fcmp' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_s" [cnn/conv_1.cpp:34]   --->   Operation 215 'and' 'and_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 216 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_2 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [cnn/conv_1.cpp:34]   --->   Operation 216 'select' 'w_sum_2' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (3.25ns)   --->   "store float %w_sum_2, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:35]   --->   Operation 217 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str231, i32 %tmp_5)" [cnn/conv_1.cpp:39]   --->   Operation 218 'specregionend' 'empty_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 219 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:42]   --->   Operation 220 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten30', cnn/conv_1.cpp:8) with incoming values : ('add_ln8', cnn/conv_1.cpp:8) [15]  (1.77 ns)

 <State 2>: 11ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', cnn/conv_1.cpp:11) with incoming values : ('select_ln11', cnn/conv_1.cpp:11) [17]  (0 ns)
	'icmp' operation ('icmp_ln11', cnn/conv_1.cpp:11) [29]  (1.88 ns)
	'select' operation ('select_ln35', cnn/conv_1.cpp:35) [30]  (1.22 ns)
	'add' operation ('add_ln26_11', cnn/conv_1.cpp:26) [58]  (1.78 ns)
	'select' operation ('select_ln35_16', cnn/conv_1.cpp:35) [62]  (1.22 ns)
	'add' operation ('add_ln26_12', cnn/conv_1.cpp:26) [65]  (1.64 ns)
	'getelementptr' operation ('input_0_addr', cnn/conv_1.cpp:26) [67]  (0 ns)
	'load' operation ('input_0_load', cnn/conv_1.cpp:26) on array 'input_0' [111]  (3.25 ns)

 <State 3>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_0_0_2', cnn/conv_1.cpp:26) on array 'conv_1_weights_0_0_0' [110]  (3.25 ns)
	'fmul' operation ('tmp_7', cnn/conv_1.cpp:26) [112]  (12.4 ns)

 <State 4>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cnn/conv_1.cpp:26) [112]  (12.4 ns)
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:26) [113]  (22.6 ns)

 <State 5>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:26) [113]  (22.6 ns)

 <State 6>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:26) [118]  (22.6 ns)

 <State 7>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:26) [118]  (22.6 ns)

 <State 8>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:26) [123]  (22.6 ns)

 <State 9>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:26) [123]  (22.6 ns)

 <State 10>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1', cnn/conv_1.cpp:26) [128]  (22.6 ns)

 <State 11>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1', cnn/conv_1.cpp:26) [128]  (22.6 ns)

 <State 12>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_1', cnn/conv_1.cpp:26) [133]  (22.6 ns)

 <State 13>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_1', cnn/conv_1.cpp:26) [133]  (22.6 ns)

 <State 14>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_2', cnn/conv_1.cpp:26) [138]  (22.6 ns)

 <State 15>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_2', cnn/conv_1.cpp:26) [138]  (22.6 ns)

 <State 16>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2', cnn/conv_1.cpp:26) [143]  (22.6 ns)

 <State 17>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2', cnn/conv_1.cpp:26) [143]  (22.6 ns)

 <State 18>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_1', cnn/conv_1.cpp:26) [148]  (22.6 ns)

 <State 19>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_1', cnn/conv_1.cpp:26) [148]  (22.6 ns)

 <State 20>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_2', cnn/conv_1.cpp:26) [153]  (22.6 ns)

 <State 21>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_2', cnn/conv_1.cpp:26) [153]  (22.6 ns)

 <State 22>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:31) [156]  (22.6 ns)

 <State 23>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:31) [156]  (22.6 ns)
	'fcmp' operation ('tmp_s', cnn/conv_1.cpp:34) [163]  (6.79 ns)
	'and' operation ('and_ln34', cnn/conv_1.cpp:34) [164]  (0 ns)
	'select' operation ('w_sum', cnn/conv_1.cpp:34) [165]  (0.978 ns)
	'store' operation ('store_ln35', cnn/conv_1.cpp:35) of variable 'w_sum', cnn/conv_1.cpp:34 on array 'conv_out' [166]  (3.25 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
