$date
	Thu Mar 10 19:48:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module inverter_tb $end
$var wire 1 ! z $end
$var reg 1 " a $end
$scope module u1 $end
$var wire 1 " a $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#10
0!
1"
#20
1!
0"
#30
0!
1"
#40
1!
0"
#50
0!
1"
#60
1!
0"
#70
0!
1"
#80
1!
0"
#90
0!
1"
#100
1!
0"
