[{"DBLP title": "Compact modeling of carbon nanotube transistor for early stage process-design exploration.", "DBLP authors": ["Asha Balijepalli", "Saurabh Sinha", "Yu Cao"], "year": 2007, "MAG papers": [{"PaperId": 2166852565, "PaperTitle": "compact modeling of carbon nanotube transistor for early stage process design exploration", "Year": 2007, "CitationCount": 67, "EstimatedCitation": 100, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "A floating-body dynamic supply boosting technique for low-voltage sram in nanoscale PD/SOI CMOS technologies.", "DBLP authors": ["Rajiv V. Joshi", "Rouwaida Kanj", "Keunwoo Kim", "Richard Q. Williams", "Ching-Te Chuang"], "year": 2007, "MAG papers": [{"PaperId": 2025950938, "PaperTitle": "a floating body dynamic supply boosting technique for low voltage sram in nanoscale pd soi cmos technologies", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Low power FPGA design using hybrid CMOS-NEMS approach.", "DBLP authors": ["Yu Zhou", "Shijo Thekkel", "Swarup Bhunia"], "year": 2007, "MAG papers": [{"PaperId": 2115885181, "PaperTitle": "low power fpga design using hybrid cmos nems approach", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"case western reserve university": 3.0}}], "source": "ES"}, {"DBLP title": "Design and analysis of Thin-BOX FD/SOI devices for low-power and stable SRAM in sub-50nm technologies.", "DBLP authors": ["Saibal Mukhopadhyay", "Keunwoo Kim", "Ching-Te Chuang"], "year": 2007, "MAG papers": [{"PaperId": 2114819139, "PaperTitle": "design and analysis of thin box fd soi devices for low power and stable sram in sub 50nm technologies", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Clocking structures and power analysis for nanomagnet-based logic devices.", "DBLP authors": ["Michael T. Niemier", "M. Alam", "Xiaobo Sharon Hu", "Gary H. Bernstein", "Wolfgang Porod", "M. Putney", "J. DeAngelis"], "year": 2007, "MAG papers": [{"PaperId": 1983449030, "PaperTitle": "clocking structures and power analysis for nanomagnet based logic devices", "Year": 2007, "CitationCount": 94, "EstimatedCitation": 143, "Affiliations": {"university of notre dame": 7.0}}], "source": "ES"}, {"DBLP title": "Energy efficient near-threshold chip multi-processing.", "DBLP authors": ["Bo Zhai", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge", "Dennis Sylvester"], "year": 2007, "MAG papers": [{"PaperId": 2097840688, "PaperTitle": "energy efficient near threshold chip multi processing", "Year": 2007, "CitationCount": 80, "EstimatedCitation": 129, "Affiliations": {"university of michigan": 5.0}}], "source": "ES"}, {"DBLP title": "Analysis of dynamic voltage/frequency scaling in chip-multiprocessors.", "DBLP authors": ["Sebastian Herbert", "Diana Marculescu"], "year": 2007, "MAG papers": [{"PaperId": 2081379617, "PaperTitle": "analysis of dynamic voltage frequency scaling in chip multiprocessors", "Year": 2007, "CitationCount": 298, "EstimatedCitation": 458, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluating design tradeoffs in on-chip power management for CMPs.", "DBLP authors": ["Joseph J. Sharkey", "Alper Buyuktosunoglu", "Pradip Bose"], "year": 2007, "MAG papers": [{"PaperId": 2100552415, "PaperTitle": "evaluating design tradeoffs in on chip power management for cmps", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 53, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors.", "DBLP authors": ["Keith A. Bowman", "Alaa R. Alameldeen", "Srikanth T. Srinivasan", "Chris Wilkerson"], "year": 2007, "MAG papers": [{"PaperId": 2170509664, "PaperTitle": "impact of die to die and within die parameter variations on the throughput distribution of multi core processors", "Year": 2007, "CitationCount": 61, "EstimatedCitation": 82, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches.", "DBLP authors": ["Sungjune Youn", "Hyunhee Kim", "Jihong Kim"], "year": 2007, "MAG papers": [{"PaperId": 2144673853, "PaperTitle": "a reusability aware cache memory sharing technique for high performance low power cmps with private l2 caches", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"seoul national university": 2.0, "lg electronics": 1.0}}], "source": "ES"}, {"DBLP title": "Dual signal frequencies and voltage levels for low power and temperature-gradient tolerant clock distribution.", "DBLP authors": ["Sherif A. Tawfik", "Volkan Kursun"], "year": 2007, "MAG papers": [{"PaperId": 2103643733, "PaperTitle": "dual signal frequencies and voltage levels for low power and temperature gradient tolerant clock distribution", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "A robust edge encoding technique for energy-efficient multi-cycle interconnect.", "DBLP authors": ["Jae-sun Seo", "Dennis Sylvester", "David T. Blaauw", "Himanshu Kaul", "Ram Krishnamurthy"], "year": 2007, "MAG papers": [{"PaperId": 2138777513, "PaperTitle": "a robust edge encoding technique for energy efficient multi cycle interconnect", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of michigan": 3.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Low-power process-variation tolerant arithmetic units using input-based elastic clocking.", "DBLP authors": ["Debabrata Mohapatra", "Georgios Karakonstantis", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2038840127, "PaperTitle": "low power process variation tolerant arithmetic units using input based elastic clocking", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 62, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Sleep transistor sizing and control for resonant supply noise damping.", "DBLP authors": ["Jie Gu", "Hanyong Eom", "Chris H. Kim"], "year": 2007, "MAG papers": [{"PaperId": 2147641709, "PaperTitle": "sleep transistor sizing and control for resonant supply noise damping", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware methodology for repeater insertion in low-power VLSI circuits.", "DBLP authors": ["Ja Chun Ku", "Yehea I. Ismail"], "year": 2007, "MAG papers": [{"PaperId": 2145497009, "PaperTitle": "thermal aware methodology for repeater insertion in low power vlsi circuits", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"northwestern university": 2.0}}, {"PaperId": 2074179528, "PaperTitle": "thermal aware methodology for repeater insertion in low power vlsi circuits", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "Post-placement leakage optimization for partially dynamically reconfigurable FPGAs.", "DBLP authors": ["Chi-Feng Li", "Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "year": 2007, "MAG papers": [{"PaperId": 2139094901, "PaperTitle": "post placement leakage optimization for partially dynamically reconfigurable fpgas", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Power optimal MTCMOS repeater insertion for global buses.", "DBLP authors": ["Hanif Fatemi", "Behnam Amelifard", "Massoud Pedram"], "year": 2007, "MAG papers": [{"PaperId": 2152509871, "PaperTitle": "power optimal mtcmos repeater insertion for global buses", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Timing-driven row-based power gating.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Antonio Pullini", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2007, "MAG papers": [{"PaperId": 2154095011, "PaperTitle": "timing driven row based power gating", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"polytechnic university of turin": 5.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "Detailed placement for leakage reduction using systematic through-pitch variation.", "DBLP authors": ["Andrew B. Kahng", "Swamy Muddu", "Puneet Sharma"], "year": 2007, "MAG papers": [{"PaperId": 2156002581, "PaperTitle": "detailed placement for leakage reduction using systematic through pitch variation", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Early power grid verification under circuit current uncertainties.", "DBLP authors": ["Imad A. Ferzli", "Farid N. Najm", "Lars Kruse"], "year": 2007, "MAG papers": [{"PaperId": 2116722195, "PaperTitle": "early power grid verification under circuit current uncertainties", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"magma design automation": 1.0, "university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Towards a software approach to mitigate voltage emergencies.", "DBLP authors": ["Meeta Sharma Gupta", "Krishna K. Rangan", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "year": 2007, "MAG papers": [{"PaperId": 1972489788, "PaperTitle": "towards a software approach to mitigate voltage emergencies", "Year": 2007, "CitationCount": 43, "EstimatedCitation": 69, "Affiliations": {"harvard university": 5.0}}], "source": "ES"}, {"DBLP title": "Improving disk reuse for reducing power consumption.", "DBLP authors": ["Mahmut T. Kandemir", "Seung Woo Son", "Mustafa Karak\u00f6y"], "year": 2007, "MAG papers": [{"PaperId": 2164363422, "PaperTitle": "improving disk reuse for reducing power consumption", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"pennsylvania state university": 2.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "PVS: passive voltage scaling for wireless sensor networks.", "DBLP authors": ["Youngjin Cho", "Younghyun Kim", "Naehyuck Chang"], "year": 2007, "MAG papers": [{"PaperId": 2122024303, "PaperTitle": "pvs passive voltage scaling for wireless sensor networks", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "A programming environment with runtime energy characterization for energy-aware applications.", "DBLP authors": ["Changjiu Xian", "Yung-Hsiang Lu", "Zhiyuan Li"], "year": 2007, "MAG papers": [{"PaperId": 2132926471, "PaperTitle": "a programming environment with runtime energy characterization for energy aware applications", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "A process variation aware low power synthesis methodology for fixed-point FIR filters.", "DBLP authors": ["Nilanjan Banerjee", "Jung Hwan Choi", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2098141116, "PaperTitle": "a process variation aware low power synthesis methodology for fixed point fir filters", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Voltage- and ABB-island optimization in high level synthesis.", "DBLP authors": ["Domenik Helms", "Olaf Meyer", "Marko Hoyer", "Wolfgang Nebel"], "year": 2007, "MAG papers": [{"PaperId": 2166879689, "PaperTitle": "voltage and abb island optimization in high level synthesis", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"offis": 3.0, "university of oldenburg": 1.0}}], "source": "ES"}, {"DBLP title": "Power-optimal RTL arithmetic unit soft-macro selection strategy for leakage-sensitive technologies.", "DBLP authors": ["Simone Medardoni", "Davide Bertozzi", "Enrico Macii"], "year": 2007, "MAG papers": [{"PaperId": 1970825017, "PaperTitle": "power optimal rtl arithmetic unit soft macro selection strategy for leakage sensitive technologies", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of ferrara": 2.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Power signal processing: a new perspective for power analysis and optimization.", "DBLP authors": ["Quming Zhou", "Lin Zhong", "Kartik Mohanram"], "year": 2007, "MAG papers": [{"PaperId": 2024739226, "PaperTitle": "power signal processing a new perspective for power analysis and optimization", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rice university": 3.0}}], "source": "ES"}, {"DBLP title": "A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM.", "DBLP authors": ["Jaydeep P. Kulkarni", "Keejong Kim", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2112776829, "PaperTitle": "a 160 mv fully differential robust schmitt trigger based sub threshold sram", "Year": 2007, "CitationCount": 67, "EstimatedCitation": 94, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "A low-power SRAM using bit-line charge-recycling technique.", "DBLP authors": ["Keejong Kim", "Hamid Mahmoodi", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2143996117, "PaperTitle": "a low power sram using bit line charge recycling technique", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"purdue university": 2.0, "san francisco state university": 1.0}}], "source": "ES"}, {"DBLP title": "Minimizing power dissipation during write operation to register files.", "DBLP authors": ["Kimish Patel", "Wonbok Lee", "Massoud Pedram"], "year": 2007, "MAG papers": [{"PaperId": 2007758425, "PaperTitle": "minimizing power dissipation during write operation to register files", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "An on-chip NBTI sensor for measuring PMOS threshold voltage degradation.", "DBLP authors": ["John Keane", "Tony Tae-Hyoung Kim", "Chris H. Kim"], "year": 2007, "MAG papers": [{"PaperId": 2164047446, "PaperTitle": "an on chip nbti sensor for measuring pmos threshold voltage degradation", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 172, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI.", "DBLP authors": ["Yiran Chen", "Hai Li", "Jing Li", "Cheng-Kok Koh"], "year": 2007, "MAG papers": [{"PaperId": 2163997673, "PaperTitle": "variable latency adder vl adder new arithmetic circuit design practice to overcome nbti", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"seagate technology": 2.0, "purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Throughput of multi-core processors under thermal constraints.", "DBLP authors": ["Ravishankar Rao", "Sarma B. K. Vrudhula", "Chaitali Chakrabarti"], "year": 2007, "MAG papers": [{"PaperId": 2146159705, "PaperTitle": "throughput of multi core processors under thermal constraints", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 57, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic voltage frequency scaling for multi-tasking systems using online learning.", "DBLP authors": ["Gaurav Dhiman", "Tajana Simunic Rosing"], "year": 2007, "MAG papers": [{"PaperId": 2161036704, "PaperTitle": "dynamic voltage frequency scaling for multi tasking systems using online learning", "Year": 2007, "CitationCount": 121, "EstimatedCitation": 195, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware task scheduling at the system software level.", "DBLP authors": ["Jeonghwan Choi", "Chen-Yong Cher", "Hubertus Franke", "Hendrik F. Hamann", "Alan J. Weger", "Pradip Bose"], "year": 2007, "MAG papers": [{"PaperId": 2123853086, "PaperTitle": "thermal aware task scheduling at the system software level", "Year": 2007, "CitationCount": 164, "EstimatedCitation": 235, "Affiliations": {"ibm": 6.0}}], "source": "ES"}, {"DBLP title": "Thermal response to DVFS: analysis with an Intel Pentium M.", "DBLP authors": ["Heather Hanson", "Stephen W. Keckler", "Soraya Ghiasi", "Karthick Rajamani", "Freeman L. Rawson III", "Juan Rubio"], "year": 2007, "MAG papers": [{"PaperId": 2018914898, "PaperTitle": "thermal response to dvfs analysis with an intel pentium m", "Year": 2007, "CitationCount": 69, "EstimatedCitation": 109, "Affiliations": {"ibm": 4.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules.", "DBLP authors": ["Sushu Zhang", "Karam S. Chatha", "Goran Konjevod"], "year": 2007, "MAG papers": [{"PaperId": 2122586531, "PaperTitle": "approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Low power soft-output signal detector design for wireless MIMO communication systems.", "DBLP authors": ["Sizhong Chen", "Tong Zhang"], "year": 2007, "MAG papers": [{"PaperId": 2124400234, "PaperTitle": "low power soft output signal detector design for wireless mimo communication systems", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 52, "Affiliations": {"rensselaer polytechnic institute": 2.0}}], "source": "ES"}, {"DBLP title": "A low power multimedia SoC with fully programmable 3D graphics and MPEG4/H.264/JPEG for mobile devices.", "DBLP authors": ["Jeong-Ho Woo", "Ju-Ho Sohn", "Hyejung Kim", "Jongcheol Jeong", "Euljoo Jeong", "Suk Joong Lee", "Hoi-Jun Yoo"], "year": 2007, "MAG papers": [{"PaperId": 2169831445, "PaperTitle": "a low power multimedia soc with fully programmable 3d graphics and mpeg4 h 264 jpeg for mobile devices", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "An architecture for energy efficient sphere decoding.", "DBLP authors": ["Ravi Jenkal", "W. Rhett Davis"], "year": 2007, "MAG papers": [{"PaperId": 2156197950, "PaperTitle": "an architecture for energy efficient sphere decoding", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "On the selection of arithmetic unit structure in voltage overscaled soft digital signal processing.", "DBLP authors": ["Yang Liu", "Tong Zhang"], "year": 2007, "MAG papers": [{"PaperId": 2166979694, "PaperTitle": "on the selection of arithmetic unit structure in voltage overscaled soft digital signal processing", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"rensselaer polytechnic institute": 2.0}}], "source": "ES"}, {"DBLP title": "Low-power H.264/AVC baseline decoder for portable applications.", "DBLP authors": ["Ke Xu", "Chiu-sing Choy"], "year": 2007, "MAG papers": [{"PaperId": 2144992547, "PaperTitle": "low power h 264 avc baseline decoder for portable applications", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "A 0.4-V UWB baseband processor.", "DBLP authors": ["Vivienne Sze", "Anantha P. Chandrakasan"], "year": 2007, "MAG papers": [{"PaperId": 2106050980, "PaperTitle": "a 0 4 v uwb baseband processor", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Resource area dilation to reduce power density in throughput servers.", "DBLP authors": ["Michael D. Powell", "T. N. Vijaykumar"], "year": 2007, "MAG papers": [{"PaperId": 2169816067, "PaperTitle": "resource area dilation to reduce power density in throughput servers", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"purdue university": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Locality-driven architectural cache sub-banking for leakage energy reduction.", "DBLP authors": ["Olga Golubeva", "Mirko Loghi", "Enrico Macii", "Massimo Poncino"], "year": 2007, "MAG papers": [{"PaperId": 2157742367, "PaperTitle": "locality driven architectural cache sub banking for leakage energy reduction", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "A multi-model power estimation engine for accuracy optimization.", "DBLP authors": ["Felipe Klein", "Guido Araujo", "Rodolfo Azevedo", "Roberto Leao", "Luiz C. V. dos Santos"], "year": 2007, "MAG papers": [{"PaperId": 2114012612, "PaperTitle": "a multi model power estimation engine for accuracy optimization", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"state university of campinas": 3.0, "universidade federal de santa catarina": 2.0}}], "source": "ES"}, {"DBLP title": "A fast-transient over-sampled delta-sigma adaptive DC-DC converter for power-efficient noise-sensitive devices.", "DBLP authors": ["Minkyu Song", "Dongsheng Ma"], "year": 2007, "MAG papers": [{"PaperId": 2134438391, "PaperTitle": "a fast transient over sampled delta sigma adaptive dc dc converter for power efficient noise sensitive devices", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "High-efficiency synchronous dual-output switched-capacitor dc-dc converter with digital state machine control.", "DBLP authors": ["Han Shiming", "Wu Xiaobo", "Liu Yang"], "year": 2007, "MAG papers": [{"PaperId": 2163948244, "PaperTitle": "high efficiency synchronous dual output switched capacitor dc dc converter with digital state machine control", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"zhejiang university": 2.0, "analog devices": 1.0}}], "source": "ES"}, {"DBLP title": "A micro power management system and maximum output power control for solar energy harvesting applications.", "DBLP authors": ["Hui Shao", "Chi-Ying Tsui", "Wing-Hung Ki"], "year": 2007, "MAG papers": [{"PaperId": 2160259703, "PaperTitle": "a micro power management system and maximum output power control for solar energy harvesting applications", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 60, "Affiliations": {"hong kong university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Advanced thermal sensing circuit and test techniques used in a high performance 65nm processor.", "DBLP authors": ["David E. Duarte", "Greg Taylor", "Keng L. Wong", "Usman Mughal", "George L. Geannopoulos"], "year": 2007, "MAG papers": [{"PaperId": 2129021068, "PaperTitle": "advanced thermal sensing circuit and test techniques used in a high performance 65nm processor", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "Single inductor, multiple input, multiple output (SIMIMO) power mixer-charger-supply system.", "DBLP authors": ["Min Chen", "Gabriel A. Rinc\u00f3n-Mora"], "year": 2007, "MAG papers": [{"PaperId": 2164253029, "PaperTitle": "single inductor multiple input multiple output simimo power mixer charger supply system", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Vibration energy scavenging and management for ultra low power applications.", "DBLP authors": ["Chao Lu", "Chi-Ying Tsui", "Wing-Hung Ki"], "year": 2007, "MAG papers": [{"PaperId": 2147956986, "PaperTitle": "vibration energy scavenging and management for ultra low power applications", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"hong kong university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Energy management of DVS-DPM enabled embedded systems powered by fuel cell-battery hybrid source.", "DBLP authors": ["Jianli Zhuo", "Chaitali Chakrabarti", "Naehyuck Chang"], "year": 2007, "MAG papers": [{"PaperId": 2118550347, "PaperTitle": "energy management of dvs dpm enabled embedded systems powered by fuel cell battery hybrid source", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"arizona state university": 2.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "Design of an efficient power delivery network in an soc to enable dynamic power management.", "DBLP authors": ["Behnam Amelifard", "Massoud Pedram"], "year": 2007, "MAG papers": [{"PaperId": 2147181601, "PaperTitle": "design of an efficient power delivery network in an soc to enable dynamic power management", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient and performance-enhanced disks using flash-memory cache.", "DBLP authors": ["Jen-Wei Hsieh", "Tei-Wei Kuo", "Po-Liang Wu", "Yu-Chung Huang"], "year": 2007, "MAG papers": [{"PaperId": 2145153261, "PaperTitle": "energy efficient and performance enhanced disks using flash memory cache", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"national taiwan university": 2.0, "national chiayi university": 1.0}}], "source": "ES"}, {"DBLP title": "SAPP: scalable and adaptable peak power management in nocs.", "DBLP authors": ["Praveen Bhojwani", "Jason D. Lee", "Rabi N. Mahapatra"], "year": 2007, "MAG papers": [{"PaperId": 2142477472, "PaperTitle": "sapp scalable and adaptable peak power management in nocs", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "A 65-nm pulsed latch with a single clocked transistor.", "DBLP authors": ["Martin Saint-Laurent", "Baker Mohammad", "Paul Bassett"], "year": 2007, "MAG papers": [{"PaperId": 2118305080, "PaperTitle": "a 65 nm pulsed latch with a single clocked transistor", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"qualcomm": 3.0}}], "source": "ES"}, {"DBLP title": "A methodology for analysis and verification of power gated circuits with correlated results.", "DBLP authors": ["Aveek Sarkar", "Shen Lin", "Kai Wang"], "year": 2007, "MAG papers": [{"PaperId": 2106362185, "PaperTitle": "a methodology for analysis and verification of power gated circuits with correlated results", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"apache corporation": 3.0}}], "source": "ES"}, {"DBLP title": "Vt balancing and device sizing towards high yield of sub-threshold static logic gates.", "DBLP authors": ["Yu Pu", "Jos\u00e9 de Jesus Pineda de Gyvez", "Henk Corporaal", "Yajun Ha"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Power-efficient LDPC code decoder architecture.", "DBLP authors": ["Kazunori Shimizu", "Nozomu Togawa", "Takeshi Ikenaga", "Satoshi Goto"], "year": 2007, "MAG papers": [{"PaperId": 2157178583, "PaperTitle": "power efficient ldpc code decoder architecture", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"waseda university": 4.0}}], "source": "ES"}, {"DBLP title": "A low-power CSCD asynchronous viterbi decoder for wireless applications.", "DBLP authors": ["Mohamed Kawokgy", "C. Andre T. Salama"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Reducing cache energy consumption by tag encoding in embedded processors.", "DBLP authors": ["Mingming Zhang", "Xiaotao Chang", "Ge Zhang"], "year": 2007, "MAG papers": [{"PaperId": 2003874395, "PaperTitle": "reducing cache energy consumption by tag encoding in embedded processors", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "On reducing energy-consumption by late-inserting instructions into the issue queue.", "DBLP authors": ["Enric Morancho", "Jos\u00e9 Mar\u00eda Llaber\u00eda", "\u00c0ngel Oliv\u00e9"], "year": 2007, "MAG papers": [{"PaperId": 2153622871, "PaperTitle": "on reducing energy consumption by late inserting instructions into the issue queue", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Power-aware operand delivery.", "DBLP authors": ["Erika Gunadi", "Mikko H. Lipasti"], "year": 2007, "MAG papers": [{"PaperId": 1997368683, "PaperTitle": "power aware operand delivery", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "On the latency, energy and area of checkpointed, superscalar register alias tables.", "DBLP authors": ["Elham Safi", "Patrick Akl", "Andreas Moshovos", "Andreas G. Veneris", "Aggeliki Arapoyanni"], "year": 2007, "MAG papers": [{"PaperId": 2148741484, "PaperTitle": "on the latency energy and area of checkpointed superscalar register alias tables", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of toronto": 4.0, "national and kapodistrian university of athens": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive analog biasing: a robustness-enhanced low-power technique for analog baseband design.", "DBLP authors": ["Zhenhua Wang"], "year": 2007, "MAG papers": [{"PaperId": 2117373653, "PaperTitle": "adaptive analog biasing a robustness enhanced low power technique for analog baseband design", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Slope interconnect effort: gate-interconnect interdependentdelay model for CMOS logic gates.", "DBLP authors": ["Myeong-Eun Hwang", "Seong-Ook Jung", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2077657945, "PaperTitle": "slope interconnect effort gate interconnect interdependentdelay model for cmos logic gates", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 2.0, "yonsei university": 1.0}}], "source": "ES"}, {"DBLP title": "Electromigration and voltage drop aware power grid optimization for power gated ICs.", "DBLP authors": ["Aida Todri", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "year": 2007, "MAG papers": [{"PaperId": 2133342289, "PaperTitle": "electromigration and voltage drop aware power grid optimization for power gated ics", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california santa barbara": 2.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing display power in DVS-enabled handheld systems.", "DBLP authors": ["Jung-Hi Min", "Hojung Cha"], "year": 2007, "MAG papers": [{"PaperId": 2131675049, "PaperTitle": "reducing display power in dvs enabled handheld systems", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"yonsei university": 2.0}}], "source": "ES"}, {"DBLP title": "Multicasting based topology generation and core mapping for a power efficient networks-on-chip.", "DBLP authors": ["Balasubramanian Sethuraman", "Ranga Vemuri"], "year": 2007, "MAG papers": [{"PaperId": 2116607905, "PaperTitle": "multicasting based topology generation and core mapping for a power efficient networks on chip", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of cincinnati": 2.0}}], "source": "ES"}, {"DBLP title": "Phase-aware adaptive hardware selection for power-efficient scientific computations.", "DBLP authors": ["Konrad Malkowski", "Padma Raghavan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "year": 2007, "MAG papers": [{"PaperId": 2155945196, "PaperTitle": "phase aware adaptive hardware selection for power efficient scientific computations", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "Signoff power methodology for contactless smartcards.", "DBLP authors": ["Julien Mercier", "Christian Dufaza", "Mathieu Lisart"], "year": 2007, "MAG papers": [{"PaperId": 2113875424, "PaperTitle": "signoff power methodology for contactless smartcards", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "An ilp based approach to reducing energy consumption in nocbased CMPS.", "DBLP authors": ["Ozcan Ozturk", "Mahmut T. Kandemir", "Seung Woo Son"], "year": 2007, "MAG papers": [{"PaperId": 2143236150, "PaperTitle": "an ilp based approach to reducing energy consumption in nocbased cmps", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}]