route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_0"
    port: "CLK"
  }
  delay: 1606
  delay_min: 1070
  delay_max: 1606
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_1"
    port: "CLK"
  }
  delay: 1626
  delay_min: 1085
  delay_max: 1626
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_9"
    port: "CLK"
  }
  delay: 1692
  delay_min: 1128
  delay_max: 1692
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_8"
    port: "CLK"
  }
  delay: 1692
  delay_min: 1128
  delay_max: 1692
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_7"
    port: "CLK"
  }
  delay: 1692
  delay_min: 1128
  delay_max: 1692
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_6"
    port: "CLK"
  }
  delay: 1692
  delay_min: 1128
  delay_max: 1692
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_5"
    port: "CLK"
  }
  delay: 1692
  delay_min: 1128
  delay_max: 1692
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_4"
    port: "CLK"
  }
  delay: 1692
  delay_min: 1128
  delay_max: 1692
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_3"
    port: "CLK"
  }
  delay: 1692
  delay_min: 1128
  delay_max: 1692
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_2"
    port: "CLK"
  }
  delay: 1692
  delay_min: 1128
  delay_max: 1692
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_17"
    port: "CLK"
  }
  delay: 1723
  delay_min: 1149
  delay_max: 1723
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_16"
    port: "CLK"
  }
  delay: 1723
  delay_min: 1149
  delay_max: 1723
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_15"
    port: "CLK"
  }
  delay: 1723
  delay_min: 1149
  delay_max: 1723
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_14"
    port: "CLK"
  }
  delay: 1723
  delay_min: 1149
  delay_max: 1723
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_13"
    port: "CLK"
  }
  delay: 1723
  delay_min: 1149
  delay_max: 1723
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_12"
    port: "CLK"
  }
  delay: 1723
  delay_min: 1149
  delay_max: 1723
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_11"
    port: "CLK"
  }
  delay: 1723
  delay_min: 1149
  delay_max: 1723
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_10"
    port: "CLK"
  }
  delay: 1723
  delay_min: 1149
  delay_max: 1723
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_18"
    port: "CLK"
  }
  delay: 1723
  delay_min: 1149
  delay_max: 1723
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_19"
    port: "CLK"
  }
  delay: 1656
  delay_min: 1103
  delay_max: 1656
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_20"
    port: "CLK"
  }
  delay: 1707
  delay_min: 1138
  delay_max: 1707
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_21"
    port: "CLK"
  }
  delay: 1631
  delay_min: 1088
  delay_max: 1631
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_22"
    port: "CLK"
  }
  delay: 1644
  delay_min: 1097
  delay_max: 1644
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_23"
    port: "CLK"
  }
  delay: 1611
  delay_min: 1075
  delay_max: 1611
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_24"
    port: "CLK"
  }
  delay: 1646
  delay_min: 1098
  delay_max: 1646
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_25"
    port: "CLK"
  }
  delay: 1592
  delay_min: 1060
  delay_max: 1592
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_28"
    port: "CLK"
  }
  delay: -835
  delay_min: -89
  delay_max: -835
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "iBCLK~CLKOUT~333~334"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_27"
    port: "CLK"
  }
  delay: 414
  delay_min: 275
  delay_max: 414
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "iBCLK~CLKOUT~333~335"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_26"
    port: "CLK"
  }
  delay: 414
  delay_min: 275
  delay_max: 414
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "iBCLK~CLKOUT~333~336"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_30"
    port: "CLK"
  }
  delay: -263
  delay_min: 140
  delay_max: -263
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "iBCLK~CLKOUT~333~337"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_29"
    port: "CLK"
  }
  delay: -263
  delay_min: 140
  delay_max: -263
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_0"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_ERR_SOT_HS_LAN0"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_1"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_ACTIVE_HS_LAN0"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_10"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_11"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_12"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_13"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_14"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_15"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_16"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_17"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_18"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_19"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_2"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_20"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_SYNC_HS_LAN0"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_21"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_SYNC_HS_LAN1"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_22"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_VALID_HS_LAN0"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_23"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_VALID_HS_LAN1"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_24"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_STOPSTATE_LAN0"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_25"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_STOPSTATE_LAN1"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_26"
    port: "Q"
  }
  sink {
    cell: "iAdv7511Scl"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_27"
    port: "Q"
  }
  sink {
    cell: "iAdv7511Sda"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_3"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_4"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_5"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_6"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_7"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_8"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_9"
    port: "Q"
  }
  sink {
    cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "MipiDphyRx1_RST0_N"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_28"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "oAdv7511SclOe"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_29"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "oAdv7511SdaOe"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_30"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
