<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 1.7.00.05.28.13 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  pracpractice
Project Path         :  W:\My Documents\ECE 270\LabPrac
Project Fitted on    :  Sun Apr 21 15:14:17 2019

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  Pure_Verilog_HDL


<font color=green size=4><span class=blink><strong><B>Project 'pracpractice' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.02 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                12
Total Logic Functions           77
  Total Output Pins             58
  Total Bidir I/O Pins          0
  Total Buried Nodes            19
Total Flip-Flops                35
  Total D Flip-Flops            35
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             254

Total Reserved Pins             0
Total Locked Pins               70
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             3
Total Unique Clock Enables      2
Total Unique Resets             5
Total Unique Presets            5

Fmax Logic Levels               1


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       68     26    -->    72
Logic Functions                   256       77    179    -->    30
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      118    458    -->    20
Logical Product Terms            1280      213   1067    -->    16
Occupied GLBs                      16       14      2    -->    87
Macrocells                        256       77    179    -->    30

Control Product Terms:
  GLB Clock/Clock Enables          16       13      3    -->    81
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        2    254    -->     0
  Macrocell Clock Enables         256       23    233    -->     8
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        3    253    -->     1
  Macrocell Presets               256        2    254    -->     0

Global Routing Pool               356       31    325    -->     8
  GRP from IFB                     ..       12     ..    -->    ..
    (from input signals)           ..       12     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       19     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      9     0     9      5/6      0    7      0              9       19        9
  GLB    B     11     0    11      6/6      0    7      3              6       36       12
  GLB    C      0     0     0      0/6      0    0      0             16        0        0
  GLB    D      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    E      2     4     6      4/6      0    2      0             14        5        2
  GLB    F      4     4     8      6/6      0    6      0             10        8        6
  GLB    G      1     4     5      3/6      0    4      0             12        6        4
  GLB    H      8     0     8      6/6      0    7      0              9       14        8
-------------------------------------------------------------------------------------------
  GLB    I      0     4     4      6/6      0    4      0             12       10        4
  GLB    J     11     0    11      0/6      0    1      2             13       21        5
  GLB    K     11     2    13      6/6      0    3      1             12       25        7
  GLB    L      5     5    10      6/6      0    7      0              9       15        8
-------------------------------------------------------------------------------------------
  GLB    M      0     7     7      6/6      0    8      0              8       14        8
  GLB    N      4     7    11      6/6      0    8      0              8       13        8
  GLB    O      0     7     7      3/6      0    5      0             11       11        5
  GLB    P      1     7     8      5/6      0    8      0              8       16        8
-------------------------------------------------------------------------------------------
TOTALS:        67    51   118     68/96     0   77      6            173      213       94

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   1      0         0      0      0      0      0
  GLB    B   1      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   1      0         0      2      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   1      0         0      0      0      0      0
  GLB    H   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         2      0      0      2      2
  GLB    J   1      0         0      0      0      0      0
  GLB    K   1      0         0      1      0      0      0
  GLB    L   1      0         0      4      0      1      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      5      0      0      0
  GLB    N   1      0         0      2      0      0      0
  GLB    O   1      0         0      3      0      0      0
  GLB    P   1      0         0      6      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
</B>----------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |<A href=#14>DIP_4_</A>|
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |<A href=#13>DIP_5_</A>|
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |<A href=#11>DIP_6_</A>|
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |<A href=#7>DIP_7_</A>|
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Output|<A href=#8>o_TOPRED_7_</A>|
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Output|<A href=#22>o_TOPRED_6_</A>|
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Output|<A href=#23>o_TOPRED_5_</A>|
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Output|<A href=#25>o_TOPRED_4_</A>|
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Output|<A href=#26>o_TOPRED_3_</A>|
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Output|<A href=#28>o_TOPRED_2_</A>|
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Output|<A href=#30>o_TOPRED_1_</A>|
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         | Output|<A href=#32>o_TOPRED_0_</A>|
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|<A href=#21>o_DIS4_6_</A>|
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|<A href=#67>o_DIS4_5_</A>|
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|<A href=#68>o_DIS4_4_</A>|
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|<A href=#69>o_DIS4_3_</A>|
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|<A href=#70>o_DIS4_2_</A>|
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|<A href=#71>o_DIS4_1_</A>|
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|<A href=#72>o_DIS4_0_</A>|
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |<A href=#29>i_S1_NC</A>|
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |<A href=#31>i_S1_NO</A>|
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |<A href=#33>i_S2_NC</A>|
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |<A href=#35>i_S2_NO</A>|
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Output|<A href=#6>o_YEL_0_</A>|
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|<A href=#27>o_YEL_1_</A>|
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |<A href=#16>DIP_3_</A>|
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |<A href=#17>DIP_2_</A>|
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |<A href=#19>DIP_1_</A>|
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |<A href=#20>DIP_0_</A>|
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|<A href=#54>o_DIS1_0_</A>|
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|<A href=#53>o_DIS1_1_</A>|
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|<A href=#52>o_DIS1_2_</A>|
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|<A href=#51>o_DIS1_3_</A>|
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|<A href=#50>o_DIS1_4_</A>|
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|<A href=#49>o_DIS1_5_</A>|
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|<A href=#12>o_DIS1_6_</A>|
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|<A href=#60>o_DIS2_0_</A>|
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|<A href=#59>o_DIS2_1_</A>|
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|<A href=#58>o_DIS2_2_</A>|
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|<A href=#57>o_DIS2_3_</A>|
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|<A href=#56>o_DIS2_4_</A>|
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|<A href=#55>o_DIS2_5_</A>|
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|<A href=#15>o_DIS2_6_</A>|
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Output|<A href=#48>o_BOTRED_0_</A>|
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Output|<A href=#47>o_BOTRED_1_</A>|
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Output|<A href=#46>o_BOTRED_2_</A>|
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Output|<A href=#45>o_BOTRED_3_</A>|
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Output|<A href=#44>o_BOTRED_4_</A>|
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Output|<A href=#43>o_BOTRED_5_</A>|
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Output|<A href=#42>o_BOTRED_6_</A>|
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Output|<A href=#10>o_BOTRED_7_</A>|
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|<A href=#66>o_DIS3_0_</A>|
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|<A href=#65>o_DIS3_1_</A>|
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|<A href=#64>o_DIS3_2_</A>|
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|<A href=#63>o_DIS3_3_</A>|
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|<A href=#62>o_DIS3_4_</A>|
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|<A href=#61>o_DIS3_5_</A>|
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|<A href=#18>o_DIS3_6_</A>|
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Output|<A href=#9>o_MIDRED_7_</A>|
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|<A href=#34>o_MIDRED_6_</A>|
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|<A href=#36>o_MIDRED_5_</A>|
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|<A href=#37>o_MIDRED_4_</A>|
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|<A href=#38>o_MIDRED_3_</A>|
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|<A href=#39>o_MIDRED_2_</A>|
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Output|<A href=#40>o_MIDRED_1_</A>|
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         | Output|<A href=#41>o_MIDRED_0_</A>|
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         | Output|<A href=#75>o_JUMBO_0_</A>|
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Output|<A href=#74>o_JUMBO_1_</A>|
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         | Output|<A href=#73>o_JUMBO_2_</A>|
143   |  I_O  |   0  |B12 |    *   |LVCMOS18         | Output|<A href=#24>o_JUMBO_3_</A>|
144   | IN9   |   0  |    |        |                 |       |            |
----------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
</B>--------------------------------------------------
  79   K  I/O   1  -------------N--    Down <A name=20>DIP_0_</A>
  78   K  I/O   2  -------------NO-    Down <A name=19>DIP_1_</A>
  77   K  I/O   2  -------------N-P    Down <A name=17>DIP_2_</A>
  76   K  I/O   2  ------------MN--    Down <A name=16>DIP_3_</A>
  23   E  I/O   1  -------------N--    Down <A name=14>DIP_4_</A>
  24   E  I/O   8  ----EF----KLMNOP    Down <A name=13>DIP_5_</A>
  25   E  I/O   7  ----EF-----LMNOP    Down <A name=11>DIP_6_</A>
  26   E  I/O   8  ----EF----KLMNOP    Down <A name=7>DIP_7_</A>
  58   I  I/O   1  --------I-------    Down <A name=29>i_S1_NC</A>
  59   I  I/O   1  --------I-------    Down <A name=31>i_S1_NO</A>
  60   I  I/O   1  --------I-------    Down <A name=33>i_S2_NC</A>
  61   I  I/O   1  --------I-------    Down <A name=35>i_S2_NO</A>
--------------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>------------------------------------------------------------------------------------
 100   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#48>o_BOTRED_0_</A>
 101   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#47>o_BOTRED_1_</A>
 102   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#46>o_BOTRED_2_</A>
 103   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#45>o_BOTRED_3_</A>
 104   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#44>o_BOTRED_4_</A>
 105   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#43>o_BOTRED_5_</A>
 111   O  1  1   1  1 COM                   ----------------  Fast   Down <A href=#42>o_BOTRED_6_</A>
 112   O  1  1   1  1 COM                   ----------------  Fast   Down <A href=#10>o_BOTRED_7_</A>
  80   K  0  -   0  1 COM                   ----------------  Fast   Down <A href=#54>o_DIS1_0_</A>
  81   K  4  -   3  1 DFF      R *          ----------------  Fast   Down <A href=#53>o_DIS1_1_</A>
  83   L  0  -   0  1 COM                   ----------------  Fast   Down <A href=#52>o_DIS1_2_</A>
  84   L  5  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#51>o_DIS1_3_</A>
  85   L  0  -   0  1 COM                   ----------------  Fast   Down <A href=#50>o_DIS1_4_</A>
  86   L  5  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#49>o_DIS1_5_</A>
  87   L  5  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#12>o_DIS1_6_</A>
  88   L  5  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#60>o_DIS2_0_</A>
  93   M  5  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#59>o_DIS2_1_</A>
  94   M  0  -   0  1 COM                   ----------------  Fast   Down <A href=#58>o_DIS2_2_</A>
  95   M  5  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#57>o_DIS2_3_</A>
  96   M  0  -   0  1 COM                   ----------------  Fast   Down <A href=#56>o_DIS2_4_</A>
  97   M  5  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#55>o_DIS2_5_</A>
  98   M  0  -   1  1 COM                   ----------------  Fast   Down <A href=#15>o_DIS2_6_</A>
 116   O  5  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#66>o_DIS3_0_</A>
 120   P  0  -   0  1 COM                   ----------------  Fast   Down <A href=#65>o_DIS3_1_</A>
 121   P  5  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#64>o_DIS3_2_</A>
 122   P  4  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#63>o_DIS3_3_</A>
 123   P  5  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#62>o_DIS3_4_</A>
 124   P  1  -   1  1 COM                   ----------------  Fast   Down <A href=#61>o_DIS3_5_</A>
 125   P  5  -   2  1 DFF      R *          ----------------  Fast   Down <A href=#18>o_DIS3_6_</A>
  53   H  0  -   1  1 COM                   ----------------  Fast   Down <A href=#72>o_DIS4_0_</A>
  52   H  0  -   1  1 COM                   ----------------  Fast   Down <A href=#71>o_DIS4_1_</A>
  51   H  0  -   1  1 COM                   ----------------  Fast   Down <A href=#70>o_DIS4_2_</A>
  50   H  0  -   1  1 COM                   ----------------  Fast   Down <A href=#69>o_DIS4_3_</A>
  49   H  0  -   1  1 COM                   ----------------  Fast   Down <A href=#68>o_DIS4_4_</A>
  48   H  0  -   1  1 COM                   ----------------  Fast   Down <A href=#67>o_DIS4_5_</A>
  44   G  0  -   1  1 COM                   ----------------  Fast   Down <A href=#21>o_DIS4_6_</A>
 140   B  0  -   1  1 COM                   ----------------  Fast   Down <A href=#75>o_JUMBO_0_</A>
 141   B  0  -   1  1 COM                   ----------------  Fast   Down <A href=#74>o_JUMBO_1_</A>
 142   B  0  -   1  1 COM                   ----------------  Fast   Down <A href=#73>o_JUMBO_2_</A>
 143   B  0  -   1  1 COM                   ----------------  Fast   Down <A href=#24>o_JUMBO_3_</A>
 139   B  0  -   1  1 COM                   ----------------  Fast   Down <A href=#41>o_MIDRED_0_</A>
 138   B  0  -   1  1 COM                   ----------------  Fast   Down <A href=#40>o_MIDRED_1_</A>
 135   A  0  -   1  1 COM                   ----------------  Fast   Down <A href=#39>o_MIDRED_2_</A>
 134   A  0  -   1  1 COM                   ----------------  Fast   Down <A href=#38>o_MIDRED_3_</A>
 133   A  0  -   1  1 COM                   ----------------  Fast   Down <A href=#37>o_MIDRED_4_</A>
 132   A  0  -   1  1 COM                   ----------------  Fast   Down <A href=#36>o_MIDRED_5_</A>
 131   A  0  -   1  1 COM                   ----------------  Fast   Down <A href=#34>o_MIDRED_6_</A>
 130   A  0  -   1  1 COM                   ----------------  Fast   Down <A href=#9>o_MIDRED_7_</A>
  40   G  4  1   2  1 DFF  *   S            ----------------  Fast   Down <A href=#32>o_TOPRED_0_</A>
  39   G  1  -   1  1 COM                   ----------------  Fast   Down <A href=#30>o_TOPRED_1_</A>
  33   F  1  -   1  1 COM                   ----------------  Fast   Down <A href=#28>o_TOPRED_2_</A>
  32   F  1  -   1  1 COM                   ----------------  Fast   Down <A href=#26>o_TOPRED_3_</A>
  31   F  4  1   2  1 COM                   ----------------  Fast   Down <A href=#25>o_TOPRED_4_</A>
  30   F  2  1   1  1 COM                   ----------------  Fast   Down <A href=#23>o_TOPRED_5_</A>
  29   F  2  1   1  1 COM                   ----------------  Fast   Down <A href=#22>o_TOPRED_6_</A>
  28   F  4  1   2  1 COM                   ----------------  Fast   Down <A href=#8>o_TOPRED_7_</A>
  62   I  2  -   2  1 DFF  * * R            ----------------  Fast   Down <A href=#6>o_YEL_0_</A>
  63   I  2  -   2  1 DFF  * * R            ----------------  Fast   Down <A href=#27>o_YEL_1_</A>
------------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
</B>-----------------------------------------------------------------
 6   G  4  1   2  1 DFF    * R       1  -------------N--  <A href=#88>AQ_0_</A>
11   L  7  1   7  2 DFF    * R       2  ------G-------O-  <A href=#89>AQ_1_</A>
11   A  9  1  13  3 DFF    * R       2  -----F---------P  <A href=#90>AQ_2_</A>
 7   J 11  1  21  5 DFF    * R       2  -----F------M---  <A href=#91>AQ_3_</A>
 9   E  4  -   2  1 DFF      R *     1  ---------------P  <A href=#87>DISP_19_</A>
10   I  2  -   3  1 DFF  * * S       12 AB--E-GH-JKLMNOP  <A href=#77>LFTPB_Q</A>
 6   I  2  -   3  1 DFF  * * R       12 AB--E-GH-JKLMNOP  <A href=#76>RGTPB_Q</A>
 3   N  7  1   4  1 DFF      R *     7  AB----GH-JKL----  <A href=#78>X_0_</A>
 5   O  7  1   4  1 DFF      R *     5  AB-------JKL----  <A href=#79>X_1_</A>
 3   P  7  1   4  1 DFF      R *     5  AB-----H-JK-----  <A href=#80>X_2_</A>
 3   M  7  1   4  1 DFF      R *     3  -B-------JK-----  <A href=#81>X_3_</A>
12   N  7  1   3  1 DFF      R *     7  AB----GH-JKL----  <A href=#82>Y_0_</A>
 7   O  7  1   3  1 DFF      R *     5  AB-------JKL----  <A href=#83>Y_1_</A>
12   P  7  1   3  1 DFF      R *     5  AB-----H-JK-----  <A href=#84>Y_2_</A>
12   M  7  1   3  1 DFF      R *     4  -B-----H-JK-----  <A href=#85>Y_3_</A>
 3   E  6  1   3  1 DFF      R *     7  AB--E--H-JKL----  <A href=#86>inst_M</A>
11   H  8  1   8  2 DFF    * R       1  -----F----------  <A href=#93>qCC_0_</A>
11   K 11  1  22  5 DFF    * R       1  -----F----------  <A href=#92>qCC_2_</A>
 7   B 11  1  30  6 DFF    * R       1  -----F----------  <A href=#94>qCC_3_</A>
-----------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>
<A name=88>AQ_0_.D</A> = <A href=#78>X_0_.Q</A> & !<A href=#82>Y_0_.Q</A>
    # !X_0_.Q & Y_0_.Q ; (2 pterms, 2 signals)
AQ_0_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
AQ_0_.AR = <A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 1 signal)

<A name=89>AQ_1_.D.X1</A> = !<A href=#82>Y_0_.Q</A> & !<A href=#83>Y_1_.Q</A>
    # <A href=#78>X_0_.Q</A> & !Y_1_.Q & <A href=#86>inst_M.Q</A>
    # !X_0_.Q & !Y_1_.Q & !inst_M.Q
    # !X_0_.Q & Y_0_.Q & Y_1_.Q & inst_M.Q
    # X_0_.Q & Y_0_.Q & Y_1_.Q & !inst_M.Q ; (5 pterms, 4 signals)
AQ_1_.D.X2 = !<A href=#79>X_1_.Q</A> ; (1 pterm, 1 signal)
AQ_1_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
AQ_1_.AR = <A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 1 signal)

<A name=90>AQ_2_.D.X1</A> = !<A href=#79>X_1_.Q</A> & !<A href=#84>Y_2_.Q</A> & !<A href=#86>inst_M.Q</A>
    # !<A href=#78>X_0_.Q</A> & !<A href=#82>Y_0_.Q</A> & !<A href=#83>Y_1_.Q</A> & !Y_2_.Q
    # X_1_.Q & !Y_1_.Q & !Y_2_.Q
    # !X_0_.Q & X_1_.Q & !Y_0_.Q & !Y_2_.Q & inst_M.Q
    # X_0_.Q & Y_0_.Q & !Y_1_.Q & !Y_2_.Q
    # X_0_.Q & X_1_.Q & Y_0_.Q & !Y_2_.Q & inst_M.Q
    # !X_0_.Q & !X_1_.Q & Y_0_.Q & Y_2_.Q & inst_M.Q
    # !X_1_.Q & Y_1_.Q & Y_2_.Q & inst_M.Q
    # X_0_.Q & !X_1_.Q & !Y_0_.Q & Y_2_.Q & inst_M.Q
    # !X_0_.Q & X_1_.Q & Y_0_.Q & Y_1_.Q & Y_2_.Q
    # X_1_.Q & Y_1_.Q & Y_2_.Q & !inst_M.Q
    # X_0_.Q & X_1_.Q & !Y_0_.Q & Y_1_.Q & Y_2_.Q ; (12 pterms, 6 signals)
AQ_2_.D.X2 = !<A href=#80>X_2_.Q</A> ; (1 pterm, 1 signal)
AQ_2_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
AQ_2_.AR = <A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 1 signal)

<A name=91>AQ_3_.D.X1</A> = !<A href=#80>X_2_.Q</A> & !<A href=#85>Y_3_.Q</A> & !<A href=#86>inst_M.Q</A>
    # !<A href=#78>X_0_.Q</A> & !<A href=#79>X_1_.Q</A> & !<A href=#82>Y_0_.Q</A> & !<A href=#83>Y_1_.Q</A> & !<A href=#84>Y_2_.Q</A> & !Y_3_.Q
    # X_2_.Q & !Y_2_.Q & !Y_3_.Q
    # !X_0_.Q & !X_1_.Q & X_2_.Q & !Y_0_.Q & !Y_1_.Q & !Y_3_.Q & inst_M.Q
    # !X_0_.Q & X_1_.Q & !Y_0_.Q & Y_1_.Q & !Y_2_.Q & !Y_3_.Q
    # !X_0_.Q & X_1_.Q & X_2_.Q & !Y_0_.Q & Y_1_.Q & !Y_3_.Q & inst_M.Q
    # X_0_.Q & !X_1_.Q & Y_0_.Q & !Y_1_.Q & !Y_2_.Q & !Y_3_.Q
    # X_0_.Q & !X_1_.Q & X_2_.Q & Y_0_.Q & !Y_1_.Q & !Y_3_.Q & inst_M.Q
    # X_0_.Q & X_1_.Q & Y_0_.Q & Y_1_.Q & !Y_2_.Q & !Y_3_.Q
    # X_0_.Q & X_1_.Q & X_2_.Q & Y_0_.Q & Y_1_.Q & !Y_3_.Q & inst_M.Q
    # X_2_.Q & Y_2_.Q & Y_3_.Q & !inst_M.Q
    # !X_0_.Q & !X_2_.Q & Y_0_.Q & Y_3_.Q & inst_M.Q
    # !X_1_.Q & !X_2_.Q & Y_1_.Q & Y_3_.Q & inst_M.Q
    # !X_2_.Q & Y_2_.Q & Y_3_.Q & inst_M.Q
    # !X_0_.Q & Y_0_.Q & Y_2_.Q & Y_3_.Q & inst_M.Q
    # !X_1_.Q & Y_1_.Q & Y_2_.Q & Y_3_.Q & inst_M.Q
    # X_1_.Q & !X_2_.Q & !Y_1_.Q & Y_3_.Q & inst_M.Q
    # X_1_.Q & !Y_1_.Q & Y_2_.Q & Y_3_.Q & inst_M.Q
    # X_0_.Q & !X_2_.Q & !Y_0_.Q & Y_3_.Q & inst_M.Q
    # X_0_.Q & !Y_0_.Q & Y_2_.Q & Y_3_.Q & inst_M.Q ; (20 pterms, 8 signals)
AQ_3_.D.X2 = !<A href=#81>X_3_.Q</A> ; (1 pterm, 1 signal)
AQ_3_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
AQ_3_.AR = <A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 1 signal)

<A name=87>DISP_19_.D</A> = <A href=#13>DIP_5_</A> ; (1 pterm, 1 signal)
DISP_19_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
DISP_19_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=77>LFTPB_Q.D</A> = 1 ; (1 pterm, 0 signal)
LFTPB_Q.C = !<A href=#35>i_S2_NO</A> ; (1 pterm, 1 signal)
LFTPB_Q.AR = !<A href=#33>i_S2_NC</A> ; (1 pterm, 1 signal)
LFTPB_Q.AP = !<A href=#35>i_S2_NO</A> ; (1 pterm, 1 signal)

<A name=76>RGTPB_Q.D</A> = 1 ; (1 pterm, 0 signal)
RGTPB_Q.C = !<A href=#31>i_S1_NO</A> ; (1 pterm, 1 signal)
RGTPB_Q.AR = !<A href=#29>i_S1_NC</A> ; (1 pterm, 1 signal)
RGTPB_Q.AP = !<A href=#31>i_S1_NO</A> ; (1 pterm, 1 signal)

<A name=78>X_0_.D</A> = !<A href=#11>DIP_6_</A> & <A href=#20>DIP_0_</A>
    # DIP_6_ & !<A href=#13>DIP_5_</A> & <A href=#88>AQ_0_.Q</A>
    # DIP_0_ & AQ_0_.Q ; (3 pterms, 4 signals)
X_0_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
X_0_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=79>X_1_.D</A> = !<A href=#11>DIP_6_</A> & <A href=#19>DIP_1_</A>
    # DIP_6_ & !<A href=#13>DIP_5_</A> & <A href=#89>AQ_1_.Q</A>
    # DIP_1_ & AQ_1_.Q ; (3 pterms, 4 signals)
X_1_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
X_1_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=80>X_2_.D</A> = !<A href=#11>DIP_6_</A> & <A href=#17>DIP_2_</A>
    # DIP_6_ & !<A href=#13>DIP_5_</A> & <A href=#90>AQ_2_.Q</A>
    # DIP_2_ & AQ_2_.Q ; (3 pterms, 4 signals)
X_2_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
X_2_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=81>X_3_.D</A> = !<A href=#11>DIP_6_</A> & <A href=#16>DIP_3_</A>
    # DIP_6_ & !<A href=#13>DIP_5_</A> & <A href=#91>AQ_3_.Q</A>
    # DIP_3_ & AQ_3_.Q ; (3 pterms, 4 signals)
X_3_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
X_3_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=82>Y_0_.D</A> = <A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> & <A href=#20>DIP_0_</A>
    # !DIP_6_ & DIP_5_ & <A href=#88>AQ_0_.Q</A> ; (2 pterms, 4 signals)
Y_0_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
Y_0_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=83>Y_1_.D</A> = <A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> & <A href=#19>DIP_1_</A>
    # !DIP_6_ & DIP_5_ & <A href=#89>AQ_1_.Q</A> ; (2 pterms, 4 signals)
Y_1_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
Y_1_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=84>Y_2_.D</A> = <A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> & <A href=#17>DIP_2_</A>
    # !DIP_6_ & DIP_5_ & <A href=#90>AQ_2_.Q</A> ; (2 pterms, 4 signals)
Y_2_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
Y_2_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=85>Y_3_.D</A> = <A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> & <A href=#16>DIP_3_</A>
    # !DIP_6_ & DIP_5_ & <A href=#91>AQ_3_.Q</A> ; (2 pterms, 4 signals)
Y_3_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
Y_3_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=86>inst_M.D</A> = <A href=#7>DIP_7_</A> & <A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A>
    # !DIP_7_ & <A href=#86>inst_M.Q</A> ; (2 pterms, 4 signals)
inst_M.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
inst_M.CE = !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 1 signal)

<A name=48>o_BOTRED_0_</A> = !<A href=#20>DIP_0_</A> ; (1 pterm, 1 signal)

<A name=47>o_BOTRED_1_</A> = !<A href=#19>DIP_1_</A> ; (1 pterm, 1 signal)

<A name=46>o_BOTRED_2_</A> = !<A href=#17>DIP_2_</A> ; (1 pterm, 1 signal)

<A name=45>o_BOTRED_3_</A> = !<A href=#16>DIP_3_</A> ; (1 pterm, 1 signal)

<A name=44>o_BOTRED_4_</A> = !<A href=#14>DIP_4_</A> ; (1 pterm, 1 signal)

<A name=43>o_BOTRED_5_</A> = !<A href=#13>DIP_5_</A> ; (1 pterm, 1 signal)

<A name=42>o_BOTRED_6_</A> = !<A href=#11>DIP_6_</A> ; (1 pterm, 1 signal)

<A name=10>o_BOTRED_7_</A> = !<A href=#7>DIP_7_</A> ; (1 pterm, 1 signal)

<A name=54>o_DIS1_0_</A> = 0 ; (0 pterm, 0 signal)

<A name=53>o_DIS1_1_.D</A> = <A href=#13>DIP_5_</A> ; (1 pterm, 1 signal)
o_DIS1_1_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS1_1_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=52>o_DIS1_2_</A> = 0 ; (0 pterm, 0 signal)

<A name=51>o_DIS1_3_.D</A> = !<A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
o_DIS1_3_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS1_3_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=50>o_DIS1_4_</A> = 0 ; (0 pterm, 0 signal)

<A name=49>o_DIS1_5_.D</A> = <A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
o_DIS1_5_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS1_5_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=12>o_DIS1_6_.D</A> = !( !<A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> ) ; (1 pterm, 2 signals)
o_DIS1_6_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS1_6_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=60>o_DIS2_0_.D</A> = <A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
o_DIS2_0_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS2_0_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=59>o_DIS2_1_.D</A> = !( <A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> ) ; (1 pterm, 2 signals)
o_DIS2_1_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS2_1_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=58>o_DIS2_2_</A> = 0 ; (0 pterm, 0 signal)

<A name=57>o_DIS2_3_.D</A> = <A href=#11>DIP_6_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
o_DIS2_3_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS2_3_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=56>o_DIS2_4_</A> = 0 ; (0 pterm, 0 signal)

<A name=55>o_DIS2_5_.D</A> = <A href=#11>DIP_6_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
o_DIS2_5_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS2_5_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=15>o_DIS2_6_</A> = 1 ; (1 pterm, 0 signal)

<A name=66>o_DIS3_0_.D</A> = !<A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
o_DIS3_0_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS3_0_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=65>o_DIS3_1_</A> = 0 ; (0 pterm, 0 signal)

<A name=64>o_DIS3_2_.D</A> = <A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
o_DIS3_2_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS3_2_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=63>o_DIS3_3_.D</A> = <A href=#13>DIP_5_</A> ; (1 pterm, 1 signal)
o_DIS3_3_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS3_3_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=62>o_DIS3_4_.D</A> = !<A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
o_DIS3_4_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS3_4_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=61>o_DIS3_5_</A> = !<A href=#87>DISP_19_.Q</A> ; (1 pterm, 1 signal)

<A name=18>o_DIS3_6_.D</A> = !<A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
o_DIS3_6_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_DIS3_6_.CE = <A href=#7>DIP_7_</A> & !<A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=72>o_DIS4_0_</A> = 1 ; (1 pterm, 0 signal)

<A name=71>o_DIS4_1_</A> = 1 ; (1 pterm, 0 signal)

<A name=70>o_DIS4_2_</A> = 1 ; (1 pterm, 0 signal)

<A name=69>o_DIS4_3_</A> = 1 ; (1 pterm, 0 signal)

<A name=68>o_DIS4_4_</A> = 1 ; (1 pterm, 0 signal)

<A name=67>o_DIS4_5_</A> = 1 ; (1 pterm, 0 signal)

<A name=21>o_DIS4_6_</A> = 1 ; (1 pterm, 0 signal)

<A name=75>o_JUMBO_0_</A> = 1 ; (1 pterm, 0 signal)

<A name=74>o_JUMBO_1_</A> = 1 ; (1 pterm, 0 signal)

<A name=73>o_JUMBO_2_</A> = 1 ; (1 pterm, 0 signal)

<A name=24>o_JUMBO_3_</A> = 1 ; (1 pterm, 0 signal)

<A name=41>o_MIDRED_0_</A> = 1 ; (1 pterm, 0 signal)

<A name=40>o_MIDRED_1_</A> = 1 ; (1 pterm, 0 signal)

<A name=39>o_MIDRED_2_</A> = 1 ; (1 pterm, 0 signal)

<A name=38>o_MIDRED_3_</A> = 1 ; (1 pterm, 0 signal)

<A name=37>o_MIDRED_4_</A> = 1 ; (1 pterm, 0 signal)

<A name=36>o_MIDRED_5_</A> = 1 ; (1 pterm, 0 signal)

<A name=34>o_MIDRED_6_</A> = 1 ; (1 pterm, 0 signal)

<A name=9>o_MIDRED_7_</A> = 1 ; (1 pterm, 0 signal)

<A name=32>o_TOPRED_0_.D</A> = !<A href=#78>X_0_.Q</A> & !<A href=#82>Y_0_.Q</A>
    # X_0_.Q & Y_0_.Q ; (2 pterms, 2 signals)
o_TOPRED_0_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
o_TOPRED_0_.AP = <A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 1 signal)

<A name=30>o_TOPRED_1_</A> = !<A href=#89>AQ_1_.Q</A> ; (1 pterm, 1 signal)

<A name=28>o_TOPRED_2_</A> = !<A href=#90>AQ_2_.Q</A> ; (1 pterm, 1 signal)

<A name=26>o_TOPRED_3_</A> = !<A href=#91>AQ_3_.Q</A> ; (1 pterm, 1 signal)

<A name=25>o_TOPRED_4_</A> = !( <A href=#7>DIP_7_</A> & <A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> & <A href=#93>qCC_0_.Q</A>
    # DIP_7_ & !DIP_6_ & DIP_5_ & qCC_0_.Q ) ; (2 pterms, 4 signals)

<A name=23>o_TOPRED_5_</A> = !( <A href=#7>DIP_7_</A> & <A href=#91>AQ_3_.Q</A> ) ; (1 pterm, 2 signals)

<A name=22>o_TOPRED_6_</A> = !( <A href=#7>DIP_7_</A> & <A href=#92>qCC_2_.Q</A> ) ; (1 pterm, 2 signals)

<A name=8>o_TOPRED_7_</A> = !( <A href=#7>DIP_7_</A> & <A href=#11>DIP_6_</A> & !<A href=#13>DIP_5_</A> & <A href=#94>qCC_3_.Q</A>
    # DIP_7_ & !DIP_6_ & DIP_5_ & qCC_3_.Q ) ; (2 pterms, 4 signals)

<A name=6>o_YEL_0_.D</A> = 0 ; (0 pterm, 0 signal)
o_YEL_0_.C = !<A href=#35>i_S2_NO</A> ; (1 pterm, 1 signal)
o_YEL_0_.AR = !<A href=#35>i_S2_NO</A> ; (1 pterm, 1 signal)
o_YEL_0_.AP = !<A href=#33>i_S2_NC</A> ; (1 pterm, 1 signal)

<A name=27>o_YEL_1_.D</A> = 0 ; (0 pterm, 0 signal)
o_YEL_1_.C = !<A href=#31>i_S1_NO</A> ; (1 pterm, 1 signal)
o_YEL_1_.AR = !<A href=#31>i_S1_NO</A> ; (1 pterm, 1 signal)
o_YEL_1_.AP = !<A href=#29>i_S1_NC</A> ; (1 pterm, 1 signal)

<A name=93>qCC_0_.D</A> = !( !<A href=#80>X_2_.Q</A> & !<A href=#85>Y_3_.Q</A> & !<A href=#86>inst_M.Q</A>
    # !X_2_.Q & Y_3_.Q & inst_M.Q
    # X_2_.Q & !<A href=#84>Y_2_.Q</A> & !Y_3_.Q
    # X_2_.Q & Y_2_.Q & Y_3_.Q
    # <A href=#78>X_0_.Q</A> & !<A href=#82>Y_0_.Q</A> & !inst_M.Q
    # !X_0_.Q & Y_0_.Q & !inst_M.Q
    # !X_0_.Q & !Y_0_.Q & inst_M.Q
    # X_0_.Q & Y_0_.Q & inst_M.Q ) ; (8 pterms, 6 signals)
qCC_0_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
qCC_0_.AR = <A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 1 signal)

<A name=92>qCC_2_.D</A> = !( <A href=#80>X_2_.Q</A> & <A href=#82>Y_0_.Q</A> & !<A href=#84>Y_2_.Q</A>
    # !X_2_.Q & Y_0_.Q & Y_2_.Q
    # !<A href=#78>X_0_.Q</A> & <A href=#79>X_1_.Q</A> & <A href=#81>X_3_.Q</A> & !<A href=#85>Y_3_.Q</A>
    # !X_0_.Q & X_1_.Q & !X_3_.Q & Y_3_.Q
    # !X_0_.Q & X_1_.Q & !X_2_.Q & !Y_2_.Q & !<A href=#86>inst_M.Q</A>
    # X_2_.Q & !X_3_.Q & Y_2_.Q & !Y_3_.Q & !inst_M.Q
    # X_2_.Q & X_3_.Q & Y_2_.Q & Y_3_.Q & !inst_M.Q
    # !X_1_.Q & Y_0_.Q & !<A href=#83>Y_1_.Q</A> & !inst_M.Q
    # !X_2_.Q & X_3_.Q & !Y_3_.Q
    # !X_2_.Q & !X_3_.Q & Y_3_.Q
    # !X_0_.Q & !X_1_.Q & Y_1_.Q
    # X_1_.Q & Y_0_.Q & Y_1_.Q & !inst_M.Q
    # X_2_.Q & !Y_1_.Q & !Y_2_.Q
    # !X_2_.Q & !Y_1_.Q & Y_2_.Q
    # X_0_.Q & !Y_0_.Q
    # !X_1_.Q & Y_1_.Q & inst_M.Q
    # X_3_.Q & !Y_3_.Q & inst_M.Q
    # !X_3_.Q & Y_3_.Q & inst_M.Q
    # X_2_.Q & !Y_2_.Q & inst_M.Q
    # X_1_.Q & !Y_1_.Q & inst_M.Q
    # !X_2_.Q & Y_2_.Q & inst_M.Q
    # !X_0_.Q & Y_0_.Q ) ; (22 pterms, 9 signals)
qCC_2_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
qCC_2_.AR = <A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 1 signal)

<A name=94>qCC_3_.D</A> = <A href=#78>X_0_.Q</A> & <A href=#81>X_3_.Q</A> & <A href=#82>Y_0_.Q</A> & <A href=#83>Y_1_.Q</A> & <A href=#84>Y_2_.Q</A> & !<A href=#86>inst_M.Q</A>
    # X_0_.Q & X_3_.Q & !Y_0_.Q & !Y_1_.Q & !Y_2_.Q & inst_M.Q
    # X_0_.Q & <A href=#80>X_2_.Q</A> & X_3_.Q & Y_0_.Q & Y_1_.Q & !inst_M.Q
    # X_0_.Q & X_2_.Q & X_3_.Q & !Y_0_.Q & !Y_1_.Q & inst_M.Q
    # X_0_.Q & <A href=#79>X_1_.Q</A> & X_3_.Q & Y_0_.Q & Y_2_.Q & !inst_M.Q
    # X_0_.Q & X_1_.Q & X_3_.Q & !Y_0_.Q & !Y_2_.Q & inst_M.Q
    # X_0_.Q & X_1_.Q & X_2_.Q & X_3_.Q & Y_0_.Q & !inst_M.Q
    # X_0_.Q & X_1_.Q & X_2_.Q & X_3_.Q & !Y_0_.Q & inst_M.Q
    # X_1_.Q & X_3_.Q & Y_1_.Q & Y_2_.Q & !inst_M.Q
    # X_1_.Q & X_3_.Q & !Y_1_.Q & !Y_2_.Q & inst_M.Q
    # X_1_.Q & X_2_.Q & X_3_.Q & Y_1_.Q & !inst_M.Q
    # X_1_.Q & X_2_.Q & X_3_.Q & !Y_1_.Q & inst_M.Q
    # X_2_.Q & X_3_.Q & Y_2_.Q & !inst_M.Q
    # X_2_.Q & X_3_.Q & !Y_2_.Q & inst_M.Q
    # X_0_.Q & !Y_0_.Q & !Y_1_.Q & !Y_2_.Q & !<A href=#85>Y_3_.Q</A> & inst_M.Q
    # X_0_.Q & X_1_.Q & !Y_0_.Q & !Y_2_.Q & !Y_3_.Q & inst_M.Q
    # X_0_.Q & X_2_.Q & !Y_0_.Q & !Y_1_.Q & !Y_3_.Q & inst_M.Q
    # X_0_.Q & X_1_.Q & X_2_.Q & !Y_0_.Q & !Y_3_.Q & inst_M.Q
    # X_1_.Q & !Y_1_.Q & !Y_2_.Q & !Y_3_.Q & inst_M.Q
    # X_0_.Q & Y_0_.Q & Y_1_.Q & Y_2_.Q & Y_3_.Q & !inst_M.Q
    # X_1_.Q & X_2_.Q & !Y_1_.Q & !Y_3_.Q & inst_M.Q
    # X_0_.Q & X_1_.Q & Y_0_.Q & Y_2_.Q & Y_3_.Q & !inst_M.Q
    # X_0_.Q & X_2_.Q & Y_0_.Q & Y_1_.Q & Y_3_.Q & !inst_M.Q
    # X_0_.Q & X_1_.Q & X_2_.Q & Y_0_.Q & Y_3_.Q & !inst_M.Q
    # X_2_.Q & !Y_2_.Q & !Y_3_.Q & inst_M.Q
    # X_1_.Q & Y_1_.Q & Y_2_.Q & Y_3_.Q & !inst_M.Q
    # X_1_.Q & X_2_.Q & Y_1_.Q & Y_3_.Q & !inst_M.Q
    # X_2_.Q & Y_2_.Q & Y_3_.Q & !inst_M.Q
    # X_3_.Q & Y_3_.Q & !inst_M.Q
    # X_3_.Q & !Y_3_.Q & inst_M.Q ; (30 pterms, 9 signals)
qCC_3_.C = <A href=#76>RGTPB_Q.Q</A> ; (1 pterm, 1 signal)
qCC_3_.AR = <A href=#77>LFTPB_Q.Q</A> ; (1 pterm, 1 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


