--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Programs\xilinx\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml quad_decoder.twx quad_decoder.ncd -o quad_decoder.twr
quad_decoder.pcf -ucf constraints.ucf

Design file:              quad_decoder.ncd
Physical constraint file: quad_decoder.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
quadA       |    1.858(R)|    1.161(R)|clk_50_BUFGP      |   0.000|
quadB       |    2.648(R)|    0.994(R)|clk_50_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
quad_count<0> |    7.824(R)|clk_50_BUFGP      |   0.000|
quad_count<1> |    8.626(R)|clk_50_BUFGP      |   0.000|
quad_count<2> |    8.152(R)|clk_50_BUFGP      |   0.000|
quad_count<3> |    7.723(R)|clk_50_BUFGP      |   0.000|
quad_count<4> |    8.593(R)|clk_50_BUFGP      |   0.000|
quad_count<5> |    8.429(R)|clk_50_BUFGP      |   0.000|
quad_count<6> |    8.231(R)|clk_50_BUFGP      |   0.000|
quad_count<7> |    8.078(R)|clk_50_BUFGP      |   0.000|
quad_count<8> |    9.094(R)|clk_50_BUFGP      |   0.000|
quad_count<9> |    9.035(R)|clk_50_BUFGP      |   0.000|
quad_count<10>|   10.572(R)|clk_50_BUFGP      |   0.000|
quad_count<11>|    9.627(R)|clk_50_BUFGP      |   0.000|
quad_count<12>|    7.833(R)|clk_50_BUFGP      |   0.000|
quad_count<13>|    7.730(R)|clk_50_BUFGP      |   0.000|
quad_count<14>|    7.836(R)|clk_50_BUFGP      |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    4.900|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 02 17:08:19 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



