/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [2:0] _03_;
  reg [4:0] _04_;
  wire [6:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [19:0] celloutsig_0_7z;
  wire [29:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_10z & in_data[191]);
  assign celloutsig_1_10z = !(celloutsig_1_6z[5] ? celloutsig_1_1z : in_data[123]);
  assign celloutsig_0_12z = !(celloutsig_0_3z[2] ? _00_ : celloutsig_0_9z[12]);
  assign celloutsig_0_14z = !(celloutsig_0_1z ? celloutsig_0_11z[12] : celloutsig_0_6z[0]);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_0z[6] : celloutsig_0_0z[0]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] | in_data[182]) & celloutsig_1_0z[6]);
  reg [4:0] _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 5'h00;
    else _11_ <= in_data[184:180];
  assign { _02_[4:3], _01_, _02_[1:0] } = _11_;
  reg [2:0] _12_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 3'h0;
    else _12_ <= celloutsig_0_0z[3:1];
  assign { _03_[2], _00_, _03_[0] } = _12_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 5'h00;
    else _04_ <= celloutsig_0_0z[4:0];
  assign celloutsig_1_6z = { in_data[155:152], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } / { 1'h1, celloutsig_1_4z[0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_10z[3:2], celloutsig_0_6z } / { 1'h1, celloutsig_0_10z[2], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_1z, _03_[2], _00_, _03_[0] };
  assign celloutsig_0_1z = in_data[68:65] === celloutsig_0_0z[4:1];
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_6z } === { celloutsig_0_7z[19:18], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_34z = { _04_[3:0], celloutsig_0_29z } >= { celloutsig_0_33z[3:0], celloutsig_0_12z };
  assign celloutsig_0_35z = { celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_15z } >= { celloutsig_0_7z[15:8], celloutsig_0_12z };
  assign celloutsig_1_9z = { celloutsig_1_7z[7:3], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } >= in_data[138:129];
  assign celloutsig_0_5z = in_data[38:32] >= in_data[91:85];
  assign celloutsig_1_19z = { celloutsig_1_7z[1], celloutsig_1_18z, celloutsig_1_9z } >= { in_data[142:137], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_11z[9:2], celloutsig_0_1z, celloutsig_0_18z } >= { celloutsig_0_3z[3:2], celloutsig_0_18z, _03_[2], _00_, _03_[0], _03_[2], _00_, _03_[0], celloutsig_0_16z };
  assign celloutsig_0_29z = { celloutsig_0_13z[7:4], celloutsig_0_22z } >= celloutsig_0_18z[15:5];
  assign celloutsig_0_30z = celloutsig_0_9z[19:5] >= { celloutsig_0_7z[15:2], celloutsig_0_16z };
  assign celloutsig_1_4z = { _01_, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[5:4] };
  assign celloutsig_1_7z = { in_data[168], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[3:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[66:64], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, in_data[91], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_0z[4:2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z } % { 1'h1, in_data[59:49], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z[5:1], in_data[0] };
  assign celloutsig_0_22z = { celloutsig_0_10z[5:3], celloutsig_0_3z } % { 1'h1, celloutsig_0_9z[7:3], celloutsig_0_2z };
  assign celloutsig_1_18z = { 6'h3f, celloutsig_1_1z } * { celloutsig_1_8z[4:1], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_5z = | { _01_, _02_[4:3], _02_[1:0], in_data[125:113] };
  assign celloutsig_0_4z = { celloutsig_0_0z[1:0], celloutsig_0_2z } >> { celloutsig_0_3z[3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_8z = in_data[118:113] >> { celloutsig_1_6z[5], _02_[4:3], _01_, _02_[1:0] };
  assign celloutsig_1_0z = in_data[125:119] << in_data[132:126];
  assign celloutsig_0_9z = { in_data[69:53], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z } << { in_data[78:62], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_15z[3], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_2z } << { celloutsig_0_17z[4:2], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_3z = celloutsig_0_0z[6:3] <<< { in_data[37:36], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_11z = in_data[67:50] <<< { celloutsig_0_7z[17:1], celloutsig_0_1z };
  assign celloutsig_0_15z = celloutsig_0_10z[4:0] <<< { celloutsig_0_5z, _03_[2], _00_, _03_[0], celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_13z[6:0] <<< { celloutsig_0_10z[4:1], _03_[2], _00_, _03_[0] };
  assign celloutsig_0_0z = in_data[57:51] ~^ in_data[78:72];
  assign celloutsig_0_10z = celloutsig_0_7z[14:9] ~^ { celloutsig_0_3z[1:0], celloutsig_0_3z };
  assign celloutsig_0_33z = celloutsig_0_0z[6:1] ^ { celloutsig_0_11z[4:1], celloutsig_0_14z, celloutsig_0_19z };
  assign _02_[2] = _01_;
  assign _03_[1] = _00_;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
