# Dual_Port_RAM

Designed a 64 bit x 8 bit synchronous dual port RAM with any combination of independent read or write operations in the same clock cycle in Verilog HDL.
