INFO: [VRFC 10-163] Analyzing VHDL file "/home/barnavon/Bureau/4A/Projet_Sys_Info/Projet-Systeme-Informatique/ALU/ALU.srcs/sources_1/new/Register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Register_file'
