$date
	Sun Jan 01 20:37:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DFlipFlop_tb $end
$var wire 1 ! Q $end
$var reg 1 " Clock $end
$var reg 1 # D $end
$var reg 1 $ Enable $end
$scope module uut $end
$var wire 1 " Clock $end
$var wire 1 # D $end
$var wire 1 $ Enable $end
$var wire 1 ! Q $end
$var wire 1 % notClock $end
$var wire 1 & dlOutput2 $end
$var wire 1 ' dlOutput1 $end
$var reg 1 ( muxOutput $end
$scope module dl1 $end
$var wire 1 % Clock $end
$var wire 1 ( D $end
$var wire 1 ' Q $end
$var wire 1 ) and1 $end
$var wire 1 * and2 $end
$var wire 1 + nor1 $end
$var wire 1 , nor2 $end
$var wire 1 - notD $end
$upscope $end
$scope module dl2 $end
$var wire 1 " Clock $end
$var wire 1 ' D $end
$var wire 1 & Q $end
$var wire 1 . and1 $end
$var wire 1 / and2 $end
$var wire 1 0 nor1 $end
$var wire 1 1 nor2 $end
$var wire 1 2 notD $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x2
x1
x0
0/
0.
x-
x,
x+
x*
x)
x(
x'
x&
1%
0$
0#
0"
x!
$end
#20
1,
12
0'
0+
1)
1-
0*
0(
1$
#40
11
0)
0!
0&
00
0%
1.
1"
#60
0-
1(
1#
#80
02
1'
1+
0,
1*
1%
0.
0"
#100
1!
1&
10
0*
01
0%
1/
1"
#120
0$
0#
#140
1-
0(
1$
#180
1,
12
0'
0+
1)
1%
0/
0"
#200
11
0)
0!
0&
00
0%
1.
1"
#220
