
PO6_freertos_book_Example6_6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fbc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000228  0800716c  0800716c  0001716c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007394  08007394  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  08007394  08007394  00017394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800739c  0800739c  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800739c  0800739c  0001739c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073a0  080073a0  000173a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  080073a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200ac  2**0
                  CONTENTS
 10 .bss          00004564  200000ac  200000ac  000200ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004610  20004610  000200ac  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c594  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c2e  00000000  00000000  0003c670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001768  00000000  00000000  000402a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000015f0  00000000  00000000  00041a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000055b6  00000000  00000000  00042ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a5d6  00000000  00000000  000485ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed575  00000000  00000000  00062b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001500f9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006ab4  00000000  00000000  0015014c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007154 	.word	0x08007154

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000b0 	.word	0x200000b0
 80001ec:	08007154 	.word	0x08007154

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b5b0      	push	{r4, r5, r7, lr}
 8000596:	b090      	sub	sp, #64	; 0x40
 8000598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	const char *pcTextForMain = "freertos_book_Example6_6 is running: PO (6 de 6)\r\n\n";
 800059a:	4b3f      	ldr	r3, [pc, #252]	; (8000698 <main+0x104>)
 800059c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059e:	f000 fe3f 	bl	8001220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a2:	f000 f889 	bl	80006b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a6:	f000 f997 	bl	80008d8 <MX_GPIO_Init>
  MX_ETH_Init();
 80005aa:	f000 f8ef 	bl	800078c <MX_ETH_Init>
  MX_USART3_UART_Init();
 80005ae:	f000 f93b 	bl	8000828 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005b2:	f000 f963 	bl	800087c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
	/* Print out the name of this Example. */
	vPrintString( pcTextForMain );
 80005b6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80005b8:	f000 fc74 	bl	8000ea4 <vPrintString>

#if( TASKS_SCOPE == TASKS_OUTSIDE_MAIN)

	xMutex=xSemaphoreCreateMutex();
 80005bc:	2001      	movs	r0, #1
 80005be:	f003 fdde 	bl	800417e <xQueueCreateMutex>
 80005c2:	4603      	mov	r3, r0
 80005c4:	4a35      	ldr	r2, [pc, #212]	; (800069c <main+0x108>)
 80005c6:	6013      	str	r3, [r2, #0]

	  /* Create the thread(s) */
	  /* definition and creation of Task Led */
	  ptr = &LDX_Config[0];
 80005c8:	4b35      	ldr	r3, [pc, #212]	; (80006a0 <main+0x10c>)
 80005ca:	63bb      	str	r3, [r7, #56]	; 0x38
	  osThreadDef(TaskLed, vTaskLed, osPriorityNormal, 0, 1000);
 80005cc:	4b35      	ldr	r3, [pc, #212]	; (80006a4 <main+0x110>)
 80005ce:	f107 0418 	add.w	r4, r7, #24
 80005d2:	461d      	mov	r5, r3
 80005d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005d8:	682b      	ldr	r3, [r5, #0]
 80005da:	6023      	str	r3, [r4, #0]
	  TaskLedHandle = osThreadCreate(osThread(TaskLed), (void*) ptr);
 80005dc:	f107 0318 	add.w	r3, r7, #24
 80005e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80005e2:	4618      	mov	r0, r3
 80005e4:	f003 fbef 	bl	8003dc6 <osThreadCreate>
 80005e8:	4603      	mov	r3, r0
 80005ea:	4a2f      	ldr	r2, [pc, #188]	; (80006a8 <main+0x114>)
 80005ec:	6013      	str	r3, [r2, #0]

	  /* Check the task was created successfully */
	  configASSERT( TaskLedHandle != NULL );
 80005ee:	4b2e      	ldr	r3, [pc, #184]	; (80006a8 <main+0x114>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d10a      	bne.n	800060c <main+0x78>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80005f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005fa:	f383 8811 	msr	BASEPRI, r3
 80005fe:	f3bf 8f6f 	isb	sy
 8000602:	f3bf 8f4f 	dsb	sy
 8000606:	637b      	str	r3, [r7, #52]	; 0x34
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000608:	bf00      	nop
 800060a:	e7fe      	b.n	800060a <main+0x76>

	  /* definition and creation of Task Button */
	  ptr = &LDX_Config[0];
 800060c:	4b24      	ldr	r3, [pc, #144]	; (80006a0 <main+0x10c>)
 800060e:	63bb      	str	r3, [r7, #56]	; 0x38
	  osThreadDef(TaskButton, vTaskButton, osPriorityNormal, 0, 1000);
 8000610:	4b26      	ldr	r3, [pc, #152]	; (80006ac <main+0x118>)
 8000612:	1d3c      	adds	r4, r7, #4
 8000614:	461d      	mov	r5, r3
 8000616:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000618:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800061a:	682b      	ldr	r3, [r5, #0]
 800061c:	6023      	str	r3, [r4, #0]
	  TaskButtonHandle = osThreadCreate(osThread(TaskButton), (void*) ptr);
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000622:	4618      	mov	r0, r3
 8000624:	f003 fbcf 	bl	8003dc6 <osThreadCreate>
 8000628:	4603      	mov	r3, r0
 800062a:	4a21      	ldr	r2, [pc, #132]	; (80006b0 <main+0x11c>)
 800062c:	6013      	str	r3, [r2, #0]

	  /* Check the task was created successfully */
	  configASSERT( TaskButtonHandle != NULL );
 800062e:	4b20      	ldr	r3, [pc, #128]	; (80006b0 <main+0x11c>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d10a      	bne.n	800064c <main+0xb8>
	__asm volatile
 8000636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800063a:	f383 8811 	msr	BASEPRI, r3
 800063e:	f3bf 8f6f 	isb	sy
 8000642:	f3bf 8f4f 	dsb	sy
 8000646:	633b      	str	r3, [r7, #48]	; 0x30
}
 8000648:	bf00      	nop
 800064a:	e7fe      	b.n	800064a <main+0xb6>
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
	/* The binary semaphore is created. */
	vSemaphoreCreateBinary( BinarySemaphoreHandle );
 800064c:	2203      	movs	r2, #3
 800064e:	2100      	movs	r1, #0
 8000650:	2001      	movs	r0, #1
 8000652:	f003 fd25 	bl	80040a0 <xQueueGenericCreate>
 8000656:	4603      	mov	r3, r0
 8000658:	4a16      	ldr	r2, [pc, #88]	; (80006b4 <main+0x120>)
 800065a:	6013      	str	r3, [r2, #0]
 800065c:	4b15      	ldr	r3, [pc, #84]	; (80006b4 <main+0x120>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d006      	beq.n	8000672 <main+0xde>
 8000664:	4b13      	ldr	r3, [pc, #76]	; (80006b4 <main+0x120>)
 8000666:	6818      	ldr	r0, [r3, #0]
 8000668:	2300      	movs	r3, #0
 800066a:	2200      	movs	r2, #0
 800066c:	2100      	movs	r1, #0
 800066e:	f003 fd9f 	bl	80041b0 <xQueueGenericSend>

    /* Check the queues was created successfully */
	configASSERT( BinarySemaphoreHandle != NULL );
 8000672:	4b10      	ldr	r3, [pc, #64]	; (80006b4 <main+0x120>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d10a      	bne.n	8000690 <main+0xfc>
	__asm volatile
 800067a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800067e:	f383 8811 	msr	BASEPRI, r3
 8000682:	f3bf 8f6f 	isb	sy
 8000686:	f3bf 8f4f 	dsb	sy
 800068a:	62fb      	str	r3, [r7, #44]	; 0x2c
}
 800068c:	bf00      	nop
 800068e:	e7fe      	b.n	800068e <main+0xfa>
  /* add threads, ... */
#endif
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000690:	f003 fb82 	bl	8003d98 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000694:	e7fe      	b.n	8000694 <main+0x100>
 8000696:	bf00      	nop
 8000698:	08007180 	.word	0x08007180
 800069c:	20000848 	.word	0x20000848
 80006a0:	20000018 	.word	0x20000018
 80006a4:	080071b4 	.word	0x080071b4
 80006a8:	20000840 	.word	0x20000840
 80006ac:	080071c8 	.word	0x080071c8
 80006b0:	20000844 	.word	0x20000844
 80006b4:	20000850 	.word	0x20000850

080006b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b094      	sub	sp, #80	; 0x50
 80006bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f107 0320 	add.w	r3, r7, #32
 80006c2:	2230      	movs	r2, #48	; 0x30
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f005 fefd 	bl	80064c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006dc:	2300      	movs	r3, #0
 80006de:	60bb      	str	r3, [r7, #8]
 80006e0:	4b28      	ldr	r3, [pc, #160]	; (8000784 <SystemClock_Config+0xcc>)
 80006e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e4:	4a27      	ldr	r2, [pc, #156]	; (8000784 <SystemClock_Config+0xcc>)
 80006e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ea:	6413      	str	r3, [r2, #64]	; 0x40
 80006ec:	4b25      	ldr	r3, [pc, #148]	; (8000784 <SystemClock_Config+0xcc>)
 80006ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006f4:	60bb      	str	r3, [r7, #8]
 80006f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f8:	2300      	movs	r3, #0
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	4b22      	ldr	r3, [pc, #136]	; (8000788 <SystemClock_Config+0xd0>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a21      	ldr	r2, [pc, #132]	; (8000788 <SystemClock_Config+0xd0>)
 8000702:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000706:	6013      	str	r3, [r2, #0]
 8000708:	4b1f      	ldr	r3, [pc, #124]	; (8000788 <SystemClock_Config+0xd0>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000714:	2301      	movs	r3, #1
 8000716:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000718:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800071c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071e:	2302      	movs	r3, #2
 8000720:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000722:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000726:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000728:	2304      	movs	r3, #4
 800072a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800072c:	23a8      	movs	r3, #168	; 0xa8
 800072e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000730:	2302      	movs	r3, #2
 8000732:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000734:	2307      	movs	r3, #7
 8000736:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000738:	f107 0320 	add.w	r3, r7, #32
 800073c:	4618      	mov	r0, r3
 800073e:	f001 fcc5 	bl	80020cc <HAL_RCC_OscConfig>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000748:	f000 f986 	bl	8000a58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800074c:	230f      	movs	r3, #15
 800074e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000750:	2302      	movs	r3, #2
 8000752:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000758:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800075c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800075e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000762:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000764:	f107 030c 	add.w	r3, r7, #12
 8000768:	2105      	movs	r1, #5
 800076a:	4618      	mov	r0, r3
 800076c:	f001 ff26 	bl	80025bc <HAL_RCC_ClockConfig>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000776:	f000 f96f 	bl	8000a58 <Error_Handler>
  }
}
 800077a:	bf00      	nop
 800077c:	3750      	adds	r7, #80	; 0x50
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40023800 	.word	0x40023800
 8000788:	40007000 	.word	0x40007000

0800078c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000790:	4b1f      	ldr	r3, [pc, #124]	; (8000810 <MX_ETH_Init+0x84>)
 8000792:	4a20      	ldr	r2, [pc, #128]	; (8000814 <MX_ETH_Init+0x88>)
 8000794:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000796:	4b20      	ldr	r3, [pc, #128]	; (8000818 <MX_ETH_Init+0x8c>)
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800079c:	4b1e      	ldr	r3, [pc, #120]	; (8000818 <MX_ETH_Init+0x8c>)
 800079e:	2280      	movs	r2, #128	; 0x80
 80007a0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80007a2:	4b1d      	ldr	r3, [pc, #116]	; (8000818 <MX_ETH_Init+0x8c>)
 80007a4:	22e1      	movs	r2, #225	; 0xe1
 80007a6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80007a8:	4b1b      	ldr	r3, [pc, #108]	; (8000818 <MX_ETH_Init+0x8c>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80007ae:	4b1a      	ldr	r3, [pc, #104]	; (8000818 <MX_ETH_Init+0x8c>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80007b4:	4b18      	ldr	r3, [pc, #96]	; (8000818 <MX_ETH_Init+0x8c>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80007ba:	4b15      	ldr	r3, [pc, #84]	; (8000810 <MX_ETH_Init+0x84>)
 80007bc:	4a16      	ldr	r2, [pc, #88]	; (8000818 <MX_ETH_Init+0x8c>)
 80007be:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80007c0:	4b13      	ldr	r3, [pc, #76]	; (8000810 <MX_ETH_Init+0x84>)
 80007c2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80007c6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80007c8:	4b11      	ldr	r3, [pc, #68]	; (8000810 <MX_ETH_Init+0x84>)
 80007ca:	4a14      	ldr	r2, [pc, #80]	; (800081c <MX_ETH_Init+0x90>)
 80007cc:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80007ce:	4b10      	ldr	r3, [pc, #64]	; (8000810 <MX_ETH_Init+0x84>)
 80007d0:	4a13      	ldr	r2, [pc, #76]	; (8000820 <MX_ETH_Init+0x94>)
 80007d2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80007d4:	4b0e      	ldr	r3, [pc, #56]	; (8000810 <MX_ETH_Init+0x84>)
 80007d6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80007da:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80007dc:	480c      	ldr	r0, [pc, #48]	; (8000810 <MX_ETH_Init+0x84>)
 80007de:	f000 fe67 	bl	80014b0 <HAL_ETH_Init>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80007e8:	f000 f936 	bl	8000a58 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80007ec:	2238      	movs	r2, #56	; 0x38
 80007ee:	2100      	movs	r1, #0
 80007f0:	480c      	ldr	r0, [pc, #48]	; (8000824 <MX_ETH_Init+0x98>)
 80007f2:	f005 fe68 	bl	80064c6 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	; (8000824 <MX_ETH_Init+0x98>)
 80007f8:	2221      	movs	r2, #33	; 0x21
 80007fa:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80007fc:	4b09      	ldr	r3, [pc, #36]	; (8000824 <MX_ETH_Init+0x98>)
 80007fe:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000802:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000804:	4b07      	ldr	r3, [pc, #28]	; (8000824 <MX_ETH_Init+0x98>)
 8000806:	2200      	movs	r2, #0
 8000808:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000240 	.word	0x20000240
 8000814:	40028000 	.word	0x40028000
 8000818:	20000854 	.word	0x20000854
 800081c:	200001a0 	.word	0x200001a0
 8000820:	20000100 	.word	0x20000100
 8000824:	200000c8 	.word	0x200000c8

08000828 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800082c:	4b11      	ldr	r3, [pc, #68]	; (8000874 <MX_USART3_UART_Init+0x4c>)
 800082e:	4a12      	ldr	r2, [pc, #72]	; (8000878 <MX_USART3_UART_Init+0x50>)
 8000830:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000832:	4b10      	ldr	r3, [pc, #64]	; (8000874 <MX_USART3_UART_Init+0x4c>)
 8000834:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000838:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800083a:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <MX_USART3_UART_Init+0x4c>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000840:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <MX_USART3_UART_Init+0x4c>)
 8000842:	2200      	movs	r2, #0
 8000844:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000846:	4b0b      	ldr	r3, [pc, #44]	; (8000874 <MX_USART3_UART_Init+0x4c>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800084c:	4b09      	ldr	r3, [pc, #36]	; (8000874 <MX_USART3_UART_Init+0x4c>)
 800084e:	220c      	movs	r2, #12
 8000850:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000852:	4b08      	ldr	r3, [pc, #32]	; (8000874 <MX_USART3_UART_Init+0x4c>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000858:	4b06      	ldr	r3, [pc, #24]	; (8000874 <MX_USART3_UART_Init+0x4c>)
 800085a:	2200      	movs	r2, #0
 800085c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800085e:	4805      	ldr	r0, [pc, #20]	; (8000874 <MX_USART3_UART_Init+0x4c>)
 8000860:	f002 fbac 	bl	8002fbc <HAL_UART_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800086a:	f000 f8f5 	bl	8000a58 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	200002f0 	.word	0x200002f0
 8000878:	40004800 	.word	0x40004800

0800087c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000880:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000882:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000886:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000888:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800088a:	2204      	movs	r2, #4
 800088c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800088e:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000890:	2202      	movs	r2, #2
 8000892:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000894:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000896:	2200      	movs	r2, #0
 8000898:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800089c:	2202      	movs	r2, #2
 800089e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80008ac:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80008b2:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80008b8:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80008be:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008c0:	f001 fae7 	bl	8001e92 <HAL_PCD_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80008ca:	f000 f8c5 	bl	8000a58 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	20000334 	.word	0x20000334

080008d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08c      	sub	sp, #48	; 0x30
 80008dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008de:	f107 031c 	add.w	r3, r7, #28
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	61bb      	str	r3, [r7, #24]
 80008f2:	4b4c      	ldr	r3, [pc, #304]	; (8000a24 <MX_GPIO_Init+0x14c>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	4a4b      	ldr	r2, [pc, #300]	; (8000a24 <MX_GPIO_Init+0x14c>)
 80008f8:	f043 0304 	orr.w	r3, r3, #4
 80008fc:	6313      	str	r3, [r2, #48]	; 0x30
 80008fe:	4b49      	ldr	r3, [pc, #292]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	f003 0304 	and.w	r3, r3, #4
 8000906:	61bb      	str	r3, [r7, #24]
 8000908:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	617b      	str	r3, [r7, #20]
 800090e:	4b45      	ldr	r3, [pc, #276]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	4a44      	ldr	r2, [pc, #272]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000918:	6313      	str	r3, [r2, #48]	; 0x30
 800091a:	4b42      	ldr	r3, [pc, #264]	; (8000a24 <MX_GPIO_Init+0x14c>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000922:	617b      	str	r3, [r7, #20]
 8000924:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	613b      	str	r3, [r7, #16]
 800092a:	4b3e      	ldr	r3, [pc, #248]	; (8000a24 <MX_GPIO_Init+0x14c>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	4a3d      	ldr	r2, [pc, #244]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6313      	str	r3, [r2, #48]	; 0x30
 8000936:	4b3b      	ldr	r3, [pc, #236]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	613b      	str	r3, [r7, #16]
 8000940:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
 8000946:	4b37      	ldr	r3, [pc, #220]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a36      	ldr	r2, [pc, #216]	; (8000a24 <MX_GPIO_Init+0x14c>)
 800094c:	f043 0302 	orr.w	r3, r3, #2
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b34      	ldr	r3, [pc, #208]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0302 	and.w	r3, r3, #2
 800095a:	60fb      	str	r3, [r7, #12]
 800095c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	60bb      	str	r3, [r7, #8]
 8000962:	4b30      	ldr	r3, [pc, #192]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	4a2f      	ldr	r2, [pc, #188]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000968:	f043 0308 	orr.w	r3, r3, #8
 800096c:	6313      	str	r3, [r2, #48]	; 0x30
 800096e:	4b2d      	ldr	r3, [pc, #180]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000972:	f003 0308 	and.w	r3, r3, #8
 8000976:	60bb      	str	r3, [r7, #8]
 8000978:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800097a:	2300      	movs	r3, #0
 800097c:	607b      	str	r3, [r7, #4]
 800097e:	4b29      	ldr	r3, [pc, #164]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	4a28      	ldr	r2, [pc, #160]	; (8000a24 <MX_GPIO_Init+0x14c>)
 8000984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000988:	6313      	str	r3, [r2, #48]	; 0x30
 800098a:	4b26      	ldr	r3, [pc, #152]	; (8000a24 <MX_GPIO_Init+0x14c>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000992:	607b      	str	r3, [r7, #4]
 8000994:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000996:	2200      	movs	r2, #0
 8000998:	f244 0181 	movw	r1, #16513	; 0x4081
 800099c:	4822      	ldr	r0, [pc, #136]	; (8000a28 <MX_GPIO_Init+0x150>)
 800099e:	f001 fa5f 	bl	8001e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80009a2:	2200      	movs	r2, #0
 80009a4:	2140      	movs	r1, #64	; 0x40
 80009a6:	4821      	ldr	r0, [pc, #132]	; (8000a2c <MX_GPIO_Init+0x154>)
 80009a8:	f001 fa5a 	bl	8001e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80009ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009b2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80009b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b8:	2300      	movs	r3, #0
 80009ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80009bc:	f107 031c 	add.w	r3, r7, #28
 80009c0:	4619      	mov	r1, r3
 80009c2:	481b      	ldr	r0, [pc, #108]	; (8000a30 <MX_GPIO_Init+0x158>)
 80009c4:	f001 f888 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80009c8:	f244 0381 	movw	r3, #16513	; 0x4081
 80009cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ce:	2301      	movs	r3, #1
 80009d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d2:	2300      	movs	r3, #0
 80009d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d6:	2300      	movs	r3, #0
 80009d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009da:	f107 031c 	add.w	r3, r7, #28
 80009de:	4619      	mov	r1, r3
 80009e0:	4811      	ldr	r0, [pc, #68]	; (8000a28 <MX_GPIO_Init+0x150>)
 80009e2:	f001 f879 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80009e6:	2340      	movs	r3, #64	; 0x40
 80009e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ea:	2301      	movs	r3, #1
 80009ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f2:	2300      	movs	r3, #0
 80009f4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009f6:	f107 031c 	add.w	r3, r7, #28
 80009fa:	4619      	mov	r1, r3
 80009fc:	480b      	ldr	r0, [pc, #44]	; (8000a2c <MX_GPIO_Init+0x154>)
 80009fe:	f001 f86b 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a02:	2380      	movs	r3, #128	; 0x80
 8000a04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a06:	2300      	movs	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 031c 	add.w	r3, r7, #28
 8000a12:	4619      	mov	r1, r3
 8000a14:	4805      	ldr	r0, [pc, #20]	; (8000a2c <MX_GPIO_Init+0x154>)
 8000a16:	f001 f85f 	bl	8001ad8 <HAL_GPIO_Init>

}
 8000a1a:	bf00      	nop
 8000a1c:	3730      	adds	r7, #48	; 0x30
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40020400 	.word	0x40020400
 8000a2c:	40021800 	.word	0x40021800
 8000a30:	40020800 	.word	0x40020800

08000a34 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a04      	ldr	r2, [pc, #16]	; (8000a54 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d101      	bne.n	8000a4a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a46:	f000 fc0d 	bl	8001264 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40001400 	.word	0x40001400

08000a58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a5c:	b672      	cpsid	i
}
 8000a5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a60:	e7fe      	b.n	8000a60 <Error_Handler+0x8>
	...

08000a64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	607b      	str	r3, [r7, #4]
 8000a6e:	4b12      	ldr	r3, [pc, #72]	; (8000ab8 <HAL_MspInit+0x54>)
 8000a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a72:	4a11      	ldr	r2, [pc, #68]	; (8000ab8 <HAL_MspInit+0x54>)
 8000a74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a78:	6453      	str	r3, [r2, #68]	; 0x44
 8000a7a:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <HAL_MspInit+0x54>)
 8000a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	603b      	str	r3, [r7, #0]
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <HAL_MspInit+0x54>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8e:	4a0a      	ldr	r2, [pc, #40]	; (8000ab8 <HAL_MspInit+0x54>)
 8000a90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a94:	6413      	str	r3, [r2, #64]	; 0x40
 8000a96:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <HAL_MspInit+0x54>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a9e:	603b      	str	r3, [r7, #0]
 8000aa0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	210f      	movs	r1, #15
 8000aa6:	f06f 0001 	mvn.w	r0, #1
 8000aaa:	f000 fcd7 	bl	800145c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40023800 	.word	0x40023800

08000abc <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08e      	sub	sp, #56	; 0x38
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	60da      	str	r2, [r3, #12]
 8000ad2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a55      	ldr	r2, [pc, #340]	; (8000c30 <HAL_ETH_MspInit+0x174>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	f040 80a4 	bne.w	8000c28 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	623b      	str	r3, [r7, #32]
 8000ae4:	4b53      	ldr	r3, [pc, #332]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae8:	4a52      	ldr	r2, [pc, #328]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000aea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000aee:	6313      	str	r3, [r2, #48]	; 0x30
 8000af0:	4b50      	ldr	r3, [pc, #320]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000af8:	623b      	str	r3, [r7, #32]
 8000afa:	6a3b      	ldr	r3, [r7, #32]
 8000afc:	2300      	movs	r3, #0
 8000afe:	61fb      	str	r3, [r7, #28]
 8000b00:	4b4c      	ldr	r3, [pc, #304]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b04:	4a4b      	ldr	r2, [pc, #300]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000b0a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0c:	4b49      	ldr	r3, [pc, #292]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000b14:	61fb      	str	r3, [r7, #28]
 8000b16:	69fb      	ldr	r3, [r7, #28]
 8000b18:	2300      	movs	r3, #0
 8000b1a:	61bb      	str	r3, [r7, #24]
 8000b1c:	4b45      	ldr	r3, [pc, #276]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b20:	4a44      	ldr	r2, [pc, #272]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b22:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000b26:	6313      	str	r3, [r2, #48]	; 0x30
 8000b28:	4b42      	ldr	r3, [pc, #264]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000b30:	61bb      	str	r3, [r7, #24]
 8000b32:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]
 8000b38:	4b3e      	ldr	r3, [pc, #248]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3c:	4a3d      	ldr	r2, [pc, #244]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b3e:	f043 0304 	orr.w	r3, r3, #4
 8000b42:	6313      	str	r3, [r2, #48]	; 0x30
 8000b44:	4b3b      	ldr	r3, [pc, #236]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b48:	f003 0304 	and.w	r3, r3, #4
 8000b4c:	617b      	str	r3, [r7, #20]
 8000b4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b50:	2300      	movs	r3, #0
 8000b52:	613b      	str	r3, [r7, #16]
 8000b54:	4b37      	ldr	r3, [pc, #220]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b58:	4a36      	ldr	r2, [pc, #216]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b5a:	f043 0301 	orr.w	r3, r3, #1
 8000b5e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b60:	4b34      	ldr	r3, [pc, #208]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b64:	f003 0301 	and.w	r3, r3, #1
 8000b68:	613b      	str	r3, [r7, #16]
 8000b6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	60fb      	str	r3, [r7, #12]
 8000b70:	4b30      	ldr	r3, [pc, #192]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b74:	4a2f      	ldr	r2, [pc, #188]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b76:	f043 0302 	orr.w	r3, r3, #2
 8000b7a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7c:	4b2d      	ldr	r3, [pc, #180]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b80:	f003 0302 	and.w	r3, r3, #2
 8000b84:	60fb      	str	r3, [r7, #12]
 8000b86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60bb      	str	r3, [r7, #8]
 8000b8c:	4b29      	ldr	r3, [pc, #164]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b90:	4a28      	ldr	r2, [pc, #160]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b96:	6313      	str	r3, [r2, #48]	; 0x30
 8000b98:	4b26      	ldr	r3, [pc, #152]	; (8000c34 <HAL_ETH_MspInit+0x178>)
 8000b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ba0:	60bb      	str	r3, [r7, #8]
 8000ba2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000ba4:	2332      	movs	r3, #50	; 0x32
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bac:	2300      	movs	r3, #0
 8000bae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb0:	2303      	movs	r3, #3
 8000bb2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bb4:	230b      	movs	r3, #11
 8000bb6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	481e      	ldr	r0, [pc, #120]	; (8000c38 <HAL_ETH_MspInit+0x17c>)
 8000bc0:	f000 ff8a 	bl	8001ad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000bc4:	2386      	movs	r3, #134	; 0x86
 8000bc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bd4:	230b      	movs	r3, #11
 8000bd6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4817      	ldr	r0, [pc, #92]	; (8000c3c <HAL_ETH_MspInit+0x180>)
 8000be0:	f000 ff7a 	bl	8001ad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000be4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000be8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bea:	2302      	movs	r3, #2
 8000bec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf2:	2303      	movs	r3, #3
 8000bf4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bf6:	230b      	movs	r3, #11
 8000bf8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000bfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bfe:	4619      	mov	r1, r3
 8000c00:	480f      	ldr	r0, [pc, #60]	; (8000c40 <HAL_ETH_MspInit+0x184>)
 8000c02:	f000 ff69 	bl	8001ad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000c06:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c14:	2303      	movs	r3, #3
 8000c16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c18:	230b      	movs	r3, #11
 8000c1a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c20:	4619      	mov	r1, r3
 8000c22:	4808      	ldr	r0, [pc, #32]	; (8000c44 <HAL_ETH_MspInit+0x188>)
 8000c24:	f000 ff58 	bl	8001ad8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000c28:	bf00      	nop
 8000c2a:	3738      	adds	r7, #56	; 0x38
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40028000 	.word	0x40028000
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40020800 	.word	0x40020800
 8000c3c:	40020000 	.word	0x40020000
 8000c40:	40020400 	.word	0x40020400
 8000c44:	40021800 	.word	0x40021800

08000c48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08a      	sub	sp, #40	; 0x28
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c50:	f107 0314 	add.w	r3, r7, #20
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a19      	ldr	r2, [pc, #100]	; (8000ccc <HAL_UART_MspInit+0x84>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d12c      	bne.n	8000cc4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	613b      	str	r3, [r7, #16]
 8000c6e:	4b18      	ldr	r3, [pc, #96]	; (8000cd0 <HAL_UART_MspInit+0x88>)
 8000c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c72:	4a17      	ldr	r2, [pc, #92]	; (8000cd0 <HAL_UART_MspInit+0x88>)
 8000c74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c78:	6413      	str	r3, [r2, #64]	; 0x40
 8000c7a:	4b15      	ldr	r3, [pc, #84]	; (8000cd0 <HAL_UART_MspInit+0x88>)
 8000c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c82:	613b      	str	r3, [r7, #16]
 8000c84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <HAL_UART_MspInit+0x88>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a10      	ldr	r2, [pc, #64]	; (8000cd0 <HAL_UART_MspInit+0x88>)
 8000c90:	f043 0308 	orr.w	r3, r3, #8
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
 8000c96:	4b0e      	ldr	r3, [pc, #56]	; (8000cd0 <HAL_UART_MspInit+0x88>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	f003 0308 	and.w	r3, r3, #8
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000ca2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000cb4:	2307      	movs	r3, #7
 8000cb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <HAL_UART_MspInit+0x8c>)
 8000cc0:	f000 ff0a 	bl	8001ad8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000cc4:	bf00      	nop
 8000cc6:	3728      	adds	r7, #40	; 0x28
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40004800 	.word	0x40004800
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40020c00 	.word	0x40020c00

08000cd8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08a      	sub	sp, #40	; 0x28
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce0:	f107 0314 	add.w	r3, r7, #20
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	609a      	str	r2, [r3, #8]
 8000cec:	60da      	str	r2, [r3, #12]
 8000cee:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000cf8:	d13f      	bne.n	8000d7a <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	613b      	str	r3, [r7, #16]
 8000cfe:	4b21      	ldr	r3, [pc, #132]	; (8000d84 <HAL_PCD_MspInit+0xac>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	4a20      	ldr	r2, [pc, #128]	; (8000d84 <HAL_PCD_MspInit+0xac>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0a:	4b1e      	ldr	r3, [pc, #120]	; (8000d84 <HAL_PCD_MspInit+0xac>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000d16:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000d1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d24:	2303      	movs	r3, #3
 8000d26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d28:	230a      	movs	r3, #10
 8000d2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	4619      	mov	r1, r3
 8000d32:	4815      	ldr	r0, [pc, #84]	; (8000d88 <HAL_PCD_MspInit+0xb0>)
 8000d34:	f000 fed0 	bl	8001ad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000d38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000d46:	f107 0314 	add.w	r3, r7, #20
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	480e      	ldr	r0, [pc, #56]	; (8000d88 <HAL_PCD_MspInit+0xb0>)
 8000d4e:	f000 fec3 	bl	8001ad8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000d52:	4b0c      	ldr	r3, [pc, #48]	; (8000d84 <HAL_PCD_MspInit+0xac>)
 8000d54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d56:	4a0b      	ldr	r2, [pc, #44]	; (8000d84 <HAL_PCD_MspInit+0xac>)
 8000d58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d5c:	6353      	str	r3, [r2, #52]	; 0x34
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60fb      	str	r3, [r7, #12]
 8000d62:	4b08      	ldr	r3, [pc, #32]	; (8000d84 <HAL_PCD_MspInit+0xac>)
 8000d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d66:	4a07      	ldr	r2, [pc, #28]	; (8000d84 <HAL_PCD_MspInit+0xac>)
 8000d68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d6e:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <HAL_PCD_MspInit+0xac>)
 8000d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000d7a:	bf00      	nop
 8000d7c:	3728      	adds	r7, #40	; 0x28
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	40023800 	.word	0x40023800
 8000d88:	40020000 	.word	0x40020000

08000d8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08c      	sub	sp, #48	; 0x30
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d94:	2300      	movs	r3, #0
 8000d96:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	6879      	ldr	r1, [r7, #4]
 8000da0:	2037      	movs	r0, #55	; 0x37
 8000da2:	f000 fb5b 	bl	800145c <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000da6:	2037      	movs	r0, #55	; 0x37
 8000da8:	f000 fb74 	bl	8001494 <HAL_NVIC_EnableIRQ>

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000dac:	2300      	movs	r3, #0
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	4b1f      	ldr	r3, [pc, #124]	; (8000e30 <HAL_InitTick+0xa4>)
 8000db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db4:	4a1e      	ldr	r2, [pc, #120]	; (8000e30 <HAL_InitTick+0xa4>)
 8000db6:	f043 0320 	orr.w	r3, r3, #32
 8000dba:	6413      	str	r3, [r2, #64]	; 0x40
 8000dbc:	4b1c      	ldr	r3, [pc, #112]	; (8000e30 <HAL_InitTick+0xa4>)
 8000dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc0:	f003 0320 	and.w	r3, r3, #32
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000dc8:	f107 0210 	add.w	r2, r7, #16
 8000dcc:	f107 0314 	add.w	r3, r7, #20
 8000dd0:	4611      	mov	r1, r2
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f001 fe12 	bl	80029fc <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000dd8:	f001 fde8 	bl	80029ac <HAL_RCC_GetPCLK1Freq>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000de4:	4a13      	ldr	r2, [pc, #76]	; (8000e34 <HAL_InitTick+0xa8>)
 8000de6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dea:	0c9b      	lsrs	r3, r3, #18
 8000dec:	3b01      	subs	r3, #1
 8000dee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000df0:	4b11      	ldr	r3, [pc, #68]	; (8000e38 <HAL_InitTick+0xac>)
 8000df2:	4a12      	ldr	r2, [pc, #72]	; (8000e3c <HAL_InitTick+0xb0>)
 8000df4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000df6:	4b10      	ldr	r3, [pc, #64]	; (8000e38 <HAL_InitTick+0xac>)
 8000df8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000dfc:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000dfe:	4a0e      	ldr	r2, [pc, #56]	; (8000e38 <HAL_InitTick+0xac>)
 8000e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e02:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000e04:	4b0c      	ldr	r3, [pc, #48]	; (8000e38 <HAL_InitTick+0xac>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e0a:	4b0b      	ldr	r3, [pc, #44]	; (8000e38 <HAL_InitTick+0xac>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8000e10:	4809      	ldr	r0, [pc, #36]	; (8000e38 <HAL_InitTick+0xac>)
 8000e12:	f001 fe25 	bl	8002a60 <HAL_TIM_Base_Init>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d104      	bne.n	8000e26 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8000e1c:	4806      	ldr	r0, [pc, #24]	; (8000e38 <HAL_InitTick+0xac>)
 8000e1e:	f001 fe79 	bl	8002b14 <HAL_TIM_Base_Start_IT>
 8000e22:	4603      	mov	r3, r0
 8000e24:	e000      	b.n	8000e28 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	3730      	adds	r7, #48	; 0x30
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40023800 	.word	0x40023800
 8000e34:	431bde83 	.word	0x431bde83
 8000e38:	2000085c 	.word	0x2000085c
 8000e3c:	40001400 	.word	0x40001400

08000e40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e44:	e7fe      	b.n	8000e44 <NMI_Handler+0x4>

08000e46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e46:	b480      	push	{r7}
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e4a:	e7fe      	b.n	8000e4a <HardFault_Handler+0x4>

08000e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e50:	e7fe      	b.n	8000e50 <MemManage_Handler+0x4>

08000e52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e56:	e7fe      	b.n	8000e56 <BusFault_Handler+0x4>

08000e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e5c:	e7fe      	b.n	8000e5c <UsageFault_Handler+0x4>

08000e5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000e70:	4802      	ldr	r0, [pc, #8]	; (8000e7c <TIM7_IRQHandler+0x10>)
 8000e72:	f001 febf 	bl	8002bf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	2000085c 	.word	0x2000085c

08000e80 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
    /* e.g. write a character to the USART3 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000e88:	1d39      	adds	r1, r7, #4
 8000e8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e8e:	2201      	movs	r2, #1
 8000e90:	4803      	ldr	r0, [pc, #12]	; (8000ea0 <__io_putchar+0x20>)
 8000e92:	f002 f8e0 	bl	8003056 <HAL_UART_Transmit>

	return ch;
 8000e96:	687b      	ldr	r3, [r7, #4]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	200002f0 	.word	0x200002f0

08000ea4 <vPrintString>:

/*-----------------------------------------------------------*/

void vPrintString( const char *pcString )
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	/* Print the string, using a critical section as a crude method of mutual
	exclusion. */
	taskENTER_CRITICAL();
 8000eac:	f004 fdfa 	bl	8005aa4 <vPortEnterCritical>
	{
		printf( "%s", pcString );
 8000eb0:	6879      	ldr	r1, [r7, #4]
 8000eb2:	4807      	ldr	r0, [pc, #28]	; (8000ed0 <vPrintString+0x2c>)
 8000eb4:	f005 fbf0 	bl	8006698 <iprintf>
		fflush( stdout );
 8000eb8:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <vPrintString+0x30>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f005 f9c4 	bl	800624c <fflush>
	}
	taskEXIT_CRITICAL();
 8000ec4:	f004 fe1e 	bl	8005b04 <vPortExitCritical>
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	080071ec 	.word	0x080071ec
 8000ed4:	20000048 	.word	0x20000048

08000ed8 <vPrintTwoStrings>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vPrintTwoStrings( const char *pcString1, const char *pcString2 )
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	6039      	str	r1, [r7, #0]
	/* Print the string, using a critical section as a crude method of mutual
	exclusion. */
	vTaskSuspendAll();
 8000ee2:	f003 febd 	bl	8004c60 <vTaskSuspendAll>
	{
		printf( "At time %lu: %s %s\r\n", xTaskGetTickCount(), pcString1, pcString2 );
 8000ee6:	f003 ff65 	bl	8004db4 <xTaskGetTickCount>
 8000eea:	4601      	mov	r1, r0
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	4804      	ldr	r0, [pc, #16]	; (8000f04 <vPrintTwoStrings+0x2c>)
 8000ef2:	f005 fbd1 	bl	8006698 <iprintf>
	}
	xTaskResumeAll();
 8000ef6:	f003 fec1 	bl	8004c7c <xTaskResumeAll>
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	080071fc 	.word	0x080071fc

08000f08 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b086      	sub	sp, #24
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]
 8000f18:	e00a      	b.n	8000f30 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f1a:	f3af 8000 	nop.w
 8000f1e:	4601      	mov	r1, r0
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	1c5a      	adds	r2, r3, #1
 8000f24:	60ba      	str	r2, [r7, #8]
 8000f26:	b2ca      	uxtb	r2, r1
 8000f28:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	697a      	ldr	r2, [r7, #20]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	dbf0      	blt.n	8000f1a <_read+0x12>
	}

return len;
 8000f38:	687b      	ldr	r3, [r7, #4]
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3718      	adds	r7, #24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}

08000f42 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b086      	sub	sp, #24
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	60f8      	str	r0, [r7, #12]
 8000f4a:	60b9      	str	r1, [r7, #8]
 8000f4c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
 8000f52:	e009      	b.n	8000f68 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	1c5a      	adds	r2, r3, #1
 8000f58:	60ba      	str	r2, [r7, #8]
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff ff8f 	bl	8000e80 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	3301      	adds	r3, #1
 8000f66:	617b      	str	r3, [r7, #20]
 8000f68:	697a      	ldr	r2, [r7, #20]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	dbf1      	blt.n	8000f54 <_write+0x12>
	}
	return len;
 8000f70:	687b      	ldr	r3, [r7, #4]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3718      	adds	r7, #24
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <_close>:

int _close(int file)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
	return -1;
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr

08000f92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f92:	b480      	push	{r7}
 8000f94:	b083      	sub	sp, #12
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
 8000f9a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fa2:	605a      	str	r2, [r3, #4]
	return 0;
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <_isatty>:

int _isatty(int file)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	b083      	sub	sp, #12
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
	return 1;
 8000fba:	2301      	movs	r3, #1
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
	return 0;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3714      	adds	r7, #20
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
	...

08000fe4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fec:	4a14      	ldr	r2, [pc, #80]	; (8001040 <_sbrk+0x5c>)
 8000fee:	4b15      	ldr	r3, [pc, #84]	; (8001044 <_sbrk+0x60>)
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ff8:	4b13      	ldr	r3, [pc, #76]	; (8001048 <_sbrk+0x64>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d102      	bne.n	8001006 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001000:	4b11      	ldr	r3, [pc, #68]	; (8001048 <_sbrk+0x64>)
 8001002:	4a12      	ldr	r2, [pc, #72]	; (800104c <_sbrk+0x68>)
 8001004:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001006:	4b10      	ldr	r3, [pc, #64]	; (8001048 <_sbrk+0x64>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4413      	add	r3, r2
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	429a      	cmp	r2, r3
 8001012:	d207      	bcs.n	8001024 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001014:	f005 f852 	bl	80060bc <__errno>
 8001018:	4603      	mov	r3, r0
 800101a:	220c      	movs	r2, #12
 800101c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800101e:	f04f 33ff 	mov.w	r3, #4294967295
 8001022:	e009      	b.n	8001038 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001024:	4b08      	ldr	r3, [pc, #32]	; (8001048 <_sbrk+0x64>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800102a:	4b07      	ldr	r3, [pc, #28]	; (8001048 <_sbrk+0x64>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4413      	add	r3, r2
 8001032:	4a05      	ldr	r2, [pc, #20]	; (8001048 <_sbrk+0x64>)
 8001034:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001036:	68fb      	ldr	r3, [r7, #12]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3718      	adds	r7, #24
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20030000 	.word	0x20030000
 8001044:	00000400 	.word	0x00000400
 8001048:	200008a4 	.word	0x200008a4
 800104c:	20004610 	.word	0x20004610

08001050 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <SystemInit+0x20>)
 8001056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800105a:	4a05      	ldr	r2, [pc, #20]	; (8001070 <SystemInit+0x20>)
 800105c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001060:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	e000ed00 	.word	0xe000ed00

08001074 <vTaskButton>:
// ------ Public functions -----------------------------------------

/*------------------------------------------------------------------*/
/* Task Button thread */
void vTaskButton( void const * argument )
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	/*  Declare & Initialize Task Function variables for argument, led, button and task */
	static ledFlag_t lValueToSend = NotBlinking;

	char *pcTaskName = ( char * ) pcTaskGetName( NULL );
 800107c:	2000      	movs	r0, #0
 800107e:	f003 febb 	bl	8004df8 <pcTaskGetName>
 8001082:	60f8      	str	r0, [r7, #12]

	/* Print out the name of this task. */
	vPrintTwoStrings(pcTaskName, "- is running\r\n" );
 8001084:	4920      	ldr	r1, [pc, #128]	; (8001108 <vTaskButton+0x94>)
 8001086:	68f8      	ldr	r0, [r7, #12]
 8001088:	f7ff ff26 	bl	8000ed8 <vPrintTwoStrings>

	/* As per most tasks, this task is implemented in an infinite loop. */
	for( ;; )
	{
		/* Check HW Button State */
		if( HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET )
 800108c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001090:	481e      	ldr	r0, [pc, #120]	; (800110c <vTaskButton+0x98>)
 8001092:	f000 fecd 	bl	8001e30 <HAL_GPIO_ReadPin>
 8001096:	4603      	mov	r3, r0
 8001098:	2b01      	cmp	r3, #1
 800109a:	d131      	bne.n	8001100 <vTaskButton+0x8c>
		{

    		xSemaphoreTake( xMutex, portMAX_DELAY );
 800109c:	4b1c      	ldr	r3, [pc, #112]	; (8001110 <vTaskButton+0x9c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f04f 31ff 	mov.w	r1, #4294967295
 80010a4:	4618      	mov	r0, r3
 80010a6:	f003 f981 	bl	80043ac <xQueueSemaphoreTake>
        	/* Check, Update and Print Led Flag */
			if( ledBlinkingFlag == NotBlinking )
 80010aa:	4b1a      	ldr	r3, [pc, #104]	; (8001114 <vTaskButton+0xa0>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d109      	bne.n	80010c6 <vTaskButton+0x52>
			{
				ledBlinkingFlag = Blinking;
 80010b2:	4b18      	ldr	r3, [pc, #96]	; (8001114 <vTaskButton+0xa0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]
				vPrintTwoStrings(pcTaskName, pcTextForTask_BlinkingOn );
 80010b8:	4b17      	ldr	r3, [pc, #92]	; (8001118 <vTaskButton+0xa4>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4619      	mov	r1, r3
 80010be:	68f8      	ldr	r0, [r7, #12]
 80010c0:	f7ff ff0a 	bl	8000ed8 <vPrintTwoStrings>
 80010c4:	e008      	b.n	80010d8 <vTaskButton+0x64>
			}
			else
			{
				ledBlinkingFlag = NotBlinking;
 80010c6:	4b13      	ldr	r3, [pc, #76]	; (8001114 <vTaskButton+0xa0>)
 80010c8:	2201      	movs	r2, #1
 80010ca:	701a      	strb	r2, [r3, #0]
            	vPrintTwoStrings(pcTaskName, pcTextForTask_BlinkingOff );
 80010cc:	4b13      	ldr	r3, [pc, #76]	; (800111c <vTaskButton+0xa8>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4619      	mov	r1, r3
 80010d2:	68f8      	ldr	r0, [r7, #12]
 80010d4:	f7ff ff00 	bl	8000ed8 <vPrintTwoStrings>
			}
			xSemaphoreGive(xMutex);
 80010d8:	4b0d      	ldr	r3, [pc, #52]	; (8001110 <vTaskButton+0x9c>)
 80010da:	6818      	ldr	r0, [r3, #0]
 80010dc:	2300      	movs	r3, #0
 80010de:	2200      	movs	r2, #0
 80010e0:	2100      	movs	r1, #0
 80010e2:	f003 f865 	bl	80041b0 <xQueueGenericSend>
			/* 'Give' the semaphore to unblock the task. */
        	vPrintTwoStrings(pcTaskName, pcTextForTask_BinSemGiven );
 80010e6:	4b0e      	ldr	r3, [pc, #56]	; (8001120 <vTaskButton+0xac>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4619      	mov	r1, r3
 80010ec:	68f8      	ldr	r0, [r7, #12]
 80010ee:	f7ff fef3 	bl	8000ed8 <vPrintTwoStrings>
			xSemaphoreGive( BinarySemaphoreHandle );
 80010f2:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <vTaskButton+0xb0>)
 80010f4:	6818      	ldr	r0, [r3, #0]
 80010f6:	2300      	movs	r3, #0
 80010f8:	2200      	movs	r2, #0
 80010fa:	2100      	movs	r1, #0
 80010fc:	f003 f858 	bl	80041b0 <xQueueGenericSend>
		}

		/* We want this task to execute every 250 milliseconds. */
		osDelay( buttonTickCntMAX );
 8001100:	20fa      	movs	r0, #250	; 0xfa
 8001102:	f002 fe87 	bl	8003e14 <osDelay>
		if( HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET )
 8001106:	e7c1      	b.n	800108c <vTaskButton+0x18>
 8001108:	08007264 	.word	0x08007264
 800110c:	40020800 	.word	0x40020800
 8001110:	20000848 	.word	0x20000848
 8001114:	2000084c 	.word	0x2000084c
 8001118:	20000004 	.word	0x20000004
 800111c:	20000008 	.word	0x20000008
 8001120:	2000000c 	.word	0x2000000c
 8001124:	20000850 	.word	0x20000850

08001128 <vTaskLed>:
// ------ Public functions -----------------------------------------

/*------------------------------------------------------------------*/
/* Task Led thread */
void vTaskLed( void const * argument )
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	/*  Declare & Initialize Task Function variables for argument, led, button and task */
	LDX_Config_t * ptr = (LDX_Config_t *) argument;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	617b      	str	r3, [r7, #20]

	uint32_t xLastWakeTime;

	/* The xLastWakeTime variable needs to be initialized with the current tick
	   count. ws*/
	xLastWakeTime = osKernelSysTick();
 8001134:	f002 fe37 	bl	8003da6 <osKernelSysTick>
 8001138:	4603      	mov	r3, r0
 800113a:	60fb      	str	r3, [r7, #12]

	char *pcTaskName = ( char * ) pcTaskGetName( NULL );
 800113c:	2000      	movs	r0, #0
 800113e:	f003 fe5b 	bl	8004df8 <pcTaskGetName>
 8001142:	6138      	str	r0, [r7, #16]

	/* Print out the name of this task. */
	vPrintTwoStrings(pcTaskName, "   - is running\r\n" );
 8001144:	491c      	ldr	r1, [pc, #112]	; (80011b8 <vTaskLed+0x90>)
 8001146:	6938      	ldr	r0, [r7, #16]
 8001148:	f7ff fec6 	bl	8000ed8 <vPrintTwoStrings>
	/* As per most tasks, this task is implemented within an infinite loop.
	 *
	 * Take the semaphore once to start with so the semaphore is empty before the
	 * infinite loop is entered.  The semaphore was created before the scheduler
	 * was started so before this task ran for the first time.*/
    xSemaphoreTake(BinarySemaphoreHandle, (portTickType) 0);
 800114c:	4b1b      	ldr	r3, [pc, #108]	; (80011bc <vTaskLed+0x94>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2100      	movs	r1, #0
 8001152:	4618      	mov	r0, r3
 8001154:	f003 f92a 	bl	80043ac <xQueueSemaphoreTake>

    /* As per most tasks, this task is implemented in an infinite loop. */
	for( ;; )
	{
		ptr->ledFlag = ledBlinkingFlag;
 8001158:	4b19      	ldr	r3, [pc, #100]	; (80011c0 <vTaskLed+0x98>)
 800115a:	781a      	ldrb	r2, [r3, #0]
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	71da      	strb	r2, [r3, #7]
		/* Check Led Flag */
		if( ptr->ledFlag == Blinking )
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	79db      	ldrb	r3, [r3, #7]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d11f      	bne.n	80011a8 <vTaskLed+0x80>
		{
			/* Check, Update and Print Led State */
		   	if( ptr->ledState == GPIO_PIN_RESET)
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	799b      	ldrb	r3, [r3, #6]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d109      	bne.n	8001184 <vTaskLed+0x5c>
		   	{
		   		ptr->ledState = GPIO_PIN_SET;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	2201      	movs	r2, #1
 8001174:	719a      	strb	r2, [r3, #6]
            	vPrintTwoStrings(pcTaskName, pcTextForTask_LDXTOn );
 8001176:	4b13      	ldr	r3, [pc, #76]	; (80011c4 <vTaskLed+0x9c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4619      	mov	r1, r3
 800117c:	6938      	ldr	r0, [r7, #16]
 800117e:	f7ff feab 	bl	8000ed8 <vPrintTwoStrings>
 8001182:	e008      	b.n	8001196 <vTaskLed+0x6e>
		   	}
	    	else
	    	{
	    		ptr->ledState = GPIO_PIN_RESET;
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	2200      	movs	r2, #0
 8001188:	719a      	strb	r2, [r3, #6]
            	vPrintTwoStrings(pcTaskName, pcTextForTask_LDXTOff );
 800118a:	4b0f      	ldr	r3, [pc, #60]	; (80011c8 <vTaskLed+0xa0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4619      	mov	r1, r3
 8001190:	6938      	ldr	r0, [r7, #16]
 8001192:	f7ff fea1 	bl	8000ed8 <vPrintTwoStrings>
		   	}
			/* Update HW Led State */
		   	HAL_GPIO_WritePin( ptr->LDX_GPIO_Port, ptr->LDX_Pin, ptr->ledState );
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	6818      	ldr	r0, [r3, #0]
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	8899      	ldrh	r1, [r3, #4]
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	799b      	ldrb	r3, [r3, #6]
 80011a2:	461a      	mov	r2, r3
 80011a4:	f000 fe5c 	bl	8001e60 <HAL_GPIO_WritePin>
//			}
//			ptr->ledFlag = lReceivedValue;
//        	vPrintTwoStrings(pcTaskName, pcTextForTask_BinSemTaken );
//		}
		/* We want this task to execute exactly every 250 milliseconds. */
		osDelayUntil( &xLastWakeTime, ledTickCntMAX );
 80011a8:	f107 030c 	add.w	r3, r7, #12
 80011ac:	21fa      	movs	r1, #250	; 0xfa
 80011ae:	4618      	mov	r0, r3
 80011b0:	f002 fe44 	bl	8003e3c <osDelayUntil>
		ptr->ledFlag = ledBlinkingFlag;
 80011b4:	e7d0      	b.n	8001158 <vTaskLed+0x30>
 80011b6:	bf00      	nop
 80011b8:	080072c8 	.word	0x080072c8
 80011bc:	20000850 	.word	0x20000850
 80011c0:	2000084c 	.word	0x2000084c
 80011c4:	20000010 	.word	0x20000010
 80011c8:	20000014 	.word	0x20000014

080011cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80011cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001204 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011d0:	480d      	ldr	r0, [pc, #52]	; (8001208 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011d2:	490e      	ldr	r1, [pc, #56]	; (800120c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011d4:	4a0e      	ldr	r2, [pc, #56]	; (8001210 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d8:	e002      	b.n	80011e0 <LoopCopyDataInit>

080011da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011de:	3304      	adds	r3, #4

080011e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e4:	d3f9      	bcc.n	80011da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011e6:	4a0b      	ldr	r2, [pc, #44]	; (8001214 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011e8:	4c0b      	ldr	r4, [pc, #44]	; (8001218 <LoopFillZerobss+0x26>)
  movs r3, #0
 80011ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011ec:	e001      	b.n	80011f2 <LoopFillZerobss>

080011ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011f0:	3204      	adds	r2, #4

080011f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f4:	d3fb      	bcc.n	80011ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011f6:	f7ff ff2b 	bl	8001050 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011fa:	f005 f92f 	bl	800645c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011fe:	f7ff f9c9 	bl	8000594 <main>
  bx  lr    
 8001202:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001204:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001208:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800120c:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8001210:	080073a4 	.word	0x080073a4
  ldr r2, =_sbss
 8001214:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8001218:	20004610 	.word	0x20004610

0800121c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800121c:	e7fe      	b.n	800121c <ADC_IRQHandler>
	...

08001220 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001224:	4b0e      	ldr	r3, [pc, #56]	; (8001260 <HAL_Init+0x40>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a0d      	ldr	r2, [pc, #52]	; (8001260 <HAL_Init+0x40>)
 800122a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800122e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001230:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <HAL_Init+0x40>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a0a      	ldr	r2, [pc, #40]	; (8001260 <HAL_Init+0x40>)
 8001236:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800123a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800123c:	4b08      	ldr	r3, [pc, #32]	; (8001260 <HAL_Init+0x40>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a07      	ldr	r2, [pc, #28]	; (8001260 <HAL_Init+0x40>)
 8001242:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001246:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001248:	2003      	movs	r0, #3
 800124a:	f000 f8fc 	bl	8001446 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800124e:	200f      	movs	r0, #15
 8001250:	f7ff fd9c 	bl	8000d8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001254:	f7ff fc06 	bl	8000a64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40023c00 	.word	0x40023c00

08001264 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001268:	4b06      	ldr	r3, [pc, #24]	; (8001284 <HAL_IncTick+0x20>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	461a      	mov	r2, r3
 800126e:	4b06      	ldr	r3, [pc, #24]	; (8001288 <HAL_IncTick+0x24>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4413      	add	r3, r2
 8001274:	4a04      	ldr	r2, [pc, #16]	; (8001288 <HAL_IncTick+0x24>)
 8001276:	6013      	str	r3, [r2, #0]
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	20000040 	.word	0x20000040
 8001288:	200008a8 	.word	0x200008a8

0800128c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  return uwTick;
 8001290:	4b03      	ldr	r3, [pc, #12]	; (80012a0 <HAL_GetTick+0x14>)
 8001292:	681b      	ldr	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	200008a8 	.word	0x200008a8

080012a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012ac:	f7ff ffee 	bl	800128c <HAL_GetTick>
 80012b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012bc:	d005      	beq.n	80012ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012be:	4b0a      	ldr	r3, [pc, #40]	; (80012e8 <HAL_Delay+0x44>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	461a      	mov	r2, r3
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	4413      	add	r3, r2
 80012c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012ca:	bf00      	nop
 80012cc:	f7ff ffde 	bl	800128c <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d8f7      	bhi.n	80012cc <HAL_Delay+0x28>
  {
  }
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000040 	.word	0x20000040

080012ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f003 0307 	and.w	r3, r3, #7
 80012fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012fc:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <__NVIC_SetPriorityGrouping+0x44>)
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001302:	68ba      	ldr	r2, [r7, #8]
 8001304:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001308:	4013      	ands	r3, r2
 800130a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001314:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001318:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800131c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800131e:	4a04      	ldr	r2, [pc, #16]	; (8001330 <__NVIC_SetPriorityGrouping+0x44>)
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	60d3      	str	r3, [r2, #12]
}
 8001324:	bf00      	nop
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001338:	4b04      	ldr	r3, [pc, #16]	; (800134c <__NVIC_GetPriorityGrouping+0x18>)
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	0a1b      	lsrs	r3, r3, #8
 800133e:	f003 0307 	and.w	r3, r3, #7
}
 8001342:	4618      	mov	r0, r3
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800135a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135e:	2b00      	cmp	r3, #0
 8001360:	db0b      	blt.n	800137a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	f003 021f 	and.w	r2, r3, #31
 8001368:	4907      	ldr	r1, [pc, #28]	; (8001388 <__NVIC_EnableIRQ+0x38>)
 800136a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136e:	095b      	lsrs	r3, r3, #5
 8001370:	2001      	movs	r0, #1
 8001372:	fa00 f202 	lsl.w	r2, r0, r2
 8001376:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800137a:	bf00      	nop
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	e000e100 	.word	0xe000e100

0800138c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	6039      	str	r1, [r7, #0]
 8001396:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139c:	2b00      	cmp	r3, #0
 800139e:	db0a      	blt.n	80013b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	b2da      	uxtb	r2, r3
 80013a4:	490c      	ldr	r1, [pc, #48]	; (80013d8 <__NVIC_SetPriority+0x4c>)
 80013a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013aa:	0112      	lsls	r2, r2, #4
 80013ac:	b2d2      	uxtb	r2, r2
 80013ae:	440b      	add	r3, r1
 80013b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013b4:	e00a      	b.n	80013cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	b2da      	uxtb	r2, r3
 80013ba:	4908      	ldr	r1, [pc, #32]	; (80013dc <__NVIC_SetPriority+0x50>)
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	f003 030f 	and.w	r3, r3, #15
 80013c2:	3b04      	subs	r3, #4
 80013c4:	0112      	lsls	r2, r2, #4
 80013c6:	b2d2      	uxtb	r2, r2
 80013c8:	440b      	add	r3, r1
 80013ca:	761a      	strb	r2, [r3, #24]
}
 80013cc:	bf00      	nop
 80013ce:	370c      	adds	r7, #12
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	e000e100 	.word	0xe000e100
 80013dc:	e000ed00 	.word	0xe000ed00

080013e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b089      	sub	sp, #36	; 0x24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	f003 0307 	and.w	r3, r3, #7
 80013f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	f1c3 0307 	rsb	r3, r3, #7
 80013fa:	2b04      	cmp	r3, #4
 80013fc:	bf28      	it	cs
 80013fe:	2304      	movcs	r3, #4
 8001400:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	3304      	adds	r3, #4
 8001406:	2b06      	cmp	r3, #6
 8001408:	d902      	bls.n	8001410 <NVIC_EncodePriority+0x30>
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	3b03      	subs	r3, #3
 800140e:	e000      	b.n	8001412 <NVIC_EncodePriority+0x32>
 8001410:	2300      	movs	r3, #0
 8001412:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001414:	f04f 32ff 	mov.w	r2, #4294967295
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	fa02 f303 	lsl.w	r3, r2, r3
 800141e:	43da      	mvns	r2, r3
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	401a      	ands	r2, r3
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001428:	f04f 31ff 	mov.w	r1, #4294967295
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	fa01 f303 	lsl.w	r3, r1, r3
 8001432:	43d9      	mvns	r1, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001438:	4313      	orrs	r3, r2
         );
}
 800143a:	4618      	mov	r0, r3
 800143c:	3724      	adds	r7, #36	; 0x24
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr

08001446 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b082      	sub	sp, #8
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f7ff ff4c 	bl	80012ec <__NVIC_SetPriorityGrouping>
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
 8001468:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800146e:	f7ff ff61 	bl	8001334 <__NVIC_GetPriorityGrouping>
 8001472:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	68b9      	ldr	r1, [r7, #8]
 8001478:	6978      	ldr	r0, [r7, #20]
 800147a:	f7ff ffb1 	bl	80013e0 <NVIC_EncodePriority>
 800147e:	4602      	mov	r2, r0
 8001480:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001484:	4611      	mov	r1, r2
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff ff80 	bl	800138c <__NVIC_SetPriority>
}
 800148c:	bf00      	nop
 800148e:	3718      	adds	r7, #24
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	4603      	mov	r3, r0
 800149c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800149e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff ff54 	bl	8001350 <__NVIC_EnableIRQ>
}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d101      	bne.n	80014c2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e06c      	b.n	800159c <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d106      	bne.n	80014da <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2223      	movs	r2, #35	; 0x23
 80014d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f7ff faf1 	bl	8000abc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	4b31      	ldr	r3, [pc, #196]	; (80015a4 <HAL_ETH_Init+0xf4>)
 80014e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e2:	4a30      	ldr	r2, [pc, #192]	; (80015a4 <HAL_ETH_Init+0xf4>)
 80014e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014e8:	6453      	str	r3, [r2, #68]	; 0x44
 80014ea:	4b2e      	ldr	r3, [pc, #184]	; (80015a4 <HAL_ETH_Init+0xf4>)
 80014ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80014f6:	4b2c      	ldr	r3, [pc, #176]	; (80015a8 <HAL_ETH_Init+0xf8>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	4a2b      	ldr	r2, [pc, #172]	; (80015a8 <HAL_ETH_Init+0xf8>)
 80014fc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001500:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001502:	4b29      	ldr	r3, [pc, #164]	; (80015a8 <HAL_ETH_Init+0xf8>)
 8001504:	685a      	ldr	r2, [r3, #4]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	4927      	ldr	r1, [pc, #156]	; (80015a8 <HAL_ETH_Init+0xf8>)
 800150c:	4313      	orrs	r3, r2
 800150e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001510:	4b25      	ldr	r3, [pc, #148]	; (80015a8 <HAL_ETH_Init+0xf8>)
 8001512:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	6812      	ldr	r2, [r2, #0]
 8001522:	f043 0301 	orr.w	r3, r3, #1
 8001526:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800152a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800152c:	f7ff feae 	bl	800128c <HAL_GetTick>
 8001530:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001532:	e011      	b.n	8001558 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001534:	f7ff feaa 	bl	800128c <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001542:	d909      	bls.n	8001558 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2204      	movs	r2, #4
 8001548:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	22e0      	movs	r2, #224	; 0xe0
 8001550:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	e021      	b.n	800159c <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	2b00      	cmp	r3, #0
 8001568:	d1e4      	bne.n	8001534 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f000 f944 	bl	80017f8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f000 f9eb 	bl	800194c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f000 fa41 	bl	80019fe <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	461a      	mov	r2, r3
 8001582:	2100      	movs	r1, #0
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f000 f9a9 	bl	80018dc <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2210      	movs	r2, #16
 8001596:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800159a:	2300      	movs	r3, #0
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40013800 	.word	0x40013800

080015ac <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	4b47      	ldr	r3, [pc, #284]	; (80016e0 <ETH_SetMACConfig+0x134>)
 80015c2:	4013      	ands	r3, r2
 80015c4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	7c1b      	ldrb	r3, [r3, #16]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d102      	bne.n	80015d4 <ETH_SetMACConfig+0x28>
 80015ce:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80015d2:	e000      	b.n	80015d6 <ETH_SetMACConfig+0x2a>
 80015d4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	7c5b      	ldrb	r3, [r3, #17]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d102      	bne.n	80015e4 <ETH_SetMACConfig+0x38>
 80015de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015e2:	e000      	b.n	80015e6 <ETH_SetMACConfig+0x3a>
 80015e4:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80015e6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80015ec:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	7fdb      	ldrb	r3, [r3, #31]
 80015f2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80015f4:	431a      	orrs	r2, r3
                        macconf->Speed |
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80015fa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80015fc:	683a      	ldr	r2, [r7, #0]
 80015fe:	7f92      	ldrb	r2, [r2, #30]
 8001600:	2a00      	cmp	r2, #0
 8001602:	d102      	bne.n	800160a <ETH_SetMACConfig+0x5e>
 8001604:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001608:	e000      	b.n	800160c <ETH_SetMACConfig+0x60>
 800160a:	2200      	movs	r2, #0
                        macconf->Speed |
 800160c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	7f1b      	ldrb	r3, [r3, #28]
 8001612:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001614:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800161a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	791b      	ldrb	r3, [r3, #4]
 8001620:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001622:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001624:	683a      	ldr	r2, [r7, #0]
 8001626:	f892 2020 	ldrb.w	r2, [r2, #32]
 800162a:	2a00      	cmp	r2, #0
 800162c:	d102      	bne.n	8001634 <ETH_SetMACConfig+0x88>
 800162e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001632:	e000      	b.n	8001636 <ETH_SetMACConfig+0x8a>
 8001634:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001636:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	7bdb      	ldrb	r3, [r3, #15]
 800163c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800163e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001644:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800164c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800164e:	4313      	orrs	r3, r2
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	4313      	orrs	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001666:	2001      	movs	r0, #1
 8001668:	f7ff fe1c 	bl	80012a4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	68fa      	ldr	r2, [r7, #12]
 8001672:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	699b      	ldr	r3, [r3, #24]
 800167a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001682:	4013      	ands	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800168a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->ZeroQuantaPause |
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001692:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        (uint32_t)macconf->ZeroQuantaPause |
 8001698:	4313      	orrs	r3, r2
                        (uint32_t)macconf->UnicastSlowProtocolPacketDetect |
 800169a:	683a      	ldr	r2, [r7, #0]
 800169c:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
                        macconf->PauseLowThreshold |
 80016a0:	4313      	orrs	r3, r2
                        (uint32_t)macconf->ReceiveFlowControl |
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
                        (uint32_t)macconf->UnicastSlowProtocolPacketDetect |
 80016a8:	4313      	orrs	r3, r2
                        (uint32_t)macconf->TransmitFlowControl);
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80016b0:	4313      	orrs	r3, r2
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	68fa      	ldr	r2, [r7, #12]
 80016be:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80016c8:	2001      	movs	r0, #1
 80016ca:	f7ff fdeb 	bl	80012a4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	619a      	str	r2, [r3, #24]
}
 80016d6:	bf00      	nop
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	ff20810f 	.word	0xff20810f

080016e4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80016fa:	68fa      	ldr	r2, [r7, #12]
 80016fc:	4b3d      	ldr	r3, [pc, #244]	; (80017f4 <ETH_SetDMAConfig+0x110>)
 80016fe:	4013      	ands	r3, r2
 8001700:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	7b1b      	ldrb	r3, [r3, #12]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d102      	bne.n	8001710 <ETH_SetDMAConfig+0x2c>
 800170a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800170e:	e000      	b.n	8001712 <ETH_SetDMAConfig+0x2e>
 8001710:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	7b5b      	ldrb	r3, [r3, #13]
 8001716:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001718:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800171a:	683a      	ldr	r2, [r7, #0]
 800171c:	7f52      	ldrb	r2, [r2, #29]
 800171e:	2a00      	cmp	r2, #0
 8001720:	d102      	bne.n	8001728 <ETH_SetDMAConfig+0x44>
 8001722:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001726:	e000      	b.n	800172a <ETH_SetDMAConfig+0x46>
 8001728:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800172a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	7b9b      	ldrb	r3, [r3, #14]
 8001730:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001732:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001738:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	7f1b      	ldrb	r3, [r3, #28]
 800173e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001740:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	7f9b      	ldrb	r3, [r3, #30]
 8001746:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001748:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800174e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001756:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001758:	4313      	orrs	r3, r2
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	4313      	orrs	r3, r2
 800175e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001768:	461a      	mov	r2, r3
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800177a:	2001      	movs	r0, #1
 800177c:	f7ff fd92 	bl	80012a4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001788:	461a      	mov	r2, r3
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	791b      	ldrb	r3, [r3, #4]
 8001792:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001798:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800179e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80017a4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80017ac:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80017ae:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b4:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80017b6:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80017bc:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	6812      	ldr	r2, [r2, #0]
 80017c2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80017c6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80017ca:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80017d8:	2001      	movs	r0, #1
 80017da:	f7ff fd63 	bl	80012a4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017e6:	461a      	mov	r2, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	6013      	str	r3, [r2, #0]
}
 80017ec:	bf00      	nop
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	f8de3f23 	.word	0xf8de3f23

080017f8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b0a6      	sub	sp, #152	; 0x98
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001800:	2301      	movs	r3, #1
 8001802:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001806:	2301      	movs	r3, #1
 8001808:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800180c:	2300      	movs	r3, #0
 800180e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001810:	2300      	movs	r3, #0
 8001812:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001816:	2301      	movs	r3, #1
 8001818:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800181c:	2300      	movs	r3, #0
 800181e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001822:	2301      	movs	r3, #1
 8001824:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001828:	2300      	movs	r3, #0
 800182a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800182e:	2300      	movs	r3, #0
 8001830:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001834:	2300      	movs	r3, #0
 8001836:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001838:	2300      	movs	r3, #0
 800183a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800183e:	2300      	movs	r3, #0
 8001840:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001842:	2300      	movs	r3, #0
 8001844:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001848:	2300      	movs	r3, #0
 800184a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800184e:	2300      	movs	r3, #0
 8001850:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001854:	2300      	movs	r3, #0
 8001856:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800185a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800185e:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001860:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001864:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001866:	2300      	movs	r3, #0
 8001868:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800186c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001870:	4619      	mov	r1, r3
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff fe9a 	bl	80015ac <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001878:	2301      	movs	r3, #1
 800187a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800187c:	2301      	movs	r3, #1
 800187e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001880:	2301      	movs	r3, #1
 8001882:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001886:	2301      	movs	r3, #1
 8001888:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800188e:	2300      	movs	r3, #0
 8001890:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001894:	2300      	movs	r3, #0
 8001896:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800189a:	2300      	movs	r3, #0
 800189c:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800189e:	2301      	movs	r3, #1
 80018a0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80018a4:	2301      	movs	r3, #1
 80018a6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80018a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018ac:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80018ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018b2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80018b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018b8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80018ba:	2301      	movs	r3, #1
 80018bc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80018c0:	2300      	movs	r3, #0
 80018c2:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80018c4:	2300      	movs	r3, #0
 80018c6:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80018c8:	f107 0308 	add.w	r3, r7, #8
 80018cc:	4619      	mov	r1, r3
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7ff ff08 	bl	80016e4 <ETH_SetDMAConfig>
}
 80018d4:	bf00      	nop
 80018d6:	3798      	adds	r7, #152	; 0x98
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80018dc:	b480      	push	{r7}
 80018de:	b087      	sub	sp, #28
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3305      	adds	r3, #5
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	021b      	lsls	r3, r3, #8
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	3204      	adds	r2, #4
 80018f4:	7812      	ldrb	r2, [r2, #0]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	4b11      	ldr	r3, [pc, #68]	; (8001944 <ETH_MACAddressConfig+0x68>)
 80018fe:	4413      	add	r3, r2
 8001900:	461a      	mov	r2, r3
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	3303      	adds	r3, #3
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	061a      	lsls	r2, r3, #24
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	3302      	adds	r3, #2
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	041b      	lsls	r3, r3, #16
 8001916:	431a      	orrs	r2, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	3301      	adds	r3, #1
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	021b      	lsls	r3, r3, #8
 8001920:	4313      	orrs	r3, r2
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	7812      	ldrb	r2, [r2, #0]
 8001926:	4313      	orrs	r3, r2
 8001928:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	4b06      	ldr	r3, [pc, #24]	; (8001948 <ETH_MACAddressConfig+0x6c>)
 800192e:	4413      	add	r3, r2
 8001930:	461a      	mov	r2, r3
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	6013      	str	r3, [r2, #0]
}
 8001936:	bf00      	nop
 8001938:	371c      	adds	r7, #28
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	40028040 	.word	0x40028040
 8001948:	40028044 	.word	0x40028044

0800194c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001954:	2300      	movs	r3, #0
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	e03e      	b.n	80019d8 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	68d9      	ldr	r1, [r3, #12]
 800195e:	68fa      	ldr	r2, [r7, #12]
 8001960:	4613      	mov	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	440b      	add	r3, r1
 800196a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	2200      	movs	r2, #0
 8001976:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	2200      	movs	r2, #0
 800197c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	2200      	movs	r2, #0
 8001982:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001984:	68b9      	ldr	r1, [r7, #8]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	3206      	adds	r2, #6
 800198c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d80c      	bhi.n	80019bc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	68d9      	ldr	r1, [r3, #12]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	1c5a      	adds	r2, r3, #1
 80019aa:	4613      	mov	r3, r2
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	4413      	add	r3, r2
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	440b      	add	r3, r1
 80019b4:	461a      	mov	r2, r3
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	e004      	b.n	80019c6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	461a      	mov	r2, r3
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	3301      	adds	r3, #1
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2b03      	cmp	r3, #3
 80019dc:	d9bd      	bls.n	800195a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	68da      	ldr	r2, [r3, #12]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019f0:	611a      	str	r2, [r3, #16]
}
 80019f2:	bf00      	nop
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80019fe:	b480      	push	{r7}
 8001a00:	b085      	sub	sp, #20
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001a06:	2300      	movs	r3, #0
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	e046      	b.n	8001a9a <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6919      	ldr	r1, [r3, #16]
 8001a10:	68fa      	ldr	r2, [r7, #12]
 8001a12:	4613      	mov	r3, r2
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	4413      	add	r3, r2
 8001a18:	00db      	lsls	r3, r3, #3
 8001a1a:	440b      	add	r3, r1
 8001a1c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	2200      	movs	r2, #0
 8001a28:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	2200      	movs	r2, #0
 8001a34:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001a48:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	f244 52f8 	movw	r2, #17912	; 0x45f8
 8001a50:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001a5e:	68b9      	ldr	r1, [r7, #8]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	3212      	adds	r2, #18
 8001a66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d80c      	bhi.n	8001a8a <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6919      	ldr	r1, [r3, #16]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	1c5a      	adds	r2, r3, #1
 8001a78:	4613      	mov	r3, r2
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	4413      	add	r3, r2
 8001a7e:	00db      	lsls	r3, r3, #3
 8001a80:	440b      	add	r3, r1
 8001a82:	461a      	mov	r2, r3
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	60da      	str	r2, [r3, #12]
 8001a88:	e004      	b.n	8001a94 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	3301      	adds	r3, #1
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2b03      	cmp	r3, #3
 8001a9e:	d9b5      	bls.n	8001a0c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	691a      	ldr	r2, [r3, #16]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001aca:	60da      	str	r2, [r3, #12]
}
 8001acc:	bf00      	nop
 8001ace:	3714      	adds	r7, #20
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b089      	sub	sp, #36	; 0x24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
 8001af2:	e177      	b.n	8001de4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001af4:	2201      	movs	r2, #1
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	4013      	ands	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	f040 8166 	bne.w	8001dde <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f003 0303 	and.w	r3, r3, #3
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d005      	beq.n	8001b2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d130      	bne.n	8001b8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	2203      	movs	r2, #3
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	43db      	mvns	r3, r3
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	4013      	ands	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b60:	2201      	movs	r2, #1
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	091b      	lsrs	r3, r3, #4
 8001b76:	f003 0201 	and.w	r2, r3, #1
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 0303 	and.w	r3, r3, #3
 8001b94:	2b03      	cmp	r3, #3
 8001b96:	d017      	beq.n	8001bc8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	2203      	movs	r2, #3
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	4013      	ands	r3, r2
 8001bae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	689a      	ldr	r2, [r3, #8]
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d123      	bne.n	8001c1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	08da      	lsrs	r2, r3, #3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3208      	adds	r2, #8
 8001bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001be0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	f003 0307 	and.w	r3, r3, #7
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	220f      	movs	r2, #15
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	691a      	ldr	r2, [r3, #16]
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	08da      	lsrs	r2, r3, #3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	3208      	adds	r2, #8
 8001c16:	69b9      	ldr	r1, [r7, #24]
 8001c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	2203      	movs	r2, #3
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	4013      	ands	r3, r2
 8001c32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f003 0203 	and.w	r2, r3, #3
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f000 80c0 	beq.w	8001dde <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	4b66      	ldr	r3, [pc, #408]	; (8001dfc <HAL_GPIO_Init+0x324>)
 8001c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c66:	4a65      	ldr	r2, [pc, #404]	; (8001dfc <HAL_GPIO_Init+0x324>)
 8001c68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c6e:	4b63      	ldr	r3, [pc, #396]	; (8001dfc <HAL_GPIO_Init+0x324>)
 8001c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c7a:	4a61      	ldr	r2, [pc, #388]	; (8001e00 <HAL_GPIO_Init+0x328>)
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	089b      	lsrs	r3, r3, #2
 8001c80:	3302      	adds	r3, #2
 8001c82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f003 0303 	and.w	r3, r3, #3
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	220f      	movs	r2, #15
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a58      	ldr	r2, [pc, #352]	; (8001e04 <HAL_GPIO_Init+0x32c>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d037      	beq.n	8001d16 <HAL_GPIO_Init+0x23e>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a57      	ldr	r2, [pc, #348]	; (8001e08 <HAL_GPIO_Init+0x330>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d031      	beq.n	8001d12 <HAL_GPIO_Init+0x23a>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a56      	ldr	r2, [pc, #344]	; (8001e0c <HAL_GPIO_Init+0x334>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d02b      	beq.n	8001d0e <HAL_GPIO_Init+0x236>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a55      	ldr	r2, [pc, #340]	; (8001e10 <HAL_GPIO_Init+0x338>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d025      	beq.n	8001d0a <HAL_GPIO_Init+0x232>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a54      	ldr	r2, [pc, #336]	; (8001e14 <HAL_GPIO_Init+0x33c>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d01f      	beq.n	8001d06 <HAL_GPIO_Init+0x22e>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a53      	ldr	r2, [pc, #332]	; (8001e18 <HAL_GPIO_Init+0x340>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d019      	beq.n	8001d02 <HAL_GPIO_Init+0x22a>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a52      	ldr	r2, [pc, #328]	; (8001e1c <HAL_GPIO_Init+0x344>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d013      	beq.n	8001cfe <HAL_GPIO_Init+0x226>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a51      	ldr	r2, [pc, #324]	; (8001e20 <HAL_GPIO_Init+0x348>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d00d      	beq.n	8001cfa <HAL_GPIO_Init+0x222>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a50      	ldr	r2, [pc, #320]	; (8001e24 <HAL_GPIO_Init+0x34c>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d007      	beq.n	8001cf6 <HAL_GPIO_Init+0x21e>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a4f      	ldr	r2, [pc, #316]	; (8001e28 <HAL_GPIO_Init+0x350>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d101      	bne.n	8001cf2 <HAL_GPIO_Init+0x21a>
 8001cee:	2309      	movs	r3, #9
 8001cf0:	e012      	b.n	8001d18 <HAL_GPIO_Init+0x240>
 8001cf2:	230a      	movs	r3, #10
 8001cf4:	e010      	b.n	8001d18 <HAL_GPIO_Init+0x240>
 8001cf6:	2308      	movs	r3, #8
 8001cf8:	e00e      	b.n	8001d18 <HAL_GPIO_Init+0x240>
 8001cfa:	2307      	movs	r3, #7
 8001cfc:	e00c      	b.n	8001d18 <HAL_GPIO_Init+0x240>
 8001cfe:	2306      	movs	r3, #6
 8001d00:	e00a      	b.n	8001d18 <HAL_GPIO_Init+0x240>
 8001d02:	2305      	movs	r3, #5
 8001d04:	e008      	b.n	8001d18 <HAL_GPIO_Init+0x240>
 8001d06:	2304      	movs	r3, #4
 8001d08:	e006      	b.n	8001d18 <HAL_GPIO_Init+0x240>
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e004      	b.n	8001d18 <HAL_GPIO_Init+0x240>
 8001d0e:	2302      	movs	r3, #2
 8001d10:	e002      	b.n	8001d18 <HAL_GPIO_Init+0x240>
 8001d12:	2301      	movs	r3, #1
 8001d14:	e000      	b.n	8001d18 <HAL_GPIO_Init+0x240>
 8001d16:	2300      	movs	r3, #0
 8001d18:	69fa      	ldr	r2, [r7, #28]
 8001d1a:	f002 0203 	and.w	r2, r2, #3
 8001d1e:	0092      	lsls	r2, r2, #2
 8001d20:	4093      	lsls	r3, r2
 8001d22:	69ba      	ldr	r2, [r7, #24]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d28:	4935      	ldr	r1, [pc, #212]	; (8001e00 <HAL_GPIO_Init+0x328>)
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	089b      	lsrs	r3, r3, #2
 8001d2e:	3302      	adds	r3, #2
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d36:	4b3d      	ldr	r3, [pc, #244]	; (8001e2c <HAL_GPIO_Init+0x354>)
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4013      	ands	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d003      	beq.n	8001d5a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d5a:	4a34      	ldr	r2, [pc, #208]	; (8001e2c <HAL_GPIO_Init+0x354>)
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d60:	4b32      	ldr	r3, [pc, #200]	; (8001e2c <HAL_GPIO_Init+0x354>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d84:	4a29      	ldr	r2, [pc, #164]	; (8001e2c <HAL_GPIO_Init+0x354>)
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d8a:	4b28      	ldr	r3, [pc, #160]	; (8001e2c <HAL_GPIO_Init+0x354>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	43db      	mvns	r3, r3
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	4013      	ands	r3, r2
 8001d98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d003      	beq.n	8001dae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dae:	4a1f      	ldr	r2, [pc, #124]	; (8001e2c <HAL_GPIO_Init+0x354>)
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001db4:	4b1d      	ldr	r3, [pc, #116]	; (8001e2c <HAL_GPIO_Init+0x354>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d003      	beq.n	8001dd8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dd8:	4a14      	ldr	r2, [pc, #80]	; (8001e2c <HAL_GPIO_Init+0x354>)
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	3301      	adds	r3, #1
 8001de2:	61fb      	str	r3, [r7, #28]
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	2b0f      	cmp	r3, #15
 8001de8:	f67f ae84 	bls.w	8001af4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dec:	bf00      	nop
 8001dee:	bf00      	nop
 8001df0:	3724      	adds	r7, #36	; 0x24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40013800 	.word	0x40013800
 8001e04:	40020000 	.word	0x40020000
 8001e08:	40020400 	.word	0x40020400
 8001e0c:	40020800 	.word	0x40020800
 8001e10:	40020c00 	.word	0x40020c00
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40021400 	.word	0x40021400
 8001e1c:	40021800 	.word	0x40021800
 8001e20:	40021c00 	.word	0x40021c00
 8001e24:	40022000 	.word	0x40022000
 8001e28:	40022400 	.word	0x40022400
 8001e2c:	40013c00 	.word	0x40013c00

08001e30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	691a      	ldr	r2, [r3, #16]
 8001e40:	887b      	ldrh	r3, [r7, #2]
 8001e42:	4013      	ands	r3, r2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d002      	beq.n	8001e4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	73fb      	strb	r3, [r7, #15]
 8001e4c:	e001      	b.n	8001e52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	807b      	strh	r3, [r7, #2]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e70:	787b      	ldrb	r3, [r7, #1]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e76:	887a      	ldrh	r2, [r7, #2]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e7c:	e003      	b.n	8001e86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e7e:	887b      	ldrh	r3, [r7, #2]
 8001e80:	041a      	lsls	r2, r3, #16
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	619a      	str	r2, [r3, #24]
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001e92:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e94:	b08f      	sub	sp, #60	; 0x3c
 8001e96:	af0a      	add	r7, sp, #40	; 0x28
 8001e98:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d101      	bne.n	8001ea4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e10f      	b.n	80020c4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d106      	bne.n	8001ec4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f7fe ff0a 	bl	8000cd8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2203      	movs	r2, #3
 8001ec8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d102      	bne.n	8001ede <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f001 fc8d 	bl	8003802 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	603b      	str	r3, [r7, #0]
 8001eee:	687e      	ldr	r6, [r7, #4]
 8001ef0:	466d      	mov	r5, sp
 8001ef2:	f106 0410 	add.w	r4, r6, #16
 8001ef6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ef8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001efa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001efc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001efe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f02:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f06:	1d33      	adds	r3, r6, #4
 8001f08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f0a:	6838      	ldr	r0, [r7, #0]
 8001f0c:	f001 fc18 	bl	8003740 <USB_CoreInit>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d005      	beq.n	8001f22 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2202      	movs	r2, #2
 8001f1a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e0d0      	b.n	80020c4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2100      	movs	r1, #0
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f001 fc7b 	bl	8003824 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f2e:	2300      	movs	r3, #0
 8001f30:	73fb      	strb	r3, [r7, #15]
 8001f32:	e04a      	b.n	8001fca <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f34:	7bfa      	ldrb	r2, [r7, #15]
 8001f36:	6879      	ldr	r1, [r7, #4]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	00db      	lsls	r3, r3, #3
 8001f3c:	4413      	add	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	440b      	add	r3, r1
 8001f42:	333d      	adds	r3, #61	; 0x3d
 8001f44:	2201      	movs	r2, #1
 8001f46:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f48:	7bfa      	ldrb	r2, [r7, #15]
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	4413      	add	r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	440b      	add	r3, r1
 8001f56:	333c      	adds	r3, #60	; 0x3c
 8001f58:	7bfa      	ldrb	r2, [r7, #15]
 8001f5a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f5c:	7bfa      	ldrb	r2, [r7, #15]
 8001f5e:	7bfb      	ldrb	r3, [r7, #15]
 8001f60:	b298      	uxth	r0, r3
 8001f62:	6879      	ldr	r1, [r7, #4]
 8001f64:	4613      	mov	r3, r2
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	4413      	add	r3, r2
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	440b      	add	r3, r1
 8001f6e:	3344      	adds	r3, #68	; 0x44
 8001f70:	4602      	mov	r2, r0
 8001f72:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f74:	7bfa      	ldrb	r2, [r7, #15]
 8001f76:	6879      	ldr	r1, [r7, #4]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	4413      	add	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	440b      	add	r3, r1
 8001f82:	3340      	adds	r3, #64	; 0x40
 8001f84:	2200      	movs	r2, #0
 8001f86:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f88:	7bfa      	ldrb	r2, [r7, #15]
 8001f8a:	6879      	ldr	r1, [r7, #4]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	00db      	lsls	r3, r3, #3
 8001f90:	4413      	add	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	440b      	add	r3, r1
 8001f96:	3348      	adds	r3, #72	; 0x48
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001f9c:	7bfa      	ldrb	r2, [r7, #15]
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	00db      	lsls	r3, r3, #3
 8001fa4:	4413      	add	r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	440b      	add	r3, r1
 8001faa:	334c      	adds	r3, #76	; 0x4c
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001fb0:	7bfa      	ldrb	r2, [r7, #15]
 8001fb2:	6879      	ldr	r1, [r7, #4]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	4413      	add	r3, r2
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	440b      	add	r3, r1
 8001fbe:	3354      	adds	r3, #84	; 0x54
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fc4:	7bfb      	ldrb	r3, [r7, #15]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	73fb      	strb	r3, [r7, #15]
 8001fca:	7bfa      	ldrb	r2, [r7, #15]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d3af      	bcc.n	8001f34 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	73fb      	strb	r3, [r7, #15]
 8001fd8:	e044      	b.n	8002064 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001fda:	7bfa      	ldrb	r2, [r7, #15]
 8001fdc:	6879      	ldr	r1, [r7, #4]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	4413      	add	r3, r2
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	440b      	add	r3, r1
 8001fe8:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001fec:	2200      	movs	r2, #0
 8001fee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001ff0:	7bfa      	ldrb	r2, [r7, #15]
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	4413      	add	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	440b      	add	r3, r1
 8001ffe:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002002:	7bfa      	ldrb	r2, [r7, #15]
 8002004:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002006:	7bfa      	ldrb	r2, [r7, #15]
 8002008:	6879      	ldr	r1, [r7, #4]
 800200a:	4613      	mov	r3, r2
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	4413      	add	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	440b      	add	r3, r1
 8002014:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002018:	2200      	movs	r2, #0
 800201a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800201c:	7bfa      	ldrb	r2, [r7, #15]
 800201e:	6879      	ldr	r1, [r7, #4]
 8002020:	4613      	mov	r3, r2
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	4413      	add	r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	440b      	add	r3, r1
 800202a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002032:	7bfa      	ldrb	r2, [r7, #15]
 8002034:	6879      	ldr	r1, [r7, #4]
 8002036:	4613      	mov	r3, r2
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	4413      	add	r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	440b      	add	r3, r1
 8002040:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002048:	7bfa      	ldrb	r2, [r7, #15]
 800204a:	6879      	ldr	r1, [r7, #4]
 800204c:	4613      	mov	r3, r2
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	4413      	add	r3, r2
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	440b      	add	r3, r1
 8002056:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	3301      	adds	r3, #1
 8002062:	73fb      	strb	r3, [r7, #15]
 8002064:	7bfa      	ldrb	r2, [r7, #15]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	429a      	cmp	r2, r3
 800206c:	d3b5      	bcc.n	8001fda <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	603b      	str	r3, [r7, #0]
 8002074:	687e      	ldr	r6, [r7, #4]
 8002076:	466d      	mov	r5, sp
 8002078:	f106 0410 	add.w	r4, r6, #16
 800207c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800207e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002080:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002082:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002084:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002088:	e885 0003 	stmia.w	r5, {r0, r1}
 800208c:	1d33      	adds	r3, r6, #4
 800208e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002090:	6838      	ldr	r0, [r7, #0]
 8002092:	f001 fc13 	bl	80038bc <USB_DevInit>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d005      	beq.n	80020a8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2202      	movs	r2, #2
 80020a0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e00d      	b.n	80020c4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f001 fdde 	bl	8003c7e <USB_DevDisconnect>

  return HAL_OK;
 80020c2:	2300      	movs	r3, #0
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3714      	adds	r7, #20
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d101      	bne.n	80020de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e267      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d075      	beq.n	80021d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020ea:	4b88      	ldr	r3, [pc, #544]	; (800230c <HAL_RCC_OscConfig+0x240>)
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f003 030c 	and.w	r3, r3, #12
 80020f2:	2b04      	cmp	r3, #4
 80020f4:	d00c      	beq.n	8002110 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020f6:	4b85      	ldr	r3, [pc, #532]	; (800230c <HAL_RCC_OscConfig+0x240>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020fe:	2b08      	cmp	r3, #8
 8002100:	d112      	bne.n	8002128 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002102:	4b82      	ldr	r3, [pc, #520]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800210a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800210e:	d10b      	bne.n	8002128 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002110:	4b7e      	ldr	r3, [pc, #504]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d05b      	beq.n	80021d4 <HAL_RCC_OscConfig+0x108>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d157      	bne.n	80021d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e242      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002130:	d106      	bne.n	8002140 <HAL_RCC_OscConfig+0x74>
 8002132:	4b76      	ldr	r3, [pc, #472]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a75      	ldr	r2, [pc, #468]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002138:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800213c:	6013      	str	r3, [r2, #0]
 800213e:	e01d      	b.n	800217c <HAL_RCC_OscConfig+0xb0>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002148:	d10c      	bne.n	8002164 <HAL_RCC_OscConfig+0x98>
 800214a:	4b70      	ldr	r3, [pc, #448]	; (800230c <HAL_RCC_OscConfig+0x240>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a6f      	ldr	r2, [pc, #444]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002150:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002154:	6013      	str	r3, [r2, #0]
 8002156:	4b6d      	ldr	r3, [pc, #436]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a6c      	ldr	r2, [pc, #432]	; (800230c <HAL_RCC_OscConfig+0x240>)
 800215c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002160:	6013      	str	r3, [r2, #0]
 8002162:	e00b      	b.n	800217c <HAL_RCC_OscConfig+0xb0>
 8002164:	4b69      	ldr	r3, [pc, #420]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a68      	ldr	r2, [pc, #416]	; (800230c <HAL_RCC_OscConfig+0x240>)
 800216a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800216e:	6013      	str	r3, [r2, #0]
 8002170:	4b66      	ldr	r3, [pc, #408]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a65      	ldr	r2, [pc, #404]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002176:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800217a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d013      	beq.n	80021ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002184:	f7ff f882 	bl	800128c <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800218c:	f7ff f87e 	bl	800128c <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b64      	cmp	r3, #100	; 0x64
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e207      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800219e:	4b5b      	ldr	r3, [pc, #364]	; (800230c <HAL_RCC_OscConfig+0x240>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d0f0      	beq.n	800218c <HAL_RCC_OscConfig+0xc0>
 80021aa:	e014      	b.n	80021d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ac:	f7ff f86e 	bl	800128c <HAL_GetTick>
 80021b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021b2:	e008      	b.n	80021c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021b4:	f7ff f86a 	bl	800128c <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b64      	cmp	r3, #100	; 0x64
 80021c0:	d901      	bls.n	80021c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e1f3      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021c6:	4b51      	ldr	r3, [pc, #324]	; (800230c <HAL_RCC_OscConfig+0x240>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1f0      	bne.n	80021b4 <HAL_RCC_OscConfig+0xe8>
 80021d2:	e000      	b.n	80021d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d063      	beq.n	80022aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021e2:	4b4a      	ldr	r3, [pc, #296]	; (800230c <HAL_RCC_OscConfig+0x240>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f003 030c 	and.w	r3, r3, #12
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00b      	beq.n	8002206 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021ee:	4b47      	ldr	r3, [pc, #284]	; (800230c <HAL_RCC_OscConfig+0x240>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021f6:	2b08      	cmp	r3, #8
 80021f8:	d11c      	bne.n	8002234 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021fa:	4b44      	ldr	r3, [pc, #272]	; (800230c <HAL_RCC_OscConfig+0x240>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d116      	bne.n	8002234 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002206:	4b41      	ldr	r3, [pc, #260]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d005      	beq.n	800221e <HAL_RCC_OscConfig+0x152>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	2b01      	cmp	r3, #1
 8002218:	d001      	beq.n	800221e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e1c7      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800221e:	4b3b      	ldr	r3, [pc, #236]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	4937      	ldr	r1, [pc, #220]	; (800230c <HAL_RCC_OscConfig+0x240>)
 800222e:	4313      	orrs	r3, r2
 8002230:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002232:	e03a      	b.n	80022aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d020      	beq.n	800227e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800223c:	4b34      	ldr	r3, [pc, #208]	; (8002310 <HAL_RCC_OscConfig+0x244>)
 800223e:	2201      	movs	r2, #1
 8002240:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002242:	f7ff f823 	bl	800128c <HAL_GetTick>
 8002246:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002248:	e008      	b.n	800225c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800224a:	f7ff f81f 	bl	800128c <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	2b02      	cmp	r3, #2
 8002256:	d901      	bls.n	800225c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e1a8      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800225c:	4b2b      	ldr	r3, [pc, #172]	; (800230c <HAL_RCC_OscConfig+0x240>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0302 	and.w	r3, r3, #2
 8002264:	2b00      	cmp	r3, #0
 8002266:	d0f0      	beq.n	800224a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002268:	4b28      	ldr	r3, [pc, #160]	; (800230c <HAL_RCC_OscConfig+0x240>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	00db      	lsls	r3, r3, #3
 8002276:	4925      	ldr	r1, [pc, #148]	; (800230c <HAL_RCC_OscConfig+0x240>)
 8002278:	4313      	orrs	r3, r2
 800227a:	600b      	str	r3, [r1, #0]
 800227c:	e015      	b.n	80022aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800227e:	4b24      	ldr	r3, [pc, #144]	; (8002310 <HAL_RCC_OscConfig+0x244>)
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002284:	f7ff f802 	bl	800128c <HAL_GetTick>
 8002288:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800228a:	e008      	b.n	800229e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800228c:	f7fe fffe 	bl	800128c <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d901      	bls.n	800229e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e187      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800229e:	4b1b      	ldr	r3, [pc, #108]	; (800230c <HAL_RCC_OscConfig+0x240>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1f0      	bne.n	800228c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0308 	and.w	r3, r3, #8
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d036      	beq.n	8002324 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d016      	beq.n	80022ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022be:	4b15      	ldr	r3, [pc, #84]	; (8002314 <HAL_RCC_OscConfig+0x248>)
 80022c0:	2201      	movs	r2, #1
 80022c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022c4:	f7fe ffe2 	bl	800128c <HAL_GetTick>
 80022c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022cc:	f7fe ffde 	bl	800128c <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e167      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022de:	4b0b      	ldr	r3, [pc, #44]	; (800230c <HAL_RCC_OscConfig+0x240>)
 80022e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022e2:	f003 0302 	and.w	r3, r3, #2
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0f0      	beq.n	80022cc <HAL_RCC_OscConfig+0x200>
 80022ea:	e01b      	b.n	8002324 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022ec:	4b09      	ldr	r3, [pc, #36]	; (8002314 <HAL_RCC_OscConfig+0x248>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022f2:	f7fe ffcb 	bl	800128c <HAL_GetTick>
 80022f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022f8:	e00e      	b.n	8002318 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022fa:	f7fe ffc7 	bl	800128c <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	2b02      	cmp	r3, #2
 8002306:	d907      	bls.n	8002318 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e150      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
 800230c:	40023800 	.word	0x40023800
 8002310:	42470000 	.word	0x42470000
 8002314:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002318:	4b88      	ldr	r3, [pc, #544]	; (800253c <HAL_RCC_OscConfig+0x470>)
 800231a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800231c:	f003 0302 	and.w	r3, r3, #2
 8002320:	2b00      	cmp	r3, #0
 8002322:	d1ea      	bne.n	80022fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0304 	and.w	r3, r3, #4
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 8097 	beq.w	8002460 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002332:	2300      	movs	r3, #0
 8002334:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002336:	4b81      	ldr	r3, [pc, #516]	; (800253c <HAL_RCC_OscConfig+0x470>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d10f      	bne.n	8002362 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	60bb      	str	r3, [r7, #8]
 8002346:	4b7d      	ldr	r3, [pc, #500]	; (800253c <HAL_RCC_OscConfig+0x470>)
 8002348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234a:	4a7c      	ldr	r2, [pc, #496]	; (800253c <HAL_RCC_OscConfig+0x470>)
 800234c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002350:	6413      	str	r3, [r2, #64]	; 0x40
 8002352:	4b7a      	ldr	r3, [pc, #488]	; (800253c <HAL_RCC_OscConfig+0x470>)
 8002354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800235a:	60bb      	str	r3, [r7, #8]
 800235c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800235e:	2301      	movs	r3, #1
 8002360:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002362:	4b77      	ldr	r3, [pc, #476]	; (8002540 <HAL_RCC_OscConfig+0x474>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800236a:	2b00      	cmp	r3, #0
 800236c:	d118      	bne.n	80023a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800236e:	4b74      	ldr	r3, [pc, #464]	; (8002540 <HAL_RCC_OscConfig+0x474>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a73      	ldr	r2, [pc, #460]	; (8002540 <HAL_RCC_OscConfig+0x474>)
 8002374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002378:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800237a:	f7fe ff87 	bl	800128c <HAL_GetTick>
 800237e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002380:	e008      	b.n	8002394 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002382:	f7fe ff83 	bl	800128c <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d901      	bls.n	8002394 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e10c      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002394:	4b6a      	ldr	r3, [pc, #424]	; (8002540 <HAL_RCC_OscConfig+0x474>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800239c:	2b00      	cmp	r3, #0
 800239e:	d0f0      	beq.n	8002382 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d106      	bne.n	80023b6 <HAL_RCC_OscConfig+0x2ea>
 80023a8:	4b64      	ldr	r3, [pc, #400]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80023aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ac:	4a63      	ldr	r2, [pc, #396]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80023ae:	f043 0301 	orr.w	r3, r3, #1
 80023b2:	6713      	str	r3, [r2, #112]	; 0x70
 80023b4:	e01c      	b.n	80023f0 <HAL_RCC_OscConfig+0x324>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	2b05      	cmp	r3, #5
 80023bc:	d10c      	bne.n	80023d8 <HAL_RCC_OscConfig+0x30c>
 80023be:	4b5f      	ldr	r3, [pc, #380]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80023c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023c2:	4a5e      	ldr	r2, [pc, #376]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80023c4:	f043 0304 	orr.w	r3, r3, #4
 80023c8:	6713      	str	r3, [r2, #112]	; 0x70
 80023ca:	4b5c      	ldr	r3, [pc, #368]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80023cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ce:	4a5b      	ldr	r2, [pc, #364]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80023d0:	f043 0301 	orr.w	r3, r3, #1
 80023d4:	6713      	str	r3, [r2, #112]	; 0x70
 80023d6:	e00b      	b.n	80023f0 <HAL_RCC_OscConfig+0x324>
 80023d8:	4b58      	ldr	r3, [pc, #352]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80023da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023dc:	4a57      	ldr	r2, [pc, #348]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80023de:	f023 0301 	bic.w	r3, r3, #1
 80023e2:	6713      	str	r3, [r2, #112]	; 0x70
 80023e4:	4b55      	ldr	r3, [pc, #340]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80023e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023e8:	4a54      	ldr	r2, [pc, #336]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80023ea:	f023 0304 	bic.w	r3, r3, #4
 80023ee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d015      	beq.n	8002424 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f8:	f7fe ff48 	bl	800128c <HAL_GetTick>
 80023fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023fe:	e00a      	b.n	8002416 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002400:	f7fe ff44 	bl	800128c <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	f241 3288 	movw	r2, #5000	; 0x1388
 800240e:	4293      	cmp	r3, r2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e0cb      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002416:	4b49      	ldr	r3, [pc, #292]	; (800253c <HAL_RCC_OscConfig+0x470>)
 8002418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d0ee      	beq.n	8002400 <HAL_RCC_OscConfig+0x334>
 8002422:	e014      	b.n	800244e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002424:	f7fe ff32 	bl	800128c <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800242a:	e00a      	b.n	8002442 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800242c:	f7fe ff2e 	bl	800128c <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	f241 3288 	movw	r2, #5000	; 0x1388
 800243a:	4293      	cmp	r3, r2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e0b5      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002442:	4b3e      	ldr	r3, [pc, #248]	; (800253c <HAL_RCC_OscConfig+0x470>)
 8002444:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1ee      	bne.n	800242c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800244e:	7dfb      	ldrb	r3, [r7, #23]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d105      	bne.n	8002460 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002454:	4b39      	ldr	r3, [pc, #228]	; (800253c <HAL_RCC_OscConfig+0x470>)
 8002456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002458:	4a38      	ldr	r2, [pc, #224]	; (800253c <HAL_RCC_OscConfig+0x470>)
 800245a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800245e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	2b00      	cmp	r3, #0
 8002466:	f000 80a1 	beq.w	80025ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800246a:	4b34      	ldr	r3, [pc, #208]	; (800253c <HAL_RCC_OscConfig+0x470>)
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f003 030c 	and.w	r3, r3, #12
 8002472:	2b08      	cmp	r3, #8
 8002474:	d05c      	beq.n	8002530 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	2b02      	cmp	r3, #2
 800247c:	d141      	bne.n	8002502 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800247e:	4b31      	ldr	r3, [pc, #196]	; (8002544 <HAL_RCC_OscConfig+0x478>)
 8002480:	2200      	movs	r2, #0
 8002482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002484:	f7fe ff02 	bl	800128c <HAL_GetTick>
 8002488:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800248a:	e008      	b.n	800249e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800248c:	f7fe fefe 	bl	800128c <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	2b02      	cmp	r3, #2
 8002498:	d901      	bls.n	800249e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e087      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800249e:	4b27      	ldr	r3, [pc, #156]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1f0      	bne.n	800248c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	69da      	ldr	r2, [r3, #28]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a1b      	ldr	r3, [r3, #32]
 80024b2:	431a      	orrs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b8:	019b      	lsls	r3, r3, #6
 80024ba:	431a      	orrs	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c0:	085b      	lsrs	r3, r3, #1
 80024c2:	3b01      	subs	r3, #1
 80024c4:	041b      	lsls	r3, r3, #16
 80024c6:	431a      	orrs	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024cc:	061b      	lsls	r3, r3, #24
 80024ce:	491b      	ldr	r1, [pc, #108]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024d4:	4b1b      	ldr	r3, [pc, #108]	; (8002544 <HAL_RCC_OscConfig+0x478>)
 80024d6:	2201      	movs	r2, #1
 80024d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024da:	f7fe fed7 	bl	800128c <HAL_GetTick>
 80024de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024e0:	e008      	b.n	80024f4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024e2:	f7fe fed3 	bl	800128c <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d901      	bls.n	80024f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e05c      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024f4:	4b11      	ldr	r3, [pc, #68]	; (800253c <HAL_RCC_OscConfig+0x470>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d0f0      	beq.n	80024e2 <HAL_RCC_OscConfig+0x416>
 8002500:	e054      	b.n	80025ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002502:	4b10      	ldr	r3, [pc, #64]	; (8002544 <HAL_RCC_OscConfig+0x478>)
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002508:	f7fe fec0 	bl	800128c <HAL_GetTick>
 800250c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800250e:	e008      	b.n	8002522 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002510:	f7fe febc 	bl	800128c <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e045      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002522:	4b06      	ldr	r3, [pc, #24]	; (800253c <HAL_RCC_OscConfig+0x470>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d1f0      	bne.n	8002510 <HAL_RCC_OscConfig+0x444>
 800252e:	e03d      	b.n	80025ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	699b      	ldr	r3, [r3, #24]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d107      	bne.n	8002548 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e038      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
 800253c:	40023800 	.word	0x40023800
 8002540:	40007000 	.word	0x40007000
 8002544:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002548:	4b1b      	ldr	r3, [pc, #108]	; (80025b8 <HAL_RCC_OscConfig+0x4ec>)
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	699b      	ldr	r3, [r3, #24]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d028      	beq.n	80025a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002560:	429a      	cmp	r2, r3
 8002562:	d121      	bne.n	80025a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800256e:	429a      	cmp	r2, r3
 8002570:	d11a      	bne.n	80025a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002578:	4013      	ands	r3, r2
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800257e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002580:	4293      	cmp	r3, r2
 8002582:	d111      	bne.n	80025a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800258e:	085b      	lsrs	r3, r3, #1
 8002590:	3b01      	subs	r3, #1
 8002592:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002594:	429a      	cmp	r2, r3
 8002596:	d107      	bne.n	80025a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d001      	beq.n	80025ac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e000      	b.n	80025ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3718      	adds	r7, #24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40023800 	.word	0x40023800

080025bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d101      	bne.n	80025d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e0cc      	b.n	800276a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025d0:	4b68      	ldr	r3, [pc, #416]	; (8002774 <HAL_RCC_ClockConfig+0x1b8>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 030f 	and.w	r3, r3, #15
 80025d8:	683a      	ldr	r2, [r7, #0]
 80025da:	429a      	cmp	r2, r3
 80025dc:	d90c      	bls.n	80025f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025de:	4b65      	ldr	r3, [pc, #404]	; (8002774 <HAL_RCC_ClockConfig+0x1b8>)
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	b2d2      	uxtb	r2, r2
 80025e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025e6:	4b63      	ldr	r3, [pc, #396]	; (8002774 <HAL_RCC_ClockConfig+0x1b8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 030f 	and.w	r3, r3, #15
 80025ee:	683a      	ldr	r2, [r7, #0]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d001      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e0b8      	b.n	800276a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d020      	beq.n	8002646 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0304 	and.w	r3, r3, #4
 800260c:	2b00      	cmp	r3, #0
 800260e:	d005      	beq.n	800261c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002610:	4b59      	ldr	r3, [pc, #356]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	4a58      	ldr	r2, [pc, #352]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 8002616:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800261a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0308 	and.w	r3, r3, #8
 8002624:	2b00      	cmp	r3, #0
 8002626:	d005      	beq.n	8002634 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002628:	4b53      	ldr	r3, [pc, #332]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	4a52      	ldr	r2, [pc, #328]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 800262e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002632:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002634:	4b50      	ldr	r3, [pc, #320]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	494d      	ldr	r1, [pc, #308]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 8002642:	4313      	orrs	r3, r2
 8002644:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0301 	and.w	r3, r3, #1
 800264e:	2b00      	cmp	r3, #0
 8002650:	d044      	beq.n	80026dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d107      	bne.n	800266a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800265a:	4b47      	ldr	r3, [pc, #284]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d119      	bne.n	800269a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e07f      	b.n	800276a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	2b02      	cmp	r3, #2
 8002670:	d003      	beq.n	800267a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002676:	2b03      	cmp	r3, #3
 8002678:	d107      	bne.n	800268a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800267a:	4b3f      	ldr	r3, [pc, #252]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d109      	bne.n	800269a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e06f      	b.n	800276a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800268a:	4b3b      	ldr	r3, [pc, #236]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	2b00      	cmp	r3, #0
 8002694:	d101      	bne.n	800269a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e067      	b.n	800276a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800269a:	4b37      	ldr	r3, [pc, #220]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f023 0203 	bic.w	r2, r3, #3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	4934      	ldr	r1, [pc, #208]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026ac:	f7fe fdee 	bl	800128c <HAL_GetTick>
 80026b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b2:	e00a      	b.n	80026ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026b4:	f7fe fdea 	bl	800128c <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	f241 3288 	movw	r2, #5000	; 0x1388
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e04f      	b.n	800276a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ca:	4b2b      	ldr	r3, [pc, #172]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	f003 020c 	and.w	r2, r3, #12
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	429a      	cmp	r2, r3
 80026da:	d1eb      	bne.n	80026b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026dc:	4b25      	ldr	r3, [pc, #148]	; (8002774 <HAL_RCC_ClockConfig+0x1b8>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 030f 	and.w	r3, r3, #15
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d20c      	bcs.n	8002704 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ea:	4b22      	ldr	r3, [pc, #136]	; (8002774 <HAL_RCC_ClockConfig+0x1b8>)
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	b2d2      	uxtb	r2, r2
 80026f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f2:	4b20      	ldr	r3, [pc, #128]	; (8002774 <HAL_RCC_ClockConfig+0x1b8>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	683a      	ldr	r2, [r7, #0]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d001      	beq.n	8002704 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e032      	b.n	800276a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	2b00      	cmp	r3, #0
 800270e:	d008      	beq.n	8002722 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002710:	4b19      	ldr	r3, [pc, #100]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	4916      	ldr	r1, [pc, #88]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 800271e:	4313      	orrs	r3, r2
 8002720:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0308 	and.w	r3, r3, #8
 800272a:	2b00      	cmp	r3, #0
 800272c:	d009      	beq.n	8002742 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800272e:	4b12      	ldr	r3, [pc, #72]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	490e      	ldr	r1, [pc, #56]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 800273e:	4313      	orrs	r3, r2
 8002740:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002742:	f000 f821 	bl	8002788 <HAL_RCC_GetSysClockFreq>
 8002746:	4602      	mov	r2, r0
 8002748:	4b0b      	ldr	r3, [pc, #44]	; (8002778 <HAL_RCC_ClockConfig+0x1bc>)
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	091b      	lsrs	r3, r3, #4
 800274e:	f003 030f 	and.w	r3, r3, #15
 8002752:	490a      	ldr	r1, [pc, #40]	; (800277c <HAL_RCC_ClockConfig+0x1c0>)
 8002754:	5ccb      	ldrb	r3, [r1, r3]
 8002756:	fa22 f303 	lsr.w	r3, r2, r3
 800275a:	4a09      	ldr	r2, [pc, #36]	; (8002780 <HAL_RCC_ClockConfig+0x1c4>)
 800275c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800275e:	4b09      	ldr	r3, [pc, #36]	; (8002784 <HAL_RCC_ClockConfig+0x1c8>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f7fe fb12 	bl	8000d8c <HAL_InitTick>

  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	40023c00 	.word	0x40023c00
 8002778:	40023800 	.word	0x40023800
 800277c:	080072e4 	.word	0x080072e4
 8002780:	20000000 	.word	0x20000000
 8002784:	2000003c 	.word	0x2000003c

08002788 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002788:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800278c:	b094      	sub	sp, #80	; 0x50
 800278e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002790:	2300      	movs	r3, #0
 8002792:	647b      	str	r3, [r7, #68]	; 0x44
 8002794:	2300      	movs	r3, #0
 8002796:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002798:	2300      	movs	r3, #0
 800279a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027a0:	4b79      	ldr	r3, [pc, #484]	; (8002988 <HAL_RCC_GetSysClockFreq+0x200>)
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f003 030c 	and.w	r3, r3, #12
 80027a8:	2b08      	cmp	r3, #8
 80027aa:	d00d      	beq.n	80027c8 <HAL_RCC_GetSysClockFreq+0x40>
 80027ac:	2b08      	cmp	r3, #8
 80027ae:	f200 80e1 	bhi.w	8002974 <HAL_RCC_GetSysClockFreq+0x1ec>
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d002      	beq.n	80027bc <HAL_RCC_GetSysClockFreq+0x34>
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	d003      	beq.n	80027c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80027ba:	e0db      	b.n	8002974 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027bc:	4b73      	ldr	r3, [pc, #460]	; (800298c <HAL_RCC_GetSysClockFreq+0x204>)
 80027be:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80027c0:	e0db      	b.n	800297a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80027c2:	4b73      	ldr	r3, [pc, #460]	; (8002990 <HAL_RCC_GetSysClockFreq+0x208>)
 80027c4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80027c6:	e0d8      	b.n	800297a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027c8:	4b6f      	ldr	r3, [pc, #444]	; (8002988 <HAL_RCC_GetSysClockFreq+0x200>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027d0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027d2:	4b6d      	ldr	r3, [pc, #436]	; (8002988 <HAL_RCC_GetSysClockFreq+0x200>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d063      	beq.n	80028a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027de:	4b6a      	ldr	r3, [pc, #424]	; (8002988 <HAL_RCC_GetSysClockFreq+0x200>)
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	099b      	lsrs	r3, r3, #6
 80027e4:	2200      	movs	r2, #0
 80027e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80027e8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80027ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027f0:	633b      	str	r3, [r7, #48]	; 0x30
 80027f2:	2300      	movs	r3, #0
 80027f4:	637b      	str	r3, [r7, #52]	; 0x34
 80027f6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80027fa:	4622      	mov	r2, r4
 80027fc:	462b      	mov	r3, r5
 80027fe:	f04f 0000 	mov.w	r0, #0
 8002802:	f04f 0100 	mov.w	r1, #0
 8002806:	0159      	lsls	r1, r3, #5
 8002808:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800280c:	0150      	lsls	r0, r2, #5
 800280e:	4602      	mov	r2, r0
 8002810:	460b      	mov	r3, r1
 8002812:	4621      	mov	r1, r4
 8002814:	1a51      	subs	r1, r2, r1
 8002816:	6139      	str	r1, [r7, #16]
 8002818:	4629      	mov	r1, r5
 800281a:	eb63 0301 	sbc.w	r3, r3, r1
 800281e:	617b      	str	r3, [r7, #20]
 8002820:	f04f 0200 	mov.w	r2, #0
 8002824:	f04f 0300 	mov.w	r3, #0
 8002828:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800282c:	4659      	mov	r1, fp
 800282e:	018b      	lsls	r3, r1, #6
 8002830:	4651      	mov	r1, sl
 8002832:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002836:	4651      	mov	r1, sl
 8002838:	018a      	lsls	r2, r1, #6
 800283a:	4651      	mov	r1, sl
 800283c:	ebb2 0801 	subs.w	r8, r2, r1
 8002840:	4659      	mov	r1, fp
 8002842:	eb63 0901 	sbc.w	r9, r3, r1
 8002846:	f04f 0200 	mov.w	r2, #0
 800284a:	f04f 0300 	mov.w	r3, #0
 800284e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002852:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002856:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800285a:	4690      	mov	r8, r2
 800285c:	4699      	mov	r9, r3
 800285e:	4623      	mov	r3, r4
 8002860:	eb18 0303 	adds.w	r3, r8, r3
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	462b      	mov	r3, r5
 8002868:	eb49 0303 	adc.w	r3, r9, r3
 800286c:	60fb      	str	r3, [r7, #12]
 800286e:	f04f 0200 	mov.w	r2, #0
 8002872:	f04f 0300 	mov.w	r3, #0
 8002876:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800287a:	4629      	mov	r1, r5
 800287c:	024b      	lsls	r3, r1, #9
 800287e:	4621      	mov	r1, r4
 8002880:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002884:	4621      	mov	r1, r4
 8002886:	024a      	lsls	r2, r1, #9
 8002888:	4610      	mov	r0, r2
 800288a:	4619      	mov	r1, r3
 800288c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800288e:	2200      	movs	r2, #0
 8002890:	62bb      	str	r3, [r7, #40]	; 0x28
 8002892:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002894:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002898:	f7fd fcfa 	bl	8000290 <__aeabi_uldivmod>
 800289c:	4602      	mov	r2, r0
 800289e:	460b      	mov	r3, r1
 80028a0:	4613      	mov	r3, r2
 80028a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028a4:	e058      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028a6:	4b38      	ldr	r3, [pc, #224]	; (8002988 <HAL_RCC_GetSysClockFreq+0x200>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	099b      	lsrs	r3, r3, #6
 80028ac:	2200      	movs	r2, #0
 80028ae:	4618      	mov	r0, r3
 80028b0:	4611      	mov	r1, r2
 80028b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028b6:	623b      	str	r3, [r7, #32]
 80028b8:	2300      	movs	r3, #0
 80028ba:	627b      	str	r3, [r7, #36]	; 0x24
 80028bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80028c0:	4642      	mov	r2, r8
 80028c2:	464b      	mov	r3, r9
 80028c4:	f04f 0000 	mov.w	r0, #0
 80028c8:	f04f 0100 	mov.w	r1, #0
 80028cc:	0159      	lsls	r1, r3, #5
 80028ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028d2:	0150      	lsls	r0, r2, #5
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4641      	mov	r1, r8
 80028da:	ebb2 0a01 	subs.w	sl, r2, r1
 80028de:	4649      	mov	r1, r9
 80028e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80028e4:	f04f 0200 	mov.w	r2, #0
 80028e8:	f04f 0300 	mov.w	r3, #0
 80028ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80028f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80028f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80028f8:	ebb2 040a 	subs.w	r4, r2, sl
 80028fc:	eb63 050b 	sbc.w	r5, r3, fp
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	f04f 0300 	mov.w	r3, #0
 8002908:	00eb      	lsls	r3, r5, #3
 800290a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800290e:	00e2      	lsls	r2, r4, #3
 8002910:	4614      	mov	r4, r2
 8002912:	461d      	mov	r5, r3
 8002914:	4643      	mov	r3, r8
 8002916:	18e3      	adds	r3, r4, r3
 8002918:	603b      	str	r3, [r7, #0]
 800291a:	464b      	mov	r3, r9
 800291c:	eb45 0303 	adc.w	r3, r5, r3
 8002920:	607b      	str	r3, [r7, #4]
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	f04f 0300 	mov.w	r3, #0
 800292a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800292e:	4629      	mov	r1, r5
 8002930:	028b      	lsls	r3, r1, #10
 8002932:	4621      	mov	r1, r4
 8002934:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002938:	4621      	mov	r1, r4
 800293a:	028a      	lsls	r2, r1, #10
 800293c:	4610      	mov	r0, r2
 800293e:	4619      	mov	r1, r3
 8002940:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002942:	2200      	movs	r2, #0
 8002944:	61bb      	str	r3, [r7, #24]
 8002946:	61fa      	str	r2, [r7, #28]
 8002948:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800294c:	f7fd fca0 	bl	8000290 <__aeabi_uldivmod>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4613      	mov	r3, r2
 8002956:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002958:	4b0b      	ldr	r3, [pc, #44]	; (8002988 <HAL_RCC_GetSysClockFreq+0x200>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	0c1b      	lsrs	r3, r3, #16
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	3301      	adds	r3, #1
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002968:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800296a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800296c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002970:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002972:	e002      	b.n	800297a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002974:	4b05      	ldr	r3, [pc, #20]	; (800298c <HAL_RCC_GetSysClockFreq+0x204>)
 8002976:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002978:	bf00      	nop
    }
  }
  return sysclockfreq;
 800297a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800297c:	4618      	mov	r0, r3
 800297e:	3750      	adds	r7, #80	; 0x50
 8002980:	46bd      	mov	sp, r7
 8002982:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002986:	bf00      	nop
 8002988:	40023800 	.word	0x40023800
 800298c:	00f42400 	.word	0x00f42400
 8002990:	007a1200 	.word	0x007a1200

08002994 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002998:	4b03      	ldr	r3, [pc, #12]	; (80029a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800299a:	681b      	ldr	r3, [r3, #0]
}
 800299c:	4618      	mov	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	20000000 	.word	0x20000000

080029ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80029b0:	f7ff fff0 	bl	8002994 <HAL_RCC_GetHCLKFreq>
 80029b4:	4602      	mov	r2, r0
 80029b6:	4b05      	ldr	r3, [pc, #20]	; (80029cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	0a9b      	lsrs	r3, r3, #10
 80029bc:	f003 0307 	and.w	r3, r3, #7
 80029c0:	4903      	ldr	r1, [pc, #12]	; (80029d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029c2:	5ccb      	ldrb	r3, [r1, r3]
 80029c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40023800 	.word	0x40023800
 80029d0:	080072f4 	.word	0x080072f4

080029d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80029d8:	f7ff ffdc 	bl	8002994 <HAL_RCC_GetHCLKFreq>
 80029dc:	4602      	mov	r2, r0
 80029de:	4b05      	ldr	r3, [pc, #20]	; (80029f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	0b5b      	lsrs	r3, r3, #13
 80029e4:	f003 0307 	and.w	r3, r3, #7
 80029e8:	4903      	ldr	r1, [pc, #12]	; (80029f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029ea:	5ccb      	ldrb	r3, [r1, r3]
 80029ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	40023800 	.word	0x40023800
 80029f8:	080072f4 	.word	0x080072f4

080029fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	220f      	movs	r2, #15
 8002a0a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a0c:	4b12      	ldr	r3, [pc, #72]	; (8002a58 <HAL_RCC_GetClockConfig+0x5c>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 0203 	and.w	r2, r3, #3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002a18:	4b0f      	ldr	r3, [pc, #60]	; (8002a58 <HAL_RCC_GetClockConfig+0x5c>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a24:	4b0c      	ldr	r3, [pc, #48]	; (8002a58 <HAL_RCC_GetClockConfig+0x5c>)
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002a30:	4b09      	ldr	r3, [pc, #36]	; (8002a58 <HAL_RCC_GetClockConfig+0x5c>)
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	08db      	lsrs	r3, r3, #3
 8002a36:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a3e:	4b07      	ldr	r3, [pc, #28]	; (8002a5c <HAL_RCC_GetClockConfig+0x60>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 020f 	and.w	r2, r3, #15
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	601a      	str	r2, [r3, #0]
}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	40023c00 	.word	0x40023c00

08002a60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e041      	b.n	8002af6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d106      	bne.n	8002a8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f839 	bl	8002afe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2202      	movs	r2, #2
 8002a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	3304      	adds	r3, #4
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	4610      	mov	r0, r2
 8002aa0:	f000 f9d8 	bl	8002e54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3708      	adds	r7, #8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002afe:	b480      	push	{r7}
 8002b00:	b083      	sub	sp, #12
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002b06:	bf00      	nop
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
	...

08002b14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d001      	beq.n	8002b2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e04e      	b.n	8002bca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2202      	movs	r2, #2
 8002b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68da      	ldr	r2, [r3, #12]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0201 	orr.w	r2, r2, #1
 8002b42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a23      	ldr	r2, [pc, #140]	; (8002bd8 <HAL_TIM_Base_Start_IT+0xc4>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d022      	beq.n	8002b94 <HAL_TIM_Base_Start_IT+0x80>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b56:	d01d      	beq.n	8002b94 <HAL_TIM_Base_Start_IT+0x80>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a1f      	ldr	r2, [pc, #124]	; (8002bdc <HAL_TIM_Base_Start_IT+0xc8>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d018      	beq.n	8002b94 <HAL_TIM_Base_Start_IT+0x80>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a1e      	ldr	r2, [pc, #120]	; (8002be0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d013      	beq.n	8002b94 <HAL_TIM_Base_Start_IT+0x80>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a1c      	ldr	r2, [pc, #112]	; (8002be4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d00e      	beq.n	8002b94 <HAL_TIM_Base_Start_IT+0x80>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a1b      	ldr	r2, [pc, #108]	; (8002be8 <HAL_TIM_Base_Start_IT+0xd4>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d009      	beq.n	8002b94 <HAL_TIM_Base_Start_IT+0x80>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a19      	ldr	r2, [pc, #100]	; (8002bec <HAL_TIM_Base_Start_IT+0xd8>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d004      	beq.n	8002b94 <HAL_TIM_Base_Start_IT+0x80>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a18      	ldr	r2, [pc, #96]	; (8002bf0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d111      	bne.n	8002bb8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f003 0307 	and.w	r3, r3, #7
 8002b9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2b06      	cmp	r3, #6
 8002ba4:	d010      	beq.n	8002bc8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f042 0201 	orr.w	r2, r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bb6:	e007      	b.n	8002bc8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f042 0201 	orr.w	r2, r2, #1
 8002bc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3714      	adds	r7, #20
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	40010000 	.word	0x40010000
 8002bdc:	40000400 	.word	0x40000400
 8002be0:	40000800 	.word	0x40000800
 8002be4:	40000c00 	.word	0x40000c00
 8002be8:	40010400 	.word	0x40010400
 8002bec:	40014000 	.word	0x40014000
 8002bf0:	40001800 	.word	0x40001800

08002bf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d122      	bne.n	8002c50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d11b      	bne.n	8002c50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f06f 0202 	mvn.w	r2, #2
 8002c20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2201      	movs	r2, #1
 8002c26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 f8ee 	bl	8002e18 <HAL_TIM_IC_CaptureCallback>
 8002c3c:	e005      	b.n	8002c4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 f8e0 	bl	8002e04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 f8f1 	bl	8002e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	f003 0304 	and.w	r3, r3, #4
 8002c5a:	2b04      	cmp	r3, #4
 8002c5c:	d122      	bne.n	8002ca4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	f003 0304 	and.w	r3, r3, #4
 8002c68:	2b04      	cmp	r3, #4
 8002c6a:	d11b      	bne.n	8002ca4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f06f 0204 	mvn.w	r2, #4
 8002c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2202      	movs	r2, #2
 8002c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 f8c4 	bl	8002e18 <HAL_TIM_IC_CaptureCallback>
 8002c90:	e005      	b.n	8002c9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 f8b6 	bl	8002e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f8c7 	bl	8002e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	f003 0308 	and.w	r3, r3, #8
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d122      	bne.n	8002cf8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	f003 0308 	and.w	r3, r3, #8
 8002cbc:	2b08      	cmp	r3, #8
 8002cbe:	d11b      	bne.n	8002cf8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f06f 0208 	mvn.w	r2, #8
 8002cc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2204      	movs	r2, #4
 8002cce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	f003 0303 	and.w	r3, r3, #3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d003      	beq.n	8002ce6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 f89a 	bl	8002e18 <HAL_TIM_IC_CaptureCallback>
 8002ce4:	e005      	b.n	8002cf2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f000 f88c 	bl	8002e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f000 f89d 	bl	8002e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	f003 0310 	and.w	r3, r3, #16
 8002d02:	2b10      	cmp	r3, #16
 8002d04:	d122      	bne.n	8002d4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	f003 0310 	and.w	r3, r3, #16
 8002d10:	2b10      	cmp	r3, #16
 8002d12:	d11b      	bne.n	8002d4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f06f 0210 	mvn.w	r2, #16
 8002d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2208      	movs	r2, #8
 8002d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	69db      	ldr	r3, [r3, #28]
 8002d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f000 f870 	bl	8002e18 <HAL_TIM_IC_CaptureCallback>
 8002d38:	e005      	b.n	8002d46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f000 f862 	bl	8002e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f000 f873 	bl	8002e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d10e      	bne.n	8002d78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d107      	bne.n	8002d78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f06f 0201 	mvn.w	r2, #1
 8002d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7fd fe5e 	bl	8000a34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d82:	2b80      	cmp	r3, #128	; 0x80
 8002d84:	d10e      	bne.n	8002da4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d90:	2b80      	cmp	r3, #128	; 0x80
 8002d92:	d107      	bne.n	8002da4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 f902 	bl	8002fa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dae:	2b40      	cmp	r3, #64	; 0x40
 8002db0:	d10e      	bne.n	8002dd0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dbc:	2b40      	cmp	r3, #64	; 0x40
 8002dbe:	d107      	bne.n	8002dd0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f000 f838 	bl	8002e40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	f003 0320 	and.w	r3, r3, #32
 8002dda:	2b20      	cmp	r3, #32
 8002ddc:	d10e      	bne.n	8002dfc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	f003 0320 	and.w	r3, r3, #32
 8002de8:	2b20      	cmp	r3, #32
 8002dea:	d107      	bne.n	8002dfc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f06f 0220 	mvn.w	r2, #32
 8002df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 f8cc 	bl	8002f94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002dfc:	bf00      	nop
 8002dfe:	3708      	adds	r7, #8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a40      	ldr	r2, [pc, #256]	; (8002f68 <TIM_Base_SetConfig+0x114>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d013      	beq.n	8002e94 <TIM_Base_SetConfig+0x40>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e72:	d00f      	beq.n	8002e94 <TIM_Base_SetConfig+0x40>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a3d      	ldr	r2, [pc, #244]	; (8002f6c <TIM_Base_SetConfig+0x118>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d00b      	beq.n	8002e94 <TIM_Base_SetConfig+0x40>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a3c      	ldr	r2, [pc, #240]	; (8002f70 <TIM_Base_SetConfig+0x11c>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d007      	beq.n	8002e94 <TIM_Base_SetConfig+0x40>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a3b      	ldr	r2, [pc, #236]	; (8002f74 <TIM_Base_SetConfig+0x120>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d003      	beq.n	8002e94 <TIM_Base_SetConfig+0x40>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a3a      	ldr	r2, [pc, #232]	; (8002f78 <TIM_Base_SetConfig+0x124>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d108      	bne.n	8002ea6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	4a2f      	ldr	r2, [pc, #188]	; (8002f68 <TIM_Base_SetConfig+0x114>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d02b      	beq.n	8002f06 <TIM_Base_SetConfig+0xb2>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eb4:	d027      	beq.n	8002f06 <TIM_Base_SetConfig+0xb2>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a2c      	ldr	r2, [pc, #176]	; (8002f6c <TIM_Base_SetConfig+0x118>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d023      	beq.n	8002f06 <TIM_Base_SetConfig+0xb2>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	4a2b      	ldr	r2, [pc, #172]	; (8002f70 <TIM_Base_SetConfig+0x11c>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d01f      	beq.n	8002f06 <TIM_Base_SetConfig+0xb2>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a2a      	ldr	r2, [pc, #168]	; (8002f74 <TIM_Base_SetConfig+0x120>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d01b      	beq.n	8002f06 <TIM_Base_SetConfig+0xb2>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4a29      	ldr	r2, [pc, #164]	; (8002f78 <TIM_Base_SetConfig+0x124>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d017      	beq.n	8002f06 <TIM_Base_SetConfig+0xb2>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a28      	ldr	r2, [pc, #160]	; (8002f7c <TIM_Base_SetConfig+0x128>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d013      	beq.n	8002f06 <TIM_Base_SetConfig+0xb2>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a27      	ldr	r2, [pc, #156]	; (8002f80 <TIM_Base_SetConfig+0x12c>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d00f      	beq.n	8002f06 <TIM_Base_SetConfig+0xb2>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a26      	ldr	r2, [pc, #152]	; (8002f84 <TIM_Base_SetConfig+0x130>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d00b      	beq.n	8002f06 <TIM_Base_SetConfig+0xb2>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a25      	ldr	r2, [pc, #148]	; (8002f88 <TIM_Base_SetConfig+0x134>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d007      	beq.n	8002f06 <TIM_Base_SetConfig+0xb2>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a24      	ldr	r2, [pc, #144]	; (8002f8c <TIM_Base_SetConfig+0x138>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d003      	beq.n	8002f06 <TIM_Base_SetConfig+0xb2>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a23      	ldr	r2, [pc, #140]	; (8002f90 <TIM_Base_SetConfig+0x13c>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d108      	bne.n	8002f18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	68fa      	ldr	r2, [r7, #12]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	695b      	ldr	r3, [r3, #20]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	689a      	ldr	r2, [r3, #8]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4a0a      	ldr	r2, [pc, #40]	; (8002f68 <TIM_Base_SetConfig+0x114>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d003      	beq.n	8002f4c <TIM_Base_SetConfig+0xf8>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a0c      	ldr	r2, [pc, #48]	; (8002f78 <TIM_Base_SetConfig+0x124>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d103      	bne.n	8002f54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	691a      	ldr	r2, [r3, #16]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2201      	movs	r2, #1
 8002f58:	615a      	str	r2, [r3, #20]
}
 8002f5a:	bf00      	nop
 8002f5c:	3714      	adds	r7, #20
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	40010000 	.word	0x40010000
 8002f6c:	40000400 	.word	0x40000400
 8002f70:	40000800 	.word	0x40000800
 8002f74:	40000c00 	.word	0x40000c00
 8002f78:	40010400 	.word	0x40010400
 8002f7c:	40014000 	.word	0x40014000
 8002f80:	40014400 	.word	0x40014400
 8002f84:	40014800 	.word	0x40014800
 8002f88:	40001800 	.word	0x40001800
 8002f8c:	40001c00 	.word	0x40001c00
 8002f90:	40002000 	.word	0x40002000

08002f94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e03f      	b.n	800304e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d106      	bne.n	8002fe8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f7fd fe30 	bl	8000c48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2224      	movs	r2, #36	; 0x24
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68da      	ldr	r2, [r3, #12]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ffe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f000 f929 	bl	8003258 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	691a      	ldr	r2, [r3, #16]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003014:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	695a      	ldr	r2, [r3, #20]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003024:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68da      	ldr	r2, [r3, #12]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003034:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2220      	movs	r2, #32
 8003040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2220      	movs	r2, #32
 8003048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}

08003056 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	b08a      	sub	sp, #40	; 0x28
 800305a:	af02      	add	r7, sp, #8
 800305c:	60f8      	str	r0, [r7, #12]
 800305e:	60b9      	str	r1, [r7, #8]
 8003060:	603b      	str	r3, [r7, #0]
 8003062:	4613      	mov	r3, r2
 8003064:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003066:	2300      	movs	r3, #0
 8003068:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b20      	cmp	r3, #32
 8003074:	d17c      	bne.n	8003170 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d002      	beq.n	8003082 <HAL_UART_Transmit+0x2c>
 800307c:	88fb      	ldrh	r3, [r7, #6]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d101      	bne.n	8003086 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e075      	b.n	8003172 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800308c:	2b01      	cmp	r3, #1
 800308e:	d101      	bne.n	8003094 <HAL_UART_Transmit+0x3e>
 8003090:	2302      	movs	r3, #2
 8003092:	e06e      	b.n	8003172 <HAL_UART_Transmit+0x11c>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2221      	movs	r2, #33	; 0x21
 80030a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030aa:	f7fe f8ef 	bl	800128c <HAL_GetTick>
 80030ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	88fa      	ldrh	r2, [r7, #6]
 80030b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	88fa      	ldrh	r2, [r7, #6]
 80030ba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030c4:	d108      	bne.n	80030d8 <HAL_UART_Transmit+0x82>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d104      	bne.n	80030d8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80030ce:	2300      	movs	r3, #0
 80030d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	61bb      	str	r3, [r7, #24]
 80030d6:	e003      	b.n	80030e0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030dc:	2300      	movs	r3, #0
 80030de:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80030e8:	e02a      	b.n	8003140 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	9300      	str	r3, [sp, #0]
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	2200      	movs	r2, #0
 80030f2:	2180      	movs	r1, #128	; 0x80
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f000 f840 	bl	800317a <UART_WaitOnFlagUntilTimeout>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e036      	b.n	8003172 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10b      	bne.n	8003122 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	881b      	ldrh	r3, [r3, #0]
 800310e:	461a      	mov	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003118:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	3302      	adds	r3, #2
 800311e:	61bb      	str	r3, [r7, #24]
 8003120:	e007      	b.n	8003132 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	781a      	ldrb	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	3301      	adds	r3, #1
 8003130:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003136:	b29b      	uxth	r3, r3
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003144:	b29b      	uxth	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1cf      	bne.n	80030ea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	2200      	movs	r2, #0
 8003152:	2140      	movs	r1, #64	; 0x40
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f000 f810 	bl	800317a <UART_WaitOnFlagUntilTimeout>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e006      	b.n	8003172 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2220      	movs	r2, #32
 8003168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800316c:	2300      	movs	r3, #0
 800316e:	e000      	b.n	8003172 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003170:	2302      	movs	r3, #2
  }
}
 8003172:	4618      	mov	r0, r3
 8003174:	3720      	adds	r7, #32
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b090      	sub	sp, #64	; 0x40
 800317e:	af00      	add	r7, sp, #0
 8003180:	60f8      	str	r0, [r7, #12]
 8003182:	60b9      	str	r1, [r7, #8]
 8003184:	603b      	str	r3, [r7, #0]
 8003186:	4613      	mov	r3, r2
 8003188:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800318a:	e050      	b.n	800322e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800318c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800318e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003192:	d04c      	beq.n	800322e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003194:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003196:	2b00      	cmp	r3, #0
 8003198:	d007      	beq.n	80031aa <UART_WaitOnFlagUntilTimeout+0x30>
 800319a:	f7fe f877 	bl	800128c <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d241      	bcs.n	800322e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	330c      	adds	r3, #12
 80031b0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b4:	e853 3f00 	ldrex	r3, [r3]
 80031b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80031ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031bc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80031c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	330c      	adds	r3, #12
 80031c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80031ca:	637a      	str	r2, [r7, #52]	; 0x34
 80031cc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80031d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031d2:	e841 2300 	strex	r3, r2, [r1]
 80031d6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80031d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1e5      	bne.n	80031aa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	3314      	adds	r3, #20
 80031e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	e853 3f00 	ldrex	r3, [r3]
 80031ec:	613b      	str	r3, [r7, #16]
   return(result);
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	f023 0301 	bic.w	r3, r3, #1
 80031f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	3314      	adds	r3, #20
 80031fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031fe:	623a      	str	r2, [r7, #32]
 8003200:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003202:	69f9      	ldr	r1, [r7, #28]
 8003204:	6a3a      	ldr	r2, [r7, #32]
 8003206:	e841 2300 	strex	r3, r2, [r1]
 800320a:	61bb      	str	r3, [r7, #24]
   return(result);
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1e5      	bne.n	80031de <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2220      	movs	r2, #32
 8003216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2220      	movs	r2, #32
 800321e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e00f      	b.n	800324e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	4013      	ands	r3, r2
 8003238:	68ba      	ldr	r2, [r7, #8]
 800323a:	429a      	cmp	r2, r3
 800323c:	bf0c      	ite	eq
 800323e:	2301      	moveq	r3, #1
 8003240:	2300      	movne	r3, #0
 8003242:	b2db      	uxtb	r3, r3
 8003244:	461a      	mov	r2, r3
 8003246:	79fb      	ldrb	r3, [r7, #7]
 8003248:	429a      	cmp	r2, r3
 800324a:	d09f      	beq.n	800318c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3740      	adds	r7, #64	; 0x40
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
	...

08003258 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003258:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800325c:	b0c0      	sub	sp, #256	; 0x100
 800325e:	af00      	add	r7, sp, #0
 8003260:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	691b      	ldr	r3, [r3, #16]
 800326c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003274:	68d9      	ldr	r1, [r3, #12]
 8003276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	ea40 0301 	orr.w	r3, r0, r1
 8003280:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003286:	689a      	ldr	r2, [r3, #8]
 8003288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	431a      	orrs	r2, r3
 8003290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	431a      	orrs	r2, r3
 8003298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800329c:	69db      	ldr	r3, [r3, #28]
 800329e:	4313      	orrs	r3, r2
 80032a0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80032a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80032b0:	f021 010c 	bic.w	r1, r1, #12
 80032b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80032be:	430b      	orrs	r3, r1
 80032c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80032c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80032ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032d2:	6999      	ldr	r1, [r3, #24]
 80032d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	ea40 0301 	orr.w	r3, r0, r1
 80032de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80032e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	4b8f      	ldr	r3, [pc, #572]	; (8003524 <UART_SetConfig+0x2cc>)
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d005      	beq.n	80032f8 <UART_SetConfig+0xa0>
 80032ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	4b8d      	ldr	r3, [pc, #564]	; (8003528 <UART_SetConfig+0x2d0>)
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d104      	bne.n	8003302 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80032f8:	f7ff fb6c 	bl	80029d4 <HAL_RCC_GetPCLK2Freq>
 80032fc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003300:	e003      	b.n	800330a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003302:	f7ff fb53 	bl	80029ac <HAL_RCC_GetPCLK1Freq>
 8003306:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800330a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800330e:	69db      	ldr	r3, [r3, #28]
 8003310:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003314:	f040 810c 	bne.w	8003530 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003318:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800331c:	2200      	movs	r2, #0
 800331e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003322:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003326:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800332a:	4622      	mov	r2, r4
 800332c:	462b      	mov	r3, r5
 800332e:	1891      	adds	r1, r2, r2
 8003330:	65b9      	str	r1, [r7, #88]	; 0x58
 8003332:	415b      	adcs	r3, r3
 8003334:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003336:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800333a:	4621      	mov	r1, r4
 800333c:	eb12 0801 	adds.w	r8, r2, r1
 8003340:	4629      	mov	r1, r5
 8003342:	eb43 0901 	adc.w	r9, r3, r1
 8003346:	f04f 0200 	mov.w	r2, #0
 800334a:	f04f 0300 	mov.w	r3, #0
 800334e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003352:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003356:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800335a:	4690      	mov	r8, r2
 800335c:	4699      	mov	r9, r3
 800335e:	4623      	mov	r3, r4
 8003360:	eb18 0303 	adds.w	r3, r8, r3
 8003364:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003368:	462b      	mov	r3, r5
 800336a:	eb49 0303 	adc.w	r3, r9, r3
 800336e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800337e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003382:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003386:	460b      	mov	r3, r1
 8003388:	18db      	adds	r3, r3, r3
 800338a:	653b      	str	r3, [r7, #80]	; 0x50
 800338c:	4613      	mov	r3, r2
 800338e:	eb42 0303 	adc.w	r3, r2, r3
 8003392:	657b      	str	r3, [r7, #84]	; 0x54
 8003394:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003398:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800339c:	f7fc ff78 	bl	8000290 <__aeabi_uldivmod>
 80033a0:	4602      	mov	r2, r0
 80033a2:	460b      	mov	r3, r1
 80033a4:	4b61      	ldr	r3, [pc, #388]	; (800352c <UART_SetConfig+0x2d4>)
 80033a6:	fba3 2302 	umull	r2, r3, r3, r2
 80033aa:	095b      	lsrs	r3, r3, #5
 80033ac:	011c      	lsls	r4, r3, #4
 80033ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033b2:	2200      	movs	r2, #0
 80033b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80033b8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80033bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80033c0:	4642      	mov	r2, r8
 80033c2:	464b      	mov	r3, r9
 80033c4:	1891      	adds	r1, r2, r2
 80033c6:	64b9      	str	r1, [r7, #72]	; 0x48
 80033c8:	415b      	adcs	r3, r3
 80033ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80033d0:	4641      	mov	r1, r8
 80033d2:	eb12 0a01 	adds.w	sl, r2, r1
 80033d6:	4649      	mov	r1, r9
 80033d8:	eb43 0b01 	adc.w	fp, r3, r1
 80033dc:	f04f 0200 	mov.w	r2, #0
 80033e0:	f04f 0300 	mov.w	r3, #0
 80033e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80033e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80033ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80033f0:	4692      	mov	sl, r2
 80033f2:	469b      	mov	fp, r3
 80033f4:	4643      	mov	r3, r8
 80033f6:	eb1a 0303 	adds.w	r3, sl, r3
 80033fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80033fe:	464b      	mov	r3, r9
 8003400:	eb4b 0303 	adc.w	r3, fp, r3
 8003404:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	2200      	movs	r2, #0
 8003410:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003414:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003418:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800341c:	460b      	mov	r3, r1
 800341e:	18db      	adds	r3, r3, r3
 8003420:	643b      	str	r3, [r7, #64]	; 0x40
 8003422:	4613      	mov	r3, r2
 8003424:	eb42 0303 	adc.w	r3, r2, r3
 8003428:	647b      	str	r3, [r7, #68]	; 0x44
 800342a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800342e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003432:	f7fc ff2d 	bl	8000290 <__aeabi_uldivmod>
 8003436:	4602      	mov	r2, r0
 8003438:	460b      	mov	r3, r1
 800343a:	4611      	mov	r1, r2
 800343c:	4b3b      	ldr	r3, [pc, #236]	; (800352c <UART_SetConfig+0x2d4>)
 800343e:	fba3 2301 	umull	r2, r3, r3, r1
 8003442:	095b      	lsrs	r3, r3, #5
 8003444:	2264      	movs	r2, #100	; 0x64
 8003446:	fb02 f303 	mul.w	r3, r2, r3
 800344a:	1acb      	subs	r3, r1, r3
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003452:	4b36      	ldr	r3, [pc, #216]	; (800352c <UART_SetConfig+0x2d4>)
 8003454:	fba3 2302 	umull	r2, r3, r3, r2
 8003458:	095b      	lsrs	r3, r3, #5
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003460:	441c      	add	r4, r3
 8003462:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003466:	2200      	movs	r2, #0
 8003468:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800346c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003470:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003474:	4642      	mov	r2, r8
 8003476:	464b      	mov	r3, r9
 8003478:	1891      	adds	r1, r2, r2
 800347a:	63b9      	str	r1, [r7, #56]	; 0x38
 800347c:	415b      	adcs	r3, r3
 800347e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003480:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003484:	4641      	mov	r1, r8
 8003486:	1851      	adds	r1, r2, r1
 8003488:	6339      	str	r1, [r7, #48]	; 0x30
 800348a:	4649      	mov	r1, r9
 800348c:	414b      	adcs	r3, r1
 800348e:	637b      	str	r3, [r7, #52]	; 0x34
 8003490:	f04f 0200 	mov.w	r2, #0
 8003494:	f04f 0300 	mov.w	r3, #0
 8003498:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800349c:	4659      	mov	r1, fp
 800349e:	00cb      	lsls	r3, r1, #3
 80034a0:	4651      	mov	r1, sl
 80034a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034a6:	4651      	mov	r1, sl
 80034a8:	00ca      	lsls	r2, r1, #3
 80034aa:	4610      	mov	r0, r2
 80034ac:	4619      	mov	r1, r3
 80034ae:	4603      	mov	r3, r0
 80034b0:	4642      	mov	r2, r8
 80034b2:	189b      	adds	r3, r3, r2
 80034b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80034b8:	464b      	mov	r3, r9
 80034ba:	460a      	mov	r2, r1
 80034bc:	eb42 0303 	adc.w	r3, r2, r3
 80034c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80034c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80034d0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80034d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80034d8:	460b      	mov	r3, r1
 80034da:	18db      	adds	r3, r3, r3
 80034dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80034de:	4613      	mov	r3, r2
 80034e0:	eb42 0303 	adc.w	r3, r2, r3
 80034e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80034ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80034ee:	f7fc fecf 	bl	8000290 <__aeabi_uldivmod>
 80034f2:	4602      	mov	r2, r0
 80034f4:	460b      	mov	r3, r1
 80034f6:	4b0d      	ldr	r3, [pc, #52]	; (800352c <UART_SetConfig+0x2d4>)
 80034f8:	fba3 1302 	umull	r1, r3, r3, r2
 80034fc:	095b      	lsrs	r3, r3, #5
 80034fe:	2164      	movs	r1, #100	; 0x64
 8003500:	fb01 f303 	mul.w	r3, r1, r3
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	3332      	adds	r3, #50	; 0x32
 800350a:	4a08      	ldr	r2, [pc, #32]	; (800352c <UART_SetConfig+0x2d4>)
 800350c:	fba2 2303 	umull	r2, r3, r2, r3
 8003510:	095b      	lsrs	r3, r3, #5
 8003512:	f003 0207 	and.w	r2, r3, #7
 8003516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4422      	add	r2, r4
 800351e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003520:	e105      	b.n	800372e <UART_SetConfig+0x4d6>
 8003522:	bf00      	nop
 8003524:	40011000 	.word	0x40011000
 8003528:	40011400 	.word	0x40011400
 800352c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003530:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003534:	2200      	movs	r2, #0
 8003536:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800353a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800353e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003542:	4642      	mov	r2, r8
 8003544:	464b      	mov	r3, r9
 8003546:	1891      	adds	r1, r2, r2
 8003548:	6239      	str	r1, [r7, #32]
 800354a:	415b      	adcs	r3, r3
 800354c:	627b      	str	r3, [r7, #36]	; 0x24
 800354e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003552:	4641      	mov	r1, r8
 8003554:	1854      	adds	r4, r2, r1
 8003556:	4649      	mov	r1, r9
 8003558:	eb43 0501 	adc.w	r5, r3, r1
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	00eb      	lsls	r3, r5, #3
 8003566:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800356a:	00e2      	lsls	r2, r4, #3
 800356c:	4614      	mov	r4, r2
 800356e:	461d      	mov	r5, r3
 8003570:	4643      	mov	r3, r8
 8003572:	18e3      	adds	r3, r4, r3
 8003574:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003578:	464b      	mov	r3, r9
 800357a:	eb45 0303 	adc.w	r3, r5, r3
 800357e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800358e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003592:	f04f 0200 	mov.w	r2, #0
 8003596:	f04f 0300 	mov.w	r3, #0
 800359a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800359e:	4629      	mov	r1, r5
 80035a0:	008b      	lsls	r3, r1, #2
 80035a2:	4621      	mov	r1, r4
 80035a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035a8:	4621      	mov	r1, r4
 80035aa:	008a      	lsls	r2, r1, #2
 80035ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80035b0:	f7fc fe6e 	bl	8000290 <__aeabi_uldivmod>
 80035b4:	4602      	mov	r2, r0
 80035b6:	460b      	mov	r3, r1
 80035b8:	4b60      	ldr	r3, [pc, #384]	; (800373c <UART_SetConfig+0x4e4>)
 80035ba:	fba3 2302 	umull	r2, r3, r3, r2
 80035be:	095b      	lsrs	r3, r3, #5
 80035c0:	011c      	lsls	r4, r3, #4
 80035c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035c6:	2200      	movs	r2, #0
 80035c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80035cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80035d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80035d4:	4642      	mov	r2, r8
 80035d6:	464b      	mov	r3, r9
 80035d8:	1891      	adds	r1, r2, r2
 80035da:	61b9      	str	r1, [r7, #24]
 80035dc:	415b      	adcs	r3, r3
 80035de:	61fb      	str	r3, [r7, #28]
 80035e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035e4:	4641      	mov	r1, r8
 80035e6:	1851      	adds	r1, r2, r1
 80035e8:	6139      	str	r1, [r7, #16]
 80035ea:	4649      	mov	r1, r9
 80035ec:	414b      	adcs	r3, r1
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	f04f 0200 	mov.w	r2, #0
 80035f4:	f04f 0300 	mov.w	r3, #0
 80035f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80035fc:	4659      	mov	r1, fp
 80035fe:	00cb      	lsls	r3, r1, #3
 8003600:	4651      	mov	r1, sl
 8003602:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003606:	4651      	mov	r1, sl
 8003608:	00ca      	lsls	r2, r1, #3
 800360a:	4610      	mov	r0, r2
 800360c:	4619      	mov	r1, r3
 800360e:	4603      	mov	r3, r0
 8003610:	4642      	mov	r2, r8
 8003612:	189b      	adds	r3, r3, r2
 8003614:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003618:	464b      	mov	r3, r9
 800361a:	460a      	mov	r2, r1
 800361c:	eb42 0303 	adc.w	r3, r2, r3
 8003620:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	67bb      	str	r3, [r7, #120]	; 0x78
 800362e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003630:	f04f 0200 	mov.w	r2, #0
 8003634:	f04f 0300 	mov.w	r3, #0
 8003638:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800363c:	4649      	mov	r1, r9
 800363e:	008b      	lsls	r3, r1, #2
 8003640:	4641      	mov	r1, r8
 8003642:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003646:	4641      	mov	r1, r8
 8003648:	008a      	lsls	r2, r1, #2
 800364a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800364e:	f7fc fe1f 	bl	8000290 <__aeabi_uldivmod>
 8003652:	4602      	mov	r2, r0
 8003654:	460b      	mov	r3, r1
 8003656:	4b39      	ldr	r3, [pc, #228]	; (800373c <UART_SetConfig+0x4e4>)
 8003658:	fba3 1302 	umull	r1, r3, r3, r2
 800365c:	095b      	lsrs	r3, r3, #5
 800365e:	2164      	movs	r1, #100	; 0x64
 8003660:	fb01 f303 	mul.w	r3, r1, r3
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	011b      	lsls	r3, r3, #4
 8003668:	3332      	adds	r3, #50	; 0x32
 800366a:	4a34      	ldr	r2, [pc, #208]	; (800373c <UART_SetConfig+0x4e4>)
 800366c:	fba2 2303 	umull	r2, r3, r2, r3
 8003670:	095b      	lsrs	r3, r3, #5
 8003672:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003676:	441c      	add	r4, r3
 8003678:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800367c:	2200      	movs	r2, #0
 800367e:	673b      	str	r3, [r7, #112]	; 0x70
 8003680:	677a      	str	r2, [r7, #116]	; 0x74
 8003682:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003686:	4642      	mov	r2, r8
 8003688:	464b      	mov	r3, r9
 800368a:	1891      	adds	r1, r2, r2
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	415b      	adcs	r3, r3
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003696:	4641      	mov	r1, r8
 8003698:	1851      	adds	r1, r2, r1
 800369a:	6039      	str	r1, [r7, #0]
 800369c:	4649      	mov	r1, r9
 800369e:	414b      	adcs	r3, r1
 80036a0:	607b      	str	r3, [r7, #4]
 80036a2:	f04f 0200 	mov.w	r2, #0
 80036a6:	f04f 0300 	mov.w	r3, #0
 80036aa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80036ae:	4659      	mov	r1, fp
 80036b0:	00cb      	lsls	r3, r1, #3
 80036b2:	4651      	mov	r1, sl
 80036b4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036b8:	4651      	mov	r1, sl
 80036ba:	00ca      	lsls	r2, r1, #3
 80036bc:	4610      	mov	r0, r2
 80036be:	4619      	mov	r1, r3
 80036c0:	4603      	mov	r3, r0
 80036c2:	4642      	mov	r2, r8
 80036c4:	189b      	adds	r3, r3, r2
 80036c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80036c8:	464b      	mov	r3, r9
 80036ca:	460a      	mov	r2, r1
 80036cc:	eb42 0303 	adc.w	r3, r2, r3
 80036d0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80036d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	663b      	str	r3, [r7, #96]	; 0x60
 80036dc:	667a      	str	r2, [r7, #100]	; 0x64
 80036de:	f04f 0200 	mov.w	r2, #0
 80036e2:	f04f 0300 	mov.w	r3, #0
 80036e6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80036ea:	4649      	mov	r1, r9
 80036ec:	008b      	lsls	r3, r1, #2
 80036ee:	4641      	mov	r1, r8
 80036f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036f4:	4641      	mov	r1, r8
 80036f6:	008a      	lsls	r2, r1, #2
 80036f8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80036fc:	f7fc fdc8 	bl	8000290 <__aeabi_uldivmod>
 8003700:	4602      	mov	r2, r0
 8003702:	460b      	mov	r3, r1
 8003704:	4b0d      	ldr	r3, [pc, #52]	; (800373c <UART_SetConfig+0x4e4>)
 8003706:	fba3 1302 	umull	r1, r3, r3, r2
 800370a:	095b      	lsrs	r3, r3, #5
 800370c:	2164      	movs	r1, #100	; 0x64
 800370e:	fb01 f303 	mul.w	r3, r1, r3
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	011b      	lsls	r3, r3, #4
 8003716:	3332      	adds	r3, #50	; 0x32
 8003718:	4a08      	ldr	r2, [pc, #32]	; (800373c <UART_SetConfig+0x4e4>)
 800371a:	fba2 2303 	umull	r2, r3, r2, r3
 800371e:	095b      	lsrs	r3, r3, #5
 8003720:	f003 020f 	and.w	r2, r3, #15
 8003724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4422      	add	r2, r4
 800372c:	609a      	str	r2, [r3, #8]
}
 800372e:	bf00      	nop
 8003730:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003734:	46bd      	mov	sp, r7
 8003736:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800373a:	bf00      	nop
 800373c:	51eb851f 	.word	0x51eb851f

08003740 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003740:	b084      	sub	sp, #16
 8003742:	b580      	push	{r7, lr}
 8003744:	b084      	sub	sp, #16
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
 800374a:	f107 001c 	add.w	r0, r7, #28
 800374e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003754:	2b01      	cmp	r3, #1
 8003756:	d122      	bne.n	800379e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800375c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800376c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003780:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003782:	2b01      	cmp	r3, #1
 8003784:	d105      	bne.n	8003792 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f000 faa2 	bl	8003cdc <USB_CoreReset>
 8003798:	4603      	mov	r3, r0
 800379a:	73fb      	strb	r3, [r7, #15]
 800379c:	e01a      	b.n	80037d4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f000 fa96 	bl	8003cdc <USB_CoreReset>
 80037b0:	4603      	mov	r3, r0
 80037b2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80037b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d106      	bne.n	80037c8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037be:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	639a      	str	r2, [r3, #56]	; 0x38
 80037c6:	e005      	b.n	80037d4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80037d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d10b      	bne.n	80037f2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f043 0206 	orr.w	r2, r3, #6
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f043 0220 	orr.w	r2, r3, #32
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80037f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3710      	adds	r7, #16
 80037f8:	46bd      	mov	sp, r7
 80037fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80037fe:	b004      	add	sp, #16
 8003800:	4770      	bx	lr

08003802 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003802:	b480      	push	{r7}
 8003804:	b083      	sub	sp, #12
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f023 0201 	bic.w	r2, r3, #1
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	460b      	mov	r3, r1
 800382e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003840:	78fb      	ldrb	r3, [r7, #3]
 8003842:	2b01      	cmp	r3, #1
 8003844:	d115      	bne.n	8003872 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003852:	2001      	movs	r0, #1
 8003854:	f7fd fd26 	bl	80012a4 <HAL_Delay>
      ms++;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	3301      	adds	r3, #1
 800385c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 fa2e 	bl	8003cc0 <USB_GetMode>
 8003864:	4603      	mov	r3, r0
 8003866:	2b01      	cmp	r3, #1
 8003868:	d01e      	beq.n	80038a8 <USB_SetCurrentMode+0x84>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2b31      	cmp	r3, #49	; 0x31
 800386e:	d9f0      	bls.n	8003852 <USB_SetCurrentMode+0x2e>
 8003870:	e01a      	b.n	80038a8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003872:	78fb      	ldrb	r3, [r7, #3]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d115      	bne.n	80038a4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003884:	2001      	movs	r0, #1
 8003886:	f7fd fd0d 	bl	80012a4 <HAL_Delay>
      ms++;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	3301      	adds	r3, #1
 800388e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f000 fa15 	bl	8003cc0 <USB_GetMode>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d005      	beq.n	80038a8 <USB_SetCurrentMode+0x84>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2b31      	cmp	r3, #49	; 0x31
 80038a0:	d9f0      	bls.n	8003884 <USB_SetCurrentMode+0x60>
 80038a2:	e001      	b.n	80038a8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e005      	b.n	80038b4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2b32      	cmp	r3, #50	; 0x32
 80038ac:	d101      	bne.n	80038b2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e000      	b.n	80038b4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80038b2:	2300      	movs	r3, #0
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80038bc:	b084      	sub	sp, #16
 80038be:	b580      	push	{r7, lr}
 80038c0:	b086      	sub	sp, #24
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
 80038c6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80038ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80038ce:	2300      	movs	r3, #0
 80038d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80038d6:	2300      	movs	r3, #0
 80038d8:	613b      	str	r3, [r7, #16]
 80038da:	e009      	b.n	80038f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	3340      	adds	r3, #64	; 0x40
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	2200      	movs	r2, #0
 80038e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	3301      	adds	r3, #1
 80038ee:	613b      	str	r3, [r7, #16]
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	2b0e      	cmp	r3, #14
 80038f4:	d9f2      	bls.n	80038dc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80038f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d11c      	bne.n	8003936 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	68fa      	ldr	r2, [r7, #12]
 8003906:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800390a:	f043 0302 	orr.w	r3, r3, #2
 800390e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003914:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003920:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800392c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	639a      	str	r2, [r3, #56]	; 0x38
 8003934:	e00b      	b.n	800394e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800393a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003946:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003954:	461a      	mov	r2, r3
 8003956:	2300      	movs	r3, #0
 8003958:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003960:	4619      	mov	r1, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003968:	461a      	mov	r2, r3
 800396a:	680b      	ldr	r3, [r1, #0]
 800396c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800396e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003970:	2b01      	cmp	r3, #1
 8003972:	d10c      	bne.n	800398e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003976:	2b00      	cmp	r3, #0
 8003978:	d104      	bne.n	8003984 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800397a:	2100      	movs	r1, #0
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f000 f965 	bl	8003c4c <USB_SetDevSpeed>
 8003982:	e008      	b.n	8003996 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003984:	2101      	movs	r1, #1
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f960 	bl	8003c4c <USB_SetDevSpeed>
 800398c:	e003      	b.n	8003996 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800398e:	2103      	movs	r1, #3
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f95b 	bl	8003c4c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003996:	2110      	movs	r1, #16
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 f8f3 	bl	8003b84 <USB_FlushTxFifo>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d001      	beq.n	80039a8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f000 f91f 	bl	8003bec <USB_FlushRxFifo>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039be:	461a      	mov	r2, r3
 80039c0:	2300      	movs	r3, #0
 80039c2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039ca:	461a      	mov	r2, r3
 80039cc:	2300      	movs	r3, #0
 80039ce:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039d6:	461a      	mov	r2, r3
 80039d8:	2300      	movs	r3, #0
 80039da:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039dc:	2300      	movs	r3, #0
 80039de:	613b      	str	r3, [r7, #16]
 80039e0:	e043      	b.n	8003a6a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	015a      	lsls	r2, r3, #5
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	4413      	add	r3, r2
 80039ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80039f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80039f8:	d118      	bne.n	8003a2c <USB_DevInit+0x170>
    {
      if (i == 0U)
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10a      	bne.n	8003a16 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	015a      	lsls	r2, r3, #5
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	4413      	add	r3, r2
 8003a08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003a12:	6013      	str	r3, [r2, #0]
 8003a14:	e013      	b.n	8003a3e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	015a      	lsls	r2, r3, #5
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a22:	461a      	mov	r2, r3
 8003a24:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	e008      	b.n	8003a3e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	015a      	lsls	r2, r3, #5
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	4413      	add	r3, r2
 8003a34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a38:	461a      	mov	r2, r3
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	015a      	lsls	r2, r3, #5
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	4413      	add	r3, r2
 8003a46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	015a      	lsls	r2, r3, #5
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	4413      	add	r3, r2
 8003a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003a62:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	3301      	adds	r3, #1
 8003a68:	613b      	str	r3, [r7, #16]
 8003a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6c:	693a      	ldr	r2, [r7, #16]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d3b7      	bcc.n	80039e2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a72:	2300      	movs	r3, #0
 8003a74:	613b      	str	r3, [r7, #16]
 8003a76:	e043      	b.n	8003b00 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	015a      	lsls	r2, r3, #5
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4413      	add	r3, r2
 8003a80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a8e:	d118      	bne.n	8003ac2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d10a      	bne.n	8003aac <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	015a      	lsls	r2, r3, #5
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003aa8:	6013      	str	r3, [r2, #0]
 8003aaa:	e013      	b.n	8003ad4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	015a      	lsls	r2, r3, #5
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ab8:	461a      	mov	r2, r3
 8003aba:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003abe:	6013      	str	r3, [r2, #0]
 8003ac0:	e008      	b.n	8003ad4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	015a      	lsls	r2, r3, #5
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	4413      	add	r3, r2
 8003aca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	015a      	lsls	r2, r3, #5
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	4413      	add	r3, r2
 8003adc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	015a      	lsls	r2, r3, #5
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	4413      	add	r3, r2
 8003aee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003af2:	461a      	mov	r2, r3
 8003af4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003af8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	3301      	adds	r3, #1
 8003afe:	613b      	str	r3, [r7, #16]
 8003b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d3b7      	bcc.n	8003a78 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b0e:	691b      	ldr	r3, [r3, #16]
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b16:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b1a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003b28:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d105      	bne.n	8003b3c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	f043 0210 	orr.w	r2, r3, #16
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	699a      	ldr	r2, [r3, #24]
 8003b40:	4b0f      	ldr	r3, [pc, #60]	; (8003b80 <USB_DevInit+0x2c4>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003b48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d005      	beq.n	8003b5a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	f043 0208 	orr.w	r2, r3, #8
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003b5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d107      	bne.n	8003b70 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003b68:	f043 0304 	orr.w	r3, r3, #4
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003b70:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3718      	adds	r7, #24
 8003b76:	46bd      	mov	sp, r7
 8003b78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b7c:	b004      	add	sp, #16
 8003b7e:	4770      	bx	lr
 8003b80:	803c3800 	.word	0x803c3800

08003b84 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	3301      	adds	r3, #1
 8003b96:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	4a13      	ldr	r2, [pc, #76]	; (8003be8 <USB_FlushTxFifo+0x64>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d901      	bls.n	8003ba4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e01b      	b.n	8003bdc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	daf2      	bge.n	8003b92 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	019b      	lsls	r3, r3, #6
 8003bb4:	f043 0220 	orr.w	r2, r3, #32
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	4a08      	ldr	r2, [pc, #32]	; (8003be8 <USB_FlushTxFifo+0x64>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d901      	bls.n	8003bce <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e006      	b.n	8003bdc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	f003 0320 	and.w	r3, r3, #32
 8003bd6:	2b20      	cmp	r3, #32
 8003bd8:	d0f0      	beq.n	8003bbc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr
 8003be8:	00030d40 	.word	0x00030d40

08003bec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	4a11      	ldr	r2, [pc, #68]	; (8003c48 <USB_FlushRxFifo+0x5c>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d901      	bls.n	8003c0a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e018      	b.n	8003c3c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	daf2      	bge.n	8003bf8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003c12:	2300      	movs	r3, #0
 8003c14:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2210      	movs	r2, #16
 8003c1a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	3301      	adds	r3, #1
 8003c20:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	4a08      	ldr	r2, [pc, #32]	; (8003c48 <USB_FlushRxFifo+0x5c>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d901      	bls.n	8003c2e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e006      	b.n	8003c3c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	f003 0310 	and.w	r3, r3, #16
 8003c36:	2b10      	cmp	r3, #16
 8003c38:	d0f0      	beq.n	8003c1c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3714      	adds	r7, #20
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr
 8003c48:	00030d40 	.word	0x00030d40

08003c4c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b085      	sub	sp, #20
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	460b      	mov	r3, r1
 8003c56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	78fb      	ldrb	r3, [r7, #3]
 8003c66:	68f9      	ldr	r1, [r7, #12]
 8003c68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr

08003c7e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8003c7e:	b480      	push	{r7}
 8003c80:	b085      	sub	sp, #20
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003c98:	f023 0303 	bic.w	r3, r3, #3
 8003c9c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cac:	f043 0302 	orr.w	r3, r3, #2
 8003cb0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3714      	adds	r7, #20
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	695b      	ldr	r3, [r3, #20]
 8003ccc:	f003 0301 	and.w	r3, r3, #1
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	3301      	adds	r3, #1
 8003cec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	4a13      	ldr	r2, [pc, #76]	; (8003d40 <USB_CoreReset+0x64>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d901      	bls.n	8003cfa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e01b      	b.n	8003d32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	daf2      	bge.n	8003ce8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003d02:	2300      	movs	r3, #0
 8003d04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	f043 0201 	orr.w	r2, r3, #1
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	3301      	adds	r3, #1
 8003d16:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	4a09      	ldr	r2, [pc, #36]	; (8003d40 <USB_CoreReset+0x64>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d901      	bls.n	8003d24 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e006      	b.n	8003d32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	f003 0301 	and.w	r3, r3, #1
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d0f0      	beq.n	8003d12 <USB_CoreReset+0x36>

  return HAL_OK;
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3714      	adds	r7, #20
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	00030d40 	.word	0x00030d40

08003d44 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003d52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d56:	2b84      	cmp	r3, #132	; 0x84
 8003d58:	d005      	beq.n	8003d66 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003d5a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	4413      	add	r3, r2
 8003d62:	3303      	adds	r3, #3
 8003d64:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003d66:	68fb      	ldr	r3, [r7, #12]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3714      	adds	r7, #20
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d7a:	f3ef 8305 	mrs	r3, IPSR
 8003d7e:	607b      	str	r3, [r7, #4]
  return(result);
 8003d80:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	bf14      	ite	ne
 8003d86:	2301      	movne	r3, #1
 8003d88:	2300      	moveq	r3, #0
 8003d8a:	b2db      	uxtb	r3, r3
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003d9c:	f000 ff10 	bl	8004bc0 <vTaskStartScheduler>
  
  return osOK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8003da6:	b580      	push	{r7, lr}
 8003da8:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8003daa:	f7ff ffe3 	bl	8003d74 <inHandlerMode>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d003      	beq.n	8003dbc <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8003db4:	f001 f80e 	bl	8004dd4 <xTaskGetTickCountFromISR>
 8003db8:	4603      	mov	r3, r0
 8003dba:	e002      	b.n	8003dc2 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8003dbc:	f000 fffa 	bl	8004db4 <xTaskGetTickCount>
 8003dc0:	4603      	mov	r3, r0
  }
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003dc6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dc8:	b087      	sub	sp, #28
 8003dca:	af02      	add	r7, sp, #8
 8003dcc:	6078      	str	r0, [r7, #4]
 8003dce:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685c      	ldr	r4, [r3, #4]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003ddc:	b29e      	uxth	r6, r3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7ff ffad 	bl	8003d44 <makeFreeRtosPriority>
 8003dea:	4602      	mov	r2, r0
 8003dec:	f107 030c 	add.w	r3, r7, #12
 8003df0:	9301      	str	r3, [sp, #4]
 8003df2:	9200      	str	r2, [sp, #0]
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	4632      	mov	r2, r6
 8003df8:	4629      	mov	r1, r5
 8003dfa:	4620      	mov	r0, r4
 8003dfc:	f000 fce4 	bl	80047c8 <xTaskCreate>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d001      	beq.n	8003e0a <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8003e06:	2300      	movs	r3, #0
 8003e08:	e000      	b.n	8003e0c <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3714      	adds	r7, #20
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003e14 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d001      	beq.n	8003e2a <osDelay+0x16>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	e000      	b.n	8003e2c <osDelay+0x18>
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f000 fe93 	bl	8004b58 <vTaskDelay>
  
  return osOK;
 8003e32:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d001      	beq.n	8003e54 <osDelayUntil+0x18>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	e000      	b.n	8003e56 <osDelayUntil+0x1a>
 8003e54:	2301      	movs	r3, #1
 8003e56:	4619      	mov	r1, r3
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f000 fdff 	bl	8004a5c <vTaskDelayUntil>
  
  return osOK;
 8003e5e:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f103 0208 	add.w	r2, r3, #8
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e80:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f103 0208 	add.w	r2, r3, #8
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f103 0208 	add.w	r2, r3, #8
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003eb6:	bf00      	nop
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr

08003ec2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b085      	sub	sp, #20
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
 8003eca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	683a      	ldr	r2, [r7, #0]
 8003ee6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	1c5a      	adds	r2, r3, #1
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	601a      	str	r2, [r3, #0]
}
 8003efe:	bf00      	nop
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr

08003f0a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	b085      	sub	sp, #20
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
 8003f12:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f20:	d103      	bne.n	8003f2a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	60fb      	str	r3, [r7, #12]
 8003f28:	e00c      	b.n	8003f44 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	3308      	adds	r3, #8
 8003f2e:	60fb      	str	r3, [r7, #12]
 8003f30:	e002      	b.n	8003f38 <vListInsert+0x2e>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68ba      	ldr	r2, [r7, #8]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d2f6      	bcs.n	8003f32 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	685a      	ldr	r2, [r3, #4]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	683a      	ldr	r2, [r7, #0]
 8003f5e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	1c5a      	adds	r2, r3, #1
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	601a      	str	r2, [r3, #0]
}
 8003f70:	bf00      	nop
 8003f72:	3714      	adds	r7, #20
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	6892      	ldr	r2, [r2, #8]
 8003f92:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	6852      	ldr	r2, [r2, #4]
 8003f9c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d103      	bne.n	8003fb0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	689a      	ldr	r2, [r3, #8]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	1e5a      	subs	r2, r3, #1
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3714      	adds	r7, #20
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10a      	bne.n	8003ffa <xQueueGenericReset+0x2a>
	__asm volatile
 8003fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe8:	f383 8811 	msr	BASEPRI, r3
 8003fec:	f3bf 8f6f 	isb	sy
 8003ff0:	f3bf 8f4f 	dsb	sy
 8003ff4:	60bb      	str	r3, [r7, #8]
}
 8003ff6:	bf00      	nop
 8003ff8:	e7fe      	b.n	8003ff8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003ffa:	f001 fd53 	bl	8005aa4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004006:	68f9      	ldr	r1, [r7, #12]
 8004008:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800400a:	fb01 f303 	mul.w	r3, r1, r3
 800400e:	441a      	add	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800402a:	3b01      	subs	r3, #1
 800402c:	68f9      	ldr	r1, [r7, #12]
 800402e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004030:	fb01 f303 	mul.w	r3, r1, r3
 8004034:	441a      	add	r2, r3
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	22ff      	movs	r2, #255	; 0xff
 800403e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	22ff      	movs	r2, #255	; 0xff
 8004046:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d114      	bne.n	800407a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d01a      	beq.n	800408e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	3310      	adds	r3, #16
 800405c:	4618      	mov	r0, r3
 800405e:	f001 f82d 	bl	80050bc <xTaskRemoveFromEventList>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d012      	beq.n	800408e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004068:	4b0c      	ldr	r3, [pc, #48]	; (800409c <xQueueGenericReset+0xcc>)
 800406a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	f3bf 8f4f 	dsb	sy
 8004074:	f3bf 8f6f 	isb	sy
 8004078:	e009      	b.n	800408e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	3310      	adds	r3, #16
 800407e:	4618      	mov	r0, r3
 8004080:	f7ff fef2 	bl	8003e68 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	3324      	adds	r3, #36	; 0x24
 8004088:	4618      	mov	r0, r3
 800408a:	f7ff feed 	bl	8003e68 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800408e:	f001 fd39 	bl	8005b04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004092:	2301      	movs	r3, #1
}
 8004094:	4618      	mov	r0, r3
 8004096:	3710      	adds	r7, #16
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}
 800409c:	e000ed04 	.word	0xe000ed04

080040a0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b08a      	sub	sp, #40	; 0x28
 80040a4:	af02      	add	r7, sp, #8
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	4613      	mov	r3, r2
 80040ac:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10a      	bne.n	80040ca <xQueueGenericCreate+0x2a>
	__asm volatile
 80040b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040b8:	f383 8811 	msr	BASEPRI, r3
 80040bc:	f3bf 8f6f 	isb	sy
 80040c0:	f3bf 8f4f 	dsb	sy
 80040c4:	613b      	str	r3, [r7, #16]
}
 80040c6:	bf00      	nop
 80040c8:	e7fe      	b.n	80040c8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	68ba      	ldr	r2, [r7, #8]
 80040ce:	fb02 f303 	mul.w	r3, r2, r3
 80040d2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	3348      	adds	r3, #72	; 0x48
 80040d8:	4618      	mov	r0, r3
 80040da:	f001 fe05 	bl	8005ce8 <pvPortMalloc>
 80040de:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00d      	beq.n	8004102 <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	3348      	adds	r3, #72	; 0x48
 80040ee:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80040f0:	79fa      	ldrb	r2, [r7, #7]
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	9300      	str	r3, [sp, #0]
 80040f6:	4613      	mov	r3, r2
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	68b9      	ldr	r1, [r7, #8]
 80040fc:	68f8      	ldr	r0, [r7, #12]
 80040fe:	f000 f805 	bl	800410c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004102:	69bb      	ldr	r3, [r7, #24]
	}
 8004104:	4618      	mov	r0, r3
 8004106:	3720      	adds	r7, #32
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	607a      	str	r2, [r7, #4]
 8004118:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d103      	bne.n	8004128 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	69ba      	ldr	r2, [r7, #24]
 8004124:	601a      	str	r2, [r3, #0]
 8004126:	e002      	b.n	800412e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004134:	69bb      	ldr	r3, [r7, #24]
 8004136:	68ba      	ldr	r2, [r7, #8]
 8004138:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800413a:	2101      	movs	r1, #1
 800413c:	69b8      	ldr	r0, [r7, #24]
 800413e:	f7ff ff47 	bl	8003fd0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004142:	bf00      	nop
 8004144:	3710      	adds	r7, #16
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800414a:	b580      	push	{r7, lr}
 800414c:	b082      	sub	sp, #8
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d00e      	beq.n	8004176 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800416a:	2300      	movs	r3, #0
 800416c:	2200      	movs	r2, #0
 800416e:	2100      	movs	r1, #0
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f000 f81d 	bl	80041b0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004176:	bf00      	nop
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}

0800417e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800417e:	b580      	push	{r7, lr}
 8004180:	b086      	sub	sp, #24
 8004182:	af00      	add	r7, sp, #0
 8004184:	4603      	mov	r3, r0
 8004186:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004188:	2301      	movs	r3, #1
 800418a:	617b      	str	r3, [r7, #20]
 800418c:	2300      	movs	r3, #0
 800418e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004190:	79fb      	ldrb	r3, [r7, #7]
 8004192:	461a      	mov	r2, r3
 8004194:	6939      	ldr	r1, [r7, #16]
 8004196:	6978      	ldr	r0, [r7, #20]
 8004198:	f7ff ff82 	bl	80040a0 <xQueueGenericCreate>
 800419c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f7ff ffd3 	bl	800414a <prvInitialiseMutex>

		return xNewQueue;
 80041a4:	68fb      	ldr	r3, [r7, #12]
	}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b08e      	sub	sp, #56	; 0x38
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	60f8      	str	r0, [r7, #12]
 80041b8:	60b9      	str	r1, [r7, #8]
 80041ba:	607a      	str	r2, [r7, #4]
 80041bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80041be:	2300      	movs	r3, #0
 80041c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80041c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d10a      	bne.n	80041e2 <xQueueGenericSend+0x32>
	__asm volatile
 80041cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d0:	f383 8811 	msr	BASEPRI, r3
 80041d4:	f3bf 8f6f 	isb	sy
 80041d8:	f3bf 8f4f 	dsb	sy
 80041dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80041de:	bf00      	nop
 80041e0:	e7fe      	b.n	80041e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d103      	bne.n	80041f0 <xQueueGenericSend+0x40>
 80041e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d101      	bne.n	80041f4 <xQueueGenericSend+0x44>
 80041f0:	2301      	movs	r3, #1
 80041f2:	e000      	b.n	80041f6 <xQueueGenericSend+0x46>
 80041f4:	2300      	movs	r3, #0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d10a      	bne.n	8004210 <xQueueGenericSend+0x60>
	__asm volatile
 80041fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041fe:	f383 8811 	msr	BASEPRI, r3
 8004202:	f3bf 8f6f 	isb	sy
 8004206:	f3bf 8f4f 	dsb	sy
 800420a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800420c:	bf00      	nop
 800420e:	e7fe      	b.n	800420e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	2b02      	cmp	r3, #2
 8004214:	d103      	bne.n	800421e <xQueueGenericSend+0x6e>
 8004216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421a:	2b01      	cmp	r3, #1
 800421c:	d101      	bne.n	8004222 <xQueueGenericSend+0x72>
 800421e:	2301      	movs	r3, #1
 8004220:	e000      	b.n	8004224 <xQueueGenericSend+0x74>
 8004222:	2300      	movs	r3, #0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d10a      	bne.n	800423e <xQueueGenericSend+0x8e>
	__asm volatile
 8004228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800422c:	f383 8811 	msr	BASEPRI, r3
 8004230:	f3bf 8f6f 	isb	sy
 8004234:	f3bf 8f4f 	dsb	sy
 8004238:	623b      	str	r3, [r7, #32]
}
 800423a:	bf00      	nop
 800423c:	e7fe      	b.n	800423c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800423e:	f001 f8df 	bl	8005400 <xTaskGetSchedulerState>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d102      	bne.n	800424e <xQueueGenericSend+0x9e>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d101      	bne.n	8004252 <xQueueGenericSend+0xa2>
 800424e:	2301      	movs	r3, #1
 8004250:	e000      	b.n	8004254 <xQueueGenericSend+0xa4>
 8004252:	2300      	movs	r3, #0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d10a      	bne.n	800426e <xQueueGenericSend+0xbe>
	__asm volatile
 8004258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800425c:	f383 8811 	msr	BASEPRI, r3
 8004260:	f3bf 8f6f 	isb	sy
 8004264:	f3bf 8f4f 	dsb	sy
 8004268:	61fb      	str	r3, [r7, #28]
}
 800426a:	bf00      	nop
 800426c:	e7fe      	b.n	800426c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800426e:	f001 fc19 	bl	8005aa4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004274:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800427a:	429a      	cmp	r2, r3
 800427c:	d302      	bcc.n	8004284 <xQueueGenericSend+0xd4>
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	2b02      	cmp	r3, #2
 8004282:	d129      	bne.n	80042d8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004284:	683a      	ldr	r2, [r7, #0]
 8004286:	68b9      	ldr	r1, [r7, #8]
 8004288:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800428a:	f000 f9b3 	bl	80045f4 <prvCopyDataToQueue>
 800428e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004294:	2b00      	cmp	r3, #0
 8004296:	d010      	beq.n	80042ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800429a:	3324      	adds	r3, #36	; 0x24
 800429c:	4618      	mov	r0, r3
 800429e:	f000 ff0d 	bl	80050bc <xTaskRemoveFromEventList>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d013      	beq.n	80042d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80042a8:	4b3f      	ldr	r3, [pc, #252]	; (80043a8 <xQueueGenericSend+0x1f8>)
 80042aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042ae:	601a      	str	r2, [r3, #0]
 80042b0:	f3bf 8f4f 	dsb	sy
 80042b4:	f3bf 8f6f 	isb	sy
 80042b8:	e00a      	b.n	80042d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80042ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d007      	beq.n	80042d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80042c0:	4b39      	ldr	r3, [pc, #228]	; (80043a8 <xQueueGenericSend+0x1f8>)
 80042c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	f3bf 8f4f 	dsb	sy
 80042cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80042d0:	f001 fc18 	bl	8005b04 <vPortExitCritical>
				return pdPASS;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e063      	b.n	80043a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d103      	bne.n	80042e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80042de:	f001 fc11 	bl	8005b04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80042e2:	2300      	movs	r3, #0
 80042e4:	e05c      	b.n	80043a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80042e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d106      	bne.n	80042fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042ec:	f107 0314 	add.w	r3, r7, #20
 80042f0:	4618      	mov	r0, r3
 80042f2:	f000 ff45 	bl	8005180 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042f6:	2301      	movs	r3, #1
 80042f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042fa:	f001 fc03 	bl	8005b04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80042fe:	f000 fcaf 	bl	8004c60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004302:	f001 fbcf 	bl	8005aa4 <vPortEnterCritical>
 8004306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004308:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800430c:	b25b      	sxtb	r3, r3
 800430e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004312:	d103      	bne.n	800431c <xQueueGenericSend+0x16c>
 8004314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800431c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800431e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004322:	b25b      	sxtb	r3, r3
 8004324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004328:	d103      	bne.n	8004332 <xQueueGenericSend+0x182>
 800432a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800432c:	2200      	movs	r2, #0
 800432e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004332:	f001 fbe7 	bl	8005b04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004336:	1d3a      	adds	r2, r7, #4
 8004338:	f107 0314 	add.w	r3, r7, #20
 800433c:	4611      	mov	r1, r2
 800433e:	4618      	mov	r0, r3
 8004340:	f000 ff34 	bl	80051ac <xTaskCheckForTimeOut>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d124      	bne.n	8004394 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800434a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800434c:	f000 fa24 	bl	8004798 <prvIsQueueFull>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d018      	beq.n	8004388 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004358:	3310      	adds	r3, #16
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	4611      	mov	r1, r2
 800435e:	4618      	mov	r0, r3
 8004360:	f000 fe88 	bl	8005074 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004364:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004366:	f000 f9af 	bl	80046c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800436a:	f000 fc87 	bl	8004c7c <xTaskResumeAll>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	f47f af7c 	bne.w	800426e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004376:	4b0c      	ldr	r3, [pc, #48]	; (80043a8 <xQueueGenericSend+0x1f8>)
 8004378:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	f3bf 8f4f 	dsb	sy
 8004382:	f3bf 8f6f 	isb	sy
 8004386:	e772      	b.n	800426e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004388:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800438a:	f000 f99d 	bl	80046c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800438e:	f000 fc75 	bl	8004c7c <xTaskResumeAll>
 8004392:	e76c      	b.n	800426e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004394:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004396:	f000 f997 	bl	80046c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800439a:	f000 fc6f 	bl	8004c7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800439e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3738      	adds	r7, #56	; 0x38
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	e000ed04 	.word	0xe000ed04

080043ac <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b08e      	sub	sp, #56	; 0x38
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80043b6:	2300      	movs	r3, #0
 80043b8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80043be:	2300      	movs	r3, #0
 80043c0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80043c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d10a      	bne.n	80043de <xQueueSemaphoreTake+0x32>
	__asm volatile
 80043c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043cc:	f383 8811 	msr	BASEPRI, r3
 80043d0:	f3bf 8f6f 	isb	sy
 80043d4:	f3bf 8f4f 	dsb	sy
 80043d8:	623b      	str	r3, [r7, #32]
}
 80043da:	bf00      	nop
 80043dc:	e7fe      	b.n	80043dc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80043de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d00a      	beq.n	80043fc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80043e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ea:	f383 8811 	msr	BASEPRI, r3
 80043ee:	f3bf 8f6f 	isb	sy
 80043f2:	f3bf 8f4f 	dsb	sy
 80043f6:	61fb      	str	r3, [r7, #28]
}
 80043f8:	bf00      	nop
 80043fa:	e7fe      	b.n	80043fa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80043fc:	f001 f800 	bl	8005400 <xTaskGetSchedulerState>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d102      	bne.n	800440c <xQueueSemaphoreTake+0x60>
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d101      	bne.n	8004410 <xQueueSemaphoreTake+0x64>
 800440c:	2301      	movs	r3, #1
 800440e:	e000      	b.n	8004412 <xQueueSemaphoreTake+0x66>
 8004410:	2300      	movs	r3, #0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d10a      	bne.n	800442c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8004416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800441a:	f383 8811 	msr	BASEPRI, r3
 800441e:	f3bf 8f6f 	isb	sy
 8004422:	f3bf 8f4f 	dsb	sy
 8004426:	61bb      	str	r3, [r7, #24]
}
 8004428:	bf00      	nop
 800442a:	e7fe      	b.n	800442a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800442c:	f001 fb3a 	bl	8005aa4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004434:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004438:	2b00      	cmp	r3, #0
 800443a:	d024      	beq.n	8004486 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800443c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800443e:	1e5a      	subs	r2, r3, #1
 8004440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004442:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d104      	bne.n	8004456 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800444c:	f001 f980 	bl	8005750 <pvTaskIncrementMutexHeldCount>
 8004450:	4602      	mov	r2, r0
 8004452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004454:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00f      	beq.n	800447e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800445e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004460:	3310      	adds	r3, #16
 8004462:	4618      	mov	r0, r3
 8004464:	f000 fe2a 	bl	80050bc <xTaskRemoveFromEventList>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d007      	beq.n	800447e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800446e:	4b54      	ldr	r3, [pc, #336]	; (80045c0 <xQueueSemaphoreTake+0x214>)
 8004470:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	f3bf 8f4f 	dsb	sy
 800447a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800447e:	f001 fb41 	bl	8005b04 <vPortExitCritical>
				return pdPASS;
 8004482:	2301      	movs	r3, #1
 8004484:	e097      	b.n	80045b6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d111      	bne.n	80044b0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800448c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00a      	beq.n	80044a8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8004492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004496:	f383 8811 	msr	BASEPRI, r3
 800449a:	f3bf 8f6f 	isb	sy
 800449e:	f3bf 8f4f 	dsb	sy
 80044a2:	617b      	str	r3, [r7, #20]
}
 80044a4:	bf00      	nop
 80044a6:	e7fe      	b.n	80044a6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80044a8:	f001 fb2c 	bl	8005b04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80044ac:	2300      	movs	r3, #0
 80044ae:	e082      	b.n	80045b6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80044b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d106      	bne.n	80044c4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044b6:	f107 030c 	add.w	r3, r7, #12
 80044ba:	4618      	mov	r0, r3
 80044bc:	f000 fe60 	bl	8005180 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044c0:	2301      	movs	r3, #1
 80044c2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80044c4:	f001 fb1e 	bl	8005b04 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80044c8:	f000 fbca 	bl	8004c60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044cc:	f001 faea 	bl	8005aa4 <vPortEnterCritical>
 80044d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044d6:	b25b      	sxtb	r3, r3
 80044d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044dc:	d103      	bne.n	80044e6 <xQueueSemaphoreTake+0x13a>
 80044de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044ec:	b25b      	sxtb	r3, r3
 80044ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f2:	d103      	bne.n	80044fc <xQueueSemaphoreTake+0x150>
 80044f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044fc:	f001 fb02 	bl	8005b04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004500:	463a      	mov	r2, r7
 8004502:	f107 030c 	add.w	r3, r7, #12
 8004506:	4611      	mov	r1, r2
 8004508:	4618      	mov	r0, r3
 800450a:	f000 fe4f 	bl	80051ac <xTaskCheckForTimeOut>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d132      	bne.n	800457a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004514:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004516:	f000 f929 	bl	800476c <prvIsQueueEmpty>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d026      	beq.n	800456e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d109      	bne.n	800453c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004528:	f001 fabc 	bl	8005aa4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800452c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	4618      	mov	r0, r3
 8004532:	f000 ff83 	bl	800543c <xTaskPriorityInherit>
 8004536:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004538:	f001 fae4 	bl	8005b04 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800453c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800453e:	3324      	adds	r3, #36	; 0x24
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	4611      	mov	r1, r2
 8004544:	4618      	mov	r0, r3
 8004546:	f000 fd95 	bl	8005074 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800454a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800454c:	f000 f8bc 	bl	80046c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004550:	f000 fb94 	bl	8004c7c <xTaskResumeAll>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	f47f af68 	bne.w	800442c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800455c:	4b18      	ldr	r3, [pc, #96]	; (80045c0 <xQueueSemaphoreTake+0x214>)
 800455e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004562:	601a      	str	r2, [r3, #0]
 8004564:	f3bf 8f4f 	dsb	sy
 8004568:	f3bf 8f6f 	isb	sy
 800456c:	e75e      	b.n	800442c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800456e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004570:	f000 f8aa 	bl	80046c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004574:	f000 fb82 	bl	8004c7c <xTaskResumeAll>
 8004578:	e758      	b.n	800442c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800457a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800457c:	f000 f8a4 	bl	80046c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004580:	f000 fb7c 	bl	8004c7c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004584:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004586:	f000 f8f1 	bl	800476c <prvIsQueueEmpty>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	f43f af4d 	beq.w	800442c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00d      	beq.n	80045b4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8004598:	f001 fa84 	bl	8005aa4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800459c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800459e:	f000 f811 	bl	80045c4 <prvGetDisinheritPriorityAfterTimeout>
 80045a2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80045a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80045aa:	4618      	mov	r0, r3
 80045ac:	f001 f842 	bl	8005634 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80045b0:	f001 faa8 	bl	8005b04 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80045b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3738      	adds	r7, #56	; 0x38
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	e000ed04 	.word	0xe000ed04

080045c4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80045c4:	b480      	push	{r7}
 80045c6:	b085      	sub	sp, #20
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d006      	beq.n	80045e2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f1c3 0307 	rsb	r3, r3, #7
 80045de:	60fb      	str	r3, [r7, #12]
 80045e0:	e001      	b.n	80045e6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80045e2:	2300      	movs	r3, #0
 80045e4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80045e6:	68fb      	ldr	r3, [r7, #12]
	}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3714      	adds	r7, #20
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr

080045f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004600:	2300      	movs	r3, #0
 8004602:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004608:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10d      	bne.n	800462e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d14d      	bne.n	80046b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	4618      	mov	r0, r3
 8004620:	f000 ff82 	bl	8005528 <xTaskPriorityDisinherit>
 8004624:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	609a      	str	r2, [r3, #8]
 800462c:	e043      	b.n	80046b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d119      	bne.n	8004668 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6858      	ldr	r0, [r3, #4]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463c:	461a      	mov	r2, r3
 800463e:	68b9      	ldr	r1, [r7, #8]
 8004640:	f001 ff33 	bl	80064aa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	685a      	ldr	r2, [r3, #4]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464c:	441a      	add	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	685a      	ldr	r2, [r3, #4]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	429a      	cmp	r2, r3
 800465c:	d32b      	bcc.n	80046b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	605a      	str	r2, [r3, #4]
 8004666:	e026      	b.n	80046b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	68d8      	ldr	r0, [r3, #12]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004670:	461a      	mov	r2, r3
 8004672:	68b9      	ldr	r1, [r7, #8]
 8004674:	f001 ff19 	bl	80064aa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	68da      	ldr	r2, [r3, #12]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004680:	425b      	negs	r3, r3
 8004682:	441a      	add	r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	68da      	ldr	r2, [r3, #12]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	429a      	cmp	r2, r3
 8004692:	d207      	bcs.n	80046a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	689a      	ldr	r2, [r3, #8]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469c:	425b      	negs	r3, r3
 800469e:	441a      	add	r2, r3
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d105      	bne.n	80046b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d002      	beq.n	80046b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	3b01      	subs	r3, #1
 80046b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	1c5a      	adds	r2, r3, #1
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80046be:	697b      	ldr	r3, [r7, #20]
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3718      	adds	r7, #24
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80046d0:	f001 f9e8 	bl	8005aa4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046dc:	e011      	b.n	8004702 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d012      	beq.n	800470c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	3324      	adds	r3, #36	; 0x24
 80046ea:	4618      	mov	r0, r3
 80046ec:	f000 fce6 	bl	80050bc <xTaskRemoveFromEventList>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d001      	beq.n	80046fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80046f6:	f000 fdbb 	bl	8005270 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80046fa:	7bfb      	ldrb	r3, [r7, #15]
 80046fc:	3b01      	subs	r3, #1
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004706:	2b00      	cmp	r3, #0
 8004708:	dce9      	bgt.n	80046de <prvUnlockQueue+0x16>
 800470a:	e000      	b.n	800470e <prvUnlockQueue+0x46>
					break;
 800470c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	22ff      	movs	r2, #255	; 0xff
 8004712:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004716:	f001 f9f5 	bl	8005b04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800471a:	f001 f9c3 	bl	8005aa4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004724:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004726:	e011      	b.n	800474c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d012      	beq.n	8004756 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	3310      	adds	r3, #16
 8004734:	4618      	mov	r0, r3
 8004736:	f000 fcc1 	bl	80050bc <xTaskRemoveFromEventList>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d001      	beq.n	8004744 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004740:	f000 fd96 	bl	8005270 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004744:	7bbb      	ldrb	r3, [r7, #14]
 8004746:	3b01      	subs	r3, #1
 8004748:	b2db      	uxtb	r3, r3
 800474a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800474c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004750:	2b00      	cmp	r3, #0
 8004752:	dce9      	bgt.n	8004728 <prvUnlockQueue+0x60>
 8004754:	e000      	b.n	8004758 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004756:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	22ff      	movs	r2, #255	; 0xff
 800475c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004760:	f001 f9d0 	bl	8005b04 <vPortExitCritical>
}
 8004764:	bf00      	nop
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004774:	f001 f996 	bl	8005aa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477c:	2b00      	cmp	r3, #0
 800477e:	d102      	bne.n	8004786 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004780:	2301      	movs	r3, #1
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	e001      	b.n	800478a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004786:	2300      	movs	r3, #0
 8004788:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800478a:	f001 f9bb 	bl	8005b04 <vPortExitCritical>

	return xReturn;
 800478e:	68fb      	ldr	r3, [r7, #12]
}
 8004790:	4618      	mov	r0, r3
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80047a0:	f001 f980 	bl	8005aa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d102      	bne.n	80047b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80047b0:	2301      	movs	r3, #1
 80047b2:	60fb      	str	r3, [r7, #12]
 80047b4:	e001      	b.n	80047ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80047b6:	2300      	movs	r3, #0
 80047b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80047ba:	f001 f9a3 	bl	8005b04 <vPortExitCritical>

	return xReturn;
 80047be:	68fb      	ldr	r3, [r7, #12]
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b08c      	sub	sp, #48	; 0x30
 80047cc:	af04      	add	r7, sp, #16
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	603b      	str	r3, [r7, #0]
 80047d4:	4613      	mov	r3, r2
 80047d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80047d8:	88fb      	ldrh	r3, [r7, #6]
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	4618      	mov	r0, r3
 80047de:	f001 fa83 	bl	8005ce8 <pvPortMalloc>
 80047e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00e      	beq.n	8004808 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80047ea:	20b4      	movs	r0, #180	; 0xb4
 80047ec:	f001 fa7c 	bl	8005ce8 <pvPortMalloc>
 80047f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d003      	beq.n	8004800 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	697a      	ldr	r2, [r7, #20]
 80047fc:	631a      	str	r2, [r3, #48]	; 0x30
 80047fe:	e005      	b.n	800480c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004800:	6978      	ldr	r0, [r7, #20]
 8004802:	f001 fb3d 	bl	8005e80 <vPortFree>
 8004806:	e001      	b.n	800480c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004808:	2300      	movs	r3, #0
 800480a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d013      	beq.n	800483a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004812:	88fa      	ldrh	r2, [r7, #6]
 8004814:	2300      	movs	r3, #0
 8004816:	9303      	str	r3, [sp, #12]
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	9302      	str	r3, [sp, #8]
 800481c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800481e:	9301      	str	r3, [sp, #4]
 8004820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	68b9      	ldr	r1, [r7, #8]
 8004828:	68f8      	ldr	r0, [r7, #12]
 800482a:	f000 f80f 	bl	800484c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800482e:	69f8      	ldr	r0, [r7, #28]
 8004830:	f000 f8aa 	bl	8004988 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004834:	2301      	movs	r3, #1
 8004836:	61bb      	str	r3, [r7, #24]
 8004838:	e002      	b.n	8004840 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800483a:	f04f 33ff 	mov.w	r3, #4294967295
 800483e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004840:	69bb      	ldr	r3, [r7, #24]
	}
 8004842:	4618      	mov	r0, r3
 8004844:	3720      	adds	r7, #32
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
	...

0800484c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b088      	sub	sp, #32
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	607a      	str	r2, [r7, #4]
 8004858:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800485a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800485c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004864:	3b01      	subs	r3, #1
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	4413      	add	r3, r2
 800486a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	f023 0307 	bic.w	r3, r3, #7
 8004872:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	f003 0307 	and.w	r3, r3, #7
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00a      	beq.n	8004894 <prvInitialiseNewTask+0x48>
	__asm volatile
 800487e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004882:	f383 8811 	msr	BASEPRI, r3
 8004886:	f3bf 8f6f 	isb	sy
 800488a:	f3bf 8f4f 	dsb	sy
 800488e:	617b      	str	r3, [r7, #20]
}
 8004890:	bf00      	nop
 8004892:	e7fe      	b.n	8004892 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d01f      	beq.n	80048da <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800489a:	2300      	movs	r3, #0
 800489c:	61fb      	str	r3, [r7, #28]
 800489e:	e012      	b.n	80048c6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	4413      	add	r3, r2
 80048a6:	7819      	ldrb	r1, [r3, #0]
 80048a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	4413      	add	r3, r2
 80048ae:	3334      	adds	r3, #52	; 0x34
 80048b0:	460a      	mov	r2, r1
 80048b2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	4413      	add	r3, r2
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d006      	beq.n	80048ce <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	3301      	adds	r3, #1
 80048c4:	61fb      	str	r3, [r7, #28]
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	2b0f      	cmp	r3, #15
 80048ca:	d9e9      	bls.n	80048a0 <prvInitialiseNewTask+0x54>
 80048cc:	e000      	b.n	80048d0 <prvInitialiseNewTask+0x84>
			{
				break;
 80048ce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80048d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048d8:	e003      	b.n	80048e2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80048da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80048e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e4:	2b06      	cmp	r3, #6
 80048e6:	d901      	bls.n	80048ec <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80048e8:	2306      	movs	r3, #6
 80048ea:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80048ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048f0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80048f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048f6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80048f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048fa:	2200      	movs	r2, #0
 80048fc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80048fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004900:	3304      	adds	r3, #4
 8004902:	4618      	mov	r0, r3
 8004904:	f7ff fad0 	bl	8003ea8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800490a:	3318      	adds	r3, #24
 800490c:	4618      	mov	r0, r3
 800490e:	f7ff facb 	bl	8003ea8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004914:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004916:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800491a:	f1c3 0207 	rsb	r2, r3, #7
 800491e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004920:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004924:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004926:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800492a:	2200      	movs	r2, #0
 800492c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004932:	2200      	movs	r2, #0
 8004934:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800493a:	334c      	adds	r3, #76	; 0x4c
 800493c:	2260      	movs	r2, #96	; 0x60
 800493e:	2100      	movs	r1, #0
 8004940:	4618      	mov	r0, r3
 8004942:	f001 fdc0 	bl	80064c6 <memset>
 8004946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004948:	4a0c      	ldr	r2, [pc, #48]	; (800497c <prvInitialiseNewTask+0x130>)
 800494a:	651a      	str	r2, [r3, #80]	; 0x50
 800494c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800494e:	4a0c      	ldr	r2, [pc, #48]	; (8004980 <prvInitialiseNewTask+0x134>)
 8004950:	655a      	str	r2, [r3, #84]	; 0x54
 8004952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004954:	4a0b      	ldr	r2, [pc, #44]	; (8004984 <prvInitialiseNewTask+0x138>)
 8004956:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004958:	683a      	ldr	r2, [r7, #0]
 800495a:	68f9      	ldr	r1, [r7, #12]
 800495c:	69b8      	ldr	r0, [r7, #24]
 800495e:	f000 ff71 	bl	8005844 <pxPortInitialiseStack>
 8004962:	4602      	mov	r2, r0
 8004964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004966:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800496e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004970:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004972:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004974:	bf00      	nop
 8004976:	3720      	adds	r7, #32
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	0800731c 	.word	0x0800731c
 8004980:	0800733c 	.word	0x0800733c
 8004984:	080072fc 	.word	0x080072fc

08004988 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004990:	f001 f888 	bl	8005aa4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004994:	4b2a      	ldr	r3, [pc, #168]	; (8004a40 <prvAddNewTaskToReadyList+0xb8>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	3301      	adds	r3, #1
 800499a:	4a29      	ldr	r2, [pc, #164]	; (8004a40 <prvAddNewTaskToReadyList+0xb8>)
 800499c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800499e:	4b29      	ldr	r3, [pc, #164]	; (8004a44 <prvAddNewTaskToReadyList+0xbc>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d109      	bne.n	80049ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80049a6:	4a27      	ldr	r2, [pc, #156]	; (8004a44 <prvAddNewTaskToReadyList+0xbc>)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80049ac:	4b24      	ldr	r3, [pc, #144]	; (8004a40 <prvAddNewTaskToReadyList+0xb8>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d110      	bne.n	80049d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80049b4:	f000 fc80 	bl	80052b8 <prvInitialiseTaskLists>
 80049b8:	e00d      	b.n	80049d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80049ba:	4b23      	ldr	r3, [pc, #140]	; (8004a48 <prvAddNewTaskToReadyList+0xc0>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d109      	bne.n	80049d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80049c2:	4b20      	ldr	r3, [pc, #128]	; (8004a44 <prvAddNewTaskToReadyList+0xbc>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d802      	bhi.n	80049d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80049d0:	4a1c      	ldr	r2, [pc, #112]	; (8004a44 <prvAddNewTaskToReadyList+0xbc>)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80049d6:	4b1d      	ldr	r3, [pc, #116]	; (8004a4c <prvAddNewTaskToReadyList+0xc4>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	3301      	adds	r3, #1
 80049dc:	4a1b      	ldr	r2, [pc, #108]	; (8004a4c <prvAddNewTaskToReadyList+0xc4>)
 80049de:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e4:	2201      	movs	r2, #1
 80049e6:	409a      	lsls	r2, r3
 80049e8:	4b19      	ldr	r3, [pc, #100]	; (8004a50 <prvAddNewTaskToReadyList+0xc8>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	4a18      	ldr	r2, [pc, #96]	; (8004a50 <prvAddNewTaskToReadyList+0xc8>)
 80049f0:	6013      	str	r3, [r2, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049f6:	4613      	mov	r3, r2
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	4413      	add	r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	4a15      	ldr	r2, [pc, #84]	; (8004a54 <prvAddNewTaskToReadyList+0xcc>)
 8004a00:	441a      	add	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	3304      	adds	r3, #4
 8004a06:	4619      	mov	r1, r3
 8004a08:	4610      	mov	r0, r2
 8004a0a:	f7ff fa5a 	bl	8003ec2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004a0e:	f001 f879 	bl	8005b04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004a12:	4b0d      	ldr	r3, [pc, #52]	; (8004a48 <prvAddNewTaskToReadyList+0xc0>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00e      	beq.n	8004a38 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004a1a:	4b0a      	ldr	r3, [pc, #40]	; (8004a44 <prvAddNewTaskToReadyList+0xbc>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d207      	bcs.n	8004a38 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004a28:	4b0b      	ldr	r3, [pc, #44]	; (8004a58 <prvAddNewTaskToReadyList+0xd0>)
 8004a2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a2e:	601a      	str	r2, [r3, #0]
 8004a30:	f3bf 8f4f 	dsb	sy
 8004a34:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a38:	bf00      	nop
 8004a3a:	3708      	adds	r7, #8
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	200009ac 	.word	0x200009ac
 8004a44:	200008ac 	.word	0x200008ac
 8004a48:	200009b8 	.word	0x200009b8
 8004a4c:	200009c8 	.word	0x200009c8
 8004a50:	200009b4 	.word	0x200009b4
 8004a54:	200008b0 	.word	0x200008b0
 8004a58:	e000ed04 	.word	0xe000ed04

08004a5c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b08a      	sub	sp, #40	; 0x28
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8004a66:	2300      	movs	r3, #0
 8004a68:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d10a      	bne.n	8004a86 <vTaskDelayUntil+0x2a>
	__asm volatile
 8004a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a74:	f383 8811 	msr	BASEPRI, r3
 8004a78:	f3bf 8f6f 	isb	sy
 8004a7c:	f3bf 8f4f 	dsb	sy
 8004a80:	617b      	str	r3, [r7, #20]
}
 8004a82:	bf00      	nop
 8004a84:	e7fe      	b.n	8004a84 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d10a      	bne.n	8004aa2 <vTaskDelayUntil+0x46>
	__asm volatile
 8004a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a90:	f383 8811 	msr	BASEPRI, r3
 8004a94:	f3bf 8f6f 	isb	sy
 8004a98:	f3bf 8f4f 	dsb	sy
 8004a9c:	613b      	str	r3, [r7, #16]
}
 8004a9e:	bf00      	nop
 8004aa0:	e7fe      	b.n	8004aa0 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8004aa2:	4b2a      	ldr	r3, [pc, #168]	; (8004b4c <vTaskDelayUntil+0xf0>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00a      	beq.n	8004ac0 <vTaskDelayUntil+0x64>
	__asm volatile
 8004aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aae:	f383 8811 	msr	BASEPRI, r3
 8004ab2:	f3bf 8f6f 	isb	sy
 8004ab6:	f3bf 8f4f 	dsb	sy
 8004aba:	60fb      	str	r3, [r7, #12]
}
 8004abc:	bf00      	nop
 8004abe:	e7fe      	b.n	8004abe <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8004ac0:	f000 f8ce 	bl	8004c60 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8004ac4:	4b22      	ldr	r3, [pc, #136]	; (8004b50 <vTaskDelayUntil+0xf4>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	683a      	ldr	r2, [r7, #0]
 8004ad0:	4413      	add	r3, r2
 8004ad2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	6a3a      	ldr	r2, [r7, #32]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d20b      	bcs.n	8004af6 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	69fa      	ldr	r2, [r7, #28]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d211      	bcs.n	8004b0c <vTaskDelayUntil+0xb0>
 8004ae8:	69fa      	ldr	r2, [r7, #28]
 8004aea:	6a3b      	ldr	r3, [r7, #32]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d90d      	bls.n	8004b0c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8004af0:	2301      	movs	r3, #1
 8004af2:	627b      	str	r3, [r7, #36]	; 0x24
 8004af4:	e00a      	b.n	8004b0c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	69fa      	ldr	r2, [r7, #28]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d303      	bcc.n	8004b08 <vTaskDelayUntil+0xac>
 8004b00:	69fa      	ldr	r2, [r7, #28]
 8004b02:	6a3b      	ldr	r3, [r7, #32]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d901      	bls.n	8004b0c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	69fa      	ldr	r2, [r7, #28]
 8004b10:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8004b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d006      	beq.n	8004b26 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8004b18:	69fa      	ldr	r2, [r7, #28]
 8004b1a:	6a3b      	ldr	r3, [r7, #32]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	2100      	movs	r1, #0
 8004b20:	4618      	mov	r0, r3
 8004b22:	f000 fe29 	bl	8005778 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8004b26:	f000 f8a9 	bl	8004c7c <xTaskResumeAll>
 8004b2a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b2c:	69bb      	ldr	r3, [r7, #24]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d107      	bne.n	8004b42 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8004b32:	4b08      	ldr	r3, [pc, #32]	; (8004b54 <vTaskDelayUntil+0xf8>)
 8004b34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b38:	601a      	str	r2, [r3, #0]
 8004b3a:	f3bf 8f4f 	dsb	sy
 8004b3e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b42:	bf00      	nop
 8004b44:	3728      	adds	r7, #40	; 0x28
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	200009d4 	.word	0x200009d4
 8004b50:	200009b0 	.word	0x200009b0
 8004b54:	e000ed04 	.word	0xe000ed04

08004b58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004b60:	2300      	movs	r3, #0
 8004b62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d017      	beq.n	8004b9a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004b6a:	4b13      	ldr	r3, [pc, #76]	; (8004bb8 <vTaskDelay+0x60>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00a      	beq.n	8004b88 <vTaskDelay+0x30>
	__asm volatile
 8004b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b76:	f383 8811 	msr	BASEPRI, r3
 8004b7a:	f3bf 8f6f 	isb	sy
 8004b7e:	f3bf 8f4f 	dsb	sy
 8004b82:	60bb      	str	r3, [r7, #8]
}
 8004b84:	bf00      	nop
 8004b86:	e7fe      	b.n	8004b86 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004b88:	f000 f86a 	bl	8004c60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 fdf2 	bl	8005778 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004b94:	f000 f872 	bl	8004c7c <xTaskResumeAll>
 8004b98:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d107      	bne.n	8004bb0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004ba0:	4b06      	ldr	r3, [pc, #24]	; (8004bbc <vTaskDelay+0x64>)
 8004ba2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ba6:	601a      	str	r2, [r3, #0]
 8004ba8:	f3bf 8f4f 	dsb	sy
 8004bac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004bb0:	bf00      	nop
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	200009d4 	.word	0x200009d4
 8004bbc:	e000ed04 	.word	0xe000ed04

08004bc0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b086      	sub	sp, #24
 8004bc4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8004bc6:	4b1e      	ldr	r3, [pc, #120]	; (8004c40 <vTaskStartScheduler+0x80>)
 8004bc8:	9301      	str	r3, [sp, #4]
 8004bca:	2300      	movs	r3, #0
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	2300      	movs	r3, #0
 8004bd0:	2280      	movs	r2, #128	; 0x80
 8004bd2:	491c      	ldr	r1, [pc, #112]	; (8004c44 <vTaskStartScheduler+0x84>)
 8004bd4:	481c      	ldr	r0, [pc, #112]	; (8004c48 <vTaskStartScheduler+0x88>)
 8004bd6:	f7ff fdf7 	bl	80047c8 <xTaskCreate>
 8004bda:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d11b      	bne.n	8004c1a <vTaskStartScheduler+0x5a>
	__asm volatile
 8004be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be6:	f383 8811 	msr	BASEPRI, r3
 8004bea:	f3bf 8f6f 	isb	sy
 8004bee:	f3bf 8f4f 	dsb	sy
 8004bf2:	60bb      	str	r3, [r7, #8]
}
 8004bf4:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004bf6:	4b15      	ldr	r3, [pc, #84]	; (8004c4c <vTaskStartScheduler+0x8c>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	334c      	adds	r3, #76	; 0x4c
 8004bfc:	4a14      	ldr	r2, [pc, #80]	; (8004c50 <vTaskStartScheduler+0x90>)
 8004bfe:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004c00:	4b14      	ldr	r3, [pc, #80]	; (8004c54 <vTaskStartScheduler+0x94>)
 8004c02:	f04f 32ff 	mov.w	r2, #4294967295
 8004c06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004c08:	4b13      	ldr	r3, [pc, #76]	; (8004c58 <vTaskStartScheduler+0x98>)
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004c0e:	4b13      	ldr	r3, [pc, #76]	; (8004c5c <vTaskStartScheduler+0x9c>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004c14:	f000 fea4 	bl	8005960 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004c18:	e00e      	b.n	8004c38 <vTaskStartScheduler+0x78>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c20:	d10a      	bne.n	8004c38 <vTaskStartScheduler+0x78>
	__asm volatile
 8004c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c26:	f383 8811 	msr	BASEPRI, r3
 8004c2a:	f3bf 8f6f 	isb	sy
 8004c2e:	f3bf 8f4f 	dsb	sy
 8004c32:	607b      	str	r3, [r7, #4]
}
 8004c34:	bf00      	nop
 8004c36:	e7fe      	b.n	8004c36 <vTaskStartScheduler+0x76>
}
 8004c38:	bf00      	nop
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	200009d0 	.word	0x200009d0
 8004c44:	080072dc 	.word	0x080072dc
 8004c48:	08005289 	.word	0x08005289
 8004c4c:	200008ac 	.word	0x200008ac
 8004c50:	20000048 	.word	0x20000048
 8004c54:	200009cc 	.word	0x200009cc
 8004c58:	200009b8 	.word	0x200009b8
 8004c5c:	200009b0 	.word	0x200009b0

08004c60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004c64:	4b04      	ldr	r3, [pc, #16]	; (8004c78 <vTaskSuspendAll+0x18>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	3301      	adds	r3, #1
 8004c6a:	4a03      	ldr	r2, [pc, #12]	; (8004c78 <vTaskSuspendAll+0x18>)
 8004c6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004c6e:	bf00      	nop
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr
 8004c78:	200009d4 	.word	0x200009d4

08004c7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c82:	2300      	movs	r3, #0
 8004c84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c86:	2300      	movs	r3, #0
 8004c88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c8a:	4b41      	ldr	r3, [pc, #260]	; (8004d90 <xTaskResumeAll+0x114>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10a      	bne.n	8004ca8 <xTaskResumeAll+0x2c>
	__asm volatile
 8004c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c96:	f383 8811 	msr	BASEPRI, r3
 8004c9a:	f3bf 8f6f 	isb	sy
 8004c9e:	f3bf 8f4f 	dsb	sy
 8004ca2:	603b      	str	r3, [r7, #0]
}
 8004ca4:	bf00      	nop
 8004ca6:	e7fe      	b.n	8004ca6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004ca8:	f000 fefc 	bl	8005aa4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004cac:	4b38      	ldr	r3, [pc, #224]	; (8004d90 <xTaskResumeAll+0x114>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	4a37      	ldr	r2, [pc, #220]	; (8004d90 <xTaskResumeAll+0x114>)
 8004cb4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004cb6:	4b36      	ldr	r3, [pc, #216]	; (8004d90 <xTaskResumeAll+0x114>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d161      	bne.n	8004d82 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004cbe:	4b35      	ldr	r3, [pc, #212]	; (8004d94 <xTaskResumeAll+0x118>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d05d      	beq.n	8004d82 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cc6:	e02e      	b.n	8004d26 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cc8:	4b33      	ldr	r3, [pc, #204]	; (8004d98 <xTaskResumeAll+0x11c>)
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	3318      	adds	r3, #24
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7ff f951 	bl	8003f7c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	3304      	adds	r3, #4
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7ff f94c 	bl	8003f7c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce8:	2201      	movs	r2, #1
 8004cea:	409a      	lsls	r2, r3
 8004cec:	4b2b      	ldr	r3, [pc, #172]	; (8004d9c <xTaskResumeAll+0x120>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	4a2a      	ldr	r2, [pc, #168]	; (8004d9c <xTaskResumeAll+0x120>)
 8004cf4:	6013      	str	r3, [r2, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	4413      	add	r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	4a27      	ldr	r2, [pc, #156]	; (8004da0 <xTaskResumeAll+0x124>)
 8004d04:	441a      	add	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	3304      	adds	r3, #4
 8004d0a:	4619      	mov	r1, r3
 8004d0c:	4610      	mov	r0, r2
 8004d0e:	f7ff f8d8 	bl	8003ec2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d16:	4b23      	ldr	r3, [pc, #140]	; (8004da4 <xTaskResumeAll+0x128>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d302      	bcc.n	8004d26 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004d20:	4b21      	ldr	r3, [pc, #132]	; (8004da8 <xTaskResumeAll+0x12c>)
 8004d22:	2201      	movs	r2, #1
 8004d24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d26:	4b1c      	ldr	r3, [pc, #112]	; (8004d98 <xTaskResumeAll+0x11c>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1cc      	bne.n	8004cc8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004d34:	f000 fb44 	bl	80053c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004d38:	4b1c      	ldr	r3, [pc, #112]	; (8004dac <xTaskResumeAll+0x130>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d010      	beq.n	8004d66 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d44:	f000 f87c 	bl	8004e40 <xTaskIncrementTick>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d002      	beq.n	8004d54 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004d4e:	4b16      	ldr	r3, [pc, #88]	; (8004da8 <xTaskResumeAll+0x12c>)
 8004d50:	2201      	movs	r2, #1
 8004d52:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	3b01      	subs	r3, #1
 8004d58:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d1f1      	bne.n	8004d44 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004d60:	4b12      	ldr	r3, [pc, #72]	; (8004dac <xTaskResumeAll+0x130>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d66:	4b10      	ldr	r3, [pc, #64]	; (8004da8 <xTaskResumeAll+0x12c>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d009      	beq.n	8004d82 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004d72:	4b0f      	ldr	r3, [pc, #60]	; (8004db0 <xTaskResumeAll+0x134>)
 8004d74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d78:	601a      	str	r2, [r3, #0]
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d82:	f000 febf 	bl	8005b04 <vPortExitCritical>

	return xAlreadyYielded;
 8004d86:	68bb      	ldr	r3, [r7, #8]
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3710      	adds	r7, #16
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	200009d4 	.word	0x200009d4
 8004d94:	200009ac 	.word	0x200009ac
 8004d98:	2000096c 	.word	0x2000096c
 8004d9c:	200009b4 	.word	0x200009b4
 8004da0:	200008b0 	.word	0x200008b0
 8004da4:	200008ac 	.word	0x200008ac
 8004da8:	200009c0 	.word	0x200009c0
 8004dac:	200009bc 	.word	0x200009bc
 8004db0:	e000ed04 	.word	0xe000ed04

08004db4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004dba:	4b05      	ldr	r3, [pc, #20]	; (8004dd0 <xTaskGetTickCount+0x1c>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004dc0:	687b      	ldr	r3, [r7, #4]
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	370c      	adds	r7, #12
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	200009b0 	.word	0x200009b0

08004dd4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004dda:	f000 ff45 	bl	8005c68 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8004dde:	2300      	movs	r3, #0
 8004de0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8004de2:	4b04      	ldr	r3, [pc, #16]	; (8004df4 <xTaskGetTickCountFromISR+0x20>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004de8:	683b      	ldr	r3, [r7, #0]
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3708      	adds	r7, #8
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	200009b0 	.word	0x200009b0

08004df8 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b085      	sub	sp, #20
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d102      	bne.n	8004e0c <pcTaskGetName+0x14>
 8004e06:	4b0d      	ldr	r3, [pc, #52]	; (8004e3c <pcTaskGetName+0x44>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	e000      	b.n	8004e0e <pcTaskGetName+0x16>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10a      	bne.n	8004e2c <pcTaskGetName+0x34>
	__asm volatile
 8004e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1a:	f383 8811 	msr	BASEPRI, r3
 8004e1e:	f3bf 8f6f 	isb	sy
 8004e22:	f3bf 8f4f 	dsb	sy
 8004e26:	60bb      	str	r3, [r7, #8]
}
 8004e28:	bf00      	nop
 8004e2a:	e7fe      	b.n	8004e2a <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	3334      	adds	r3, #52	; 0x34
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3714      	adds	r7, #20
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr
 8004e3c:	200008ac 	.word	0x200008ac

08004e40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004e46:	2300      	movs	r3, #0
 8004e48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e4a:	4b4e      	ldr	r3, [pc, #312]	; (8004f84 <xTaskIncrementTick+0x144>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f040 808e 	bne.w	8004f70 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004e54:	4b4c      	ldr	r3, [pc, #304]	; (8004f88 <xTaskIncrementTick+0x148>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004e5c:	4a4a      	ldr	r2, [pc, #296]	; (8004f88 <xTaskIncrementTick+0x148>)
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d120      	bne.n	8004eaa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004e68:	4b48      	ldr	r3, [pc, #288]	; (8004f8c <xTaskIncrementTick+0x14c>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00a      	beq.n	8004e88 <xTaskIncrementTick+0x48>
	__asm volatile
 8004e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e76:	f383 8811 	msr	BASEPRI, r3
 8004e7a:	f3bf 8f6f 	isb	sy
 8004e7e:	f3bf 8f4f 	dsb	sy
 8004e82:	603b      	str	r3, [r7, #0]
}
 8004e84:	bf00      	nop
 8004e86:	e7fe      	b.n	8004e86 <xTaskIncrementTick+0x46>
 8004e88:	4b40      	ldr	r3, [pc, #256]	; (8004f8c <xTaskIncrementTick+0x14c>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	60fb      	str	r3, [r7, #12]
 8004e8e:	4b40      	ldr	r3, [pc, #256]	; (8004f90 <xTaskIncrementTick+0x150>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a3e      	ldr	r2, [pc, #248]	; (8004f8c <xTaskIncrementTick+0x14c>)
 8004e94:	6013      	str	r3, [r2, #0]
 8004e96:	4a3e      	ldr	r2, [pc, #248]	; (8004f90 <xTaskIncrementTick+0x150>)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6013      	str	r3, [r2, #0]
 8004e9c:	4b3d      	ldr	r3, [pc, #244]	; (8004f94 <xTaskIncrementTick+0x154>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	3301      	adds	r3, #1
 8004ea2:	4a3c      	ldr	r2, [pc, #240]	; (8004f94 <xTaskIncrementTick+0x154>)
 8004ea4:	6013      	str	r3, [r2, #0]
 8004ea6:	f000 fa8b 	bl	80053c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004eaa:	4b3b      	ldr	r3, [pc, #236]	; (8004f98 <xTaskIncrementTick+0x158>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	693a      	ldr	r2, [r7, #16]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d348      	bcc.n	8004f46 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004eb4:	4b35      	ldr	r3, [pc, #212]	; (8004f8c <xTaskIncrementTick+0x14c>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d104      	bne.n	8004ec8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ebe:	4b36      	ldr	r3, [pc, #216]	; (8004f98 <xTaskIncrementTick+0x158>)
 8004ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ec4:	601a      	str	r2, [r3, #0]
					break;
 8004ec6:	e03e      	b.n	8004f46 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ec8:	4b30      	ldr	r3, [pc, #192]	; (8004f8c <xTaskIncrementTick+0x14c>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d203      	bcs.n	8004ee8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004ee0:	4a2d      	ldr	r2, [pc, #180]	; (8004f98 <xTaskIncrementTick+0x158>)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004ee6:	e02e      	b.n	8004f46 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	3304      	adds	r3, #4
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7ff f845 	bl	8003f7c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d004      	beq.n	8004f04 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	3318      	adds	r3, #24
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7ff f83c 	bl	8003f7c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f08:	2201      	movs	r2, #1
 8004f0a:	409a      	lsls	r2, r3
 8004f0c:	4b23      	ldr	r3, [pc, #140]	; (8004f9c <xTaskIncrementTick+0x15c>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	4a22      	ldr	r2, [pc, #136]	; (8004f9c <xTaskIncrementTick+0x15c>)
 8004f14:	6013      	str	r3, [r2, #0]
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	4413      	add	r3, r2
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	4a1f      	ldr	r2, [pc, #124]	; (8004fa0 <xTaskIncrementTick+0x160>)
 8004f24:	441a      	add	r2, r3
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	3304      	adds	r3, #4
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	4610      	mov	r0, r2
 8004f2e:	f7fe ffc8 	bl	8003ec2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f36:	4b1b      	ldr	r3, [pc, #108]	; (8004fa4 <xTaskIncrementTick+0x164>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d3b9      	bcc.n	8004eb4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004f40:	2301      	movs	r3, #1
 8004f42:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f44:	e7b6      	b.n	8004eb4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004f46:	4b17      	ldr	r3, [pc, #92]	; (8004fa4 <xTaskIncrementTick+0x164>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f4c:	4914      	ldr	r1, [pc, #80]	; (8004fa0 <xTaskIncrementTick+0x160>)
 8004f4e:	4613      	mov	r3, r2
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	4413      	add	r3, r2
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	440b      	add	r3, r1
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d901      	bls.n	8004f62 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004f62:	4b11      	ldr	r3, [pc, #68]	; (8004fa8 <xTaskIncrementTick+0x168>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d007      	beq.n	8004f7a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	617b      	str	r3, [r7, #20]
 8004f6e:	e004      	b.n	8004f7a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004f70:	4b0e      	ldr	r3, [pc, #56]	; (8004fac <xTaskIncrementTick+0x16c>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	3301      	adds	r3, #1
 8004f76:	4a0d      	ldr	r2, [pc, #52]	; (8004fac <xTaskIncrementTick+0x16c>)
 8004f78:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004f7a:	697b      	ldr	r3, [r7, #20]
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3718      	adds	r7, #24
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	200009d4 	.word	0x200009d4
 8004f88:	200009b0 	.word	0x200009b0
 8004f8c:	20000964 	.word	0x20000964
 8004f90:	20000968 	.word	0x20000968
 8004f94:	200009c4 	.word	0x200009c4
 8004f98:	200009cc 	.word	0x200009cc
 8004f9c:	200009b4 	.word	0x200009b4
 8004fa0:	200008b0 	.word	0x200008b0
 8004fa4:	200008ac 	.word	0x200008ac
 8004fa8:	200009c0 	.word	0x200009c0
 8004fac:	200009bc 	.word	0x200009bc

08004fb0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b087      	sub	sp, #28
 8004fb4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004fb6:	4b29      	ldr	r3, [pc, #164]	; (800505c <vTaskSwitchContext+0xac>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d003      	beq.n	8004fc6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004fbe:	4b28      	ldr	r3, [pc, #160]	; (8005060 <vTaskSwitchContext+0xb0>)
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004fc4:	e044      	b.n	8005050 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004fc6:	4b26      	ldr	r3, [pc, #152]	; (8005060 <vTaskSwitchContext+0xb0>)
 8004fc8:	2200      	movs	r2, #0
 8004fca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fcc:	4b25      	ldr	r3, [pc, #148]	; (8005064 <vTaskSwitchContext+0xb4>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	fab3 f383 	clz	r3, r3
 8004fd8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004fda:	7afb      	ldrb	r3, [r7, #11]
 8004fdc:	f1c3 031f 	rsb	r3, r3, #31
 8004fe0:	617b      	str	r3, [r7, #20]
 8004fe2:	4921      	ldr	r1, [pc, #132]	; (8005068 <vTaskSwitchContext+0xb8>)
 8004fe4:	697a      	ldr	r2, [r7, #20]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4413      	add	r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	440b      	add	r3, r1
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10a      	bne.n	800500c <vTaskSwitchContext+0x5c>
	__asm volatile
 8004ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ffa:	f383 8811 	msr	BASEPRI, r3
 8004ffe:	f3bf 8f6f 	isb	sy
 8005002:	f3bf 8f4f 	dsb	sy
 8005006:	607b      	str	r3, [r7, #4]
}
 8005008:	bf00      	nop
 800500a:	e7fe      	b.n	800500a <vTaskSwitchContext+0x5a>
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	4613      	mov	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	4413      	add	r3, r2
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	4a14      	ldr	r2, [pc, #80]	; (8005068 <vTaskSwitchContext+0xb8>)
 8005018:	4413      	add	r3, r2
 800501a:	613b      	str	r3, [r7, #16]
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	605a      	str	r2, [r3, #4]
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	685a      	ldr	r2, [r3, #4]
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	3308      	adds	r3, #8
 800502e:	429a      	cmp	r2, r3
 8005030:	d104      	bne.n	800503c <vTaskSwitchContext+0x8c>
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	685a      	ldr	r2, [r3, #4]
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	605a      	str	r2, [r3, #4]
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	4a0a      	ldr	r2, [pc, #40]	; (800506c <vTaskSwitchContext+0xbc>)
 8005044:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005046:	4b09      	ldr	r3, [pc, #36]	; (800506c <vTaskSwitchContext+0xbc>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	334c      	adds	r3, #76	; 0x4c
 800504c:	4a08      	ldr	r2, [pc, #32]	; (8005070 <vTaskSwitchContext+0xc0>)
 800504e:	6013      	str	r3, [r2, #0]
}
 8005050:	bf00      	nop
 8005052:	371c      	adds	r7, #28
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr
 800505c:	200009d4 	.word	0x200009d4
 8005060:	200009c0 	.word	0x200009c0
 8005064:	200009b4 	.word	0x200009b4
 8005068:	200008b0 	.word	0x200008b0
 800506c:	200008ac 	.word	0x200008ac
 8005070:	20000048 	.word	0x20000048

08005074 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10a      	bne.n	800509a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005088:	f383 8811 	msr	BASEPRI, r3
 800508c:	f3bf 8f6f 	isb	sy
 8005090:	f3bf 8f4f 	dsb	sy
 8005094:	60fb      	str	r3, [r7, #12]
}
 8005096:	bf00      	nop
 8005098:	e7fe      	b.n	8005098 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800509a:	4b07      	ldr	r3, [pc, #28]	; (80050b8 <vTaskPlaceOnEventList+0x44>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	3318      	adds	r3, #24
 80050a0:	4619      	mov	r1, r3
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7fe ff31 	bl	8003f0a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80050a8:	2101      	movs	r1, #1
 80050aa:	6838      	ldr	r0, [r7, #0]
 80050ac:	f000 fb64 	bl	8005778 <prvAddCurrentTaskToDelayedList>
}
 80050b0:	bf00      	nop
 80050b2:	3710      	adds	r7, #16
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	200008ac 	.word	0x200008ac

080050bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b086      	sub	sp, #24
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d10a      	bne.n	80050e8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80050d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d6:	f383 8811 	msr	BASEPRI, r3
 80050da:	f3bf 8f6f 	isb	sy
 80050de:	f3bf 8f4f 	dsb	sy
 80050e2:	60fb      	str	r3, [r7, #12]
}
 80050e4:	bf00      	nop
 80050e6:	e7fe      	b.n	80050e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	3318      	adds	r3, #24
 80050ec:	4618      	mov	r0, r3
 80050ee:	f7fe ff45 	bl	8003f7c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050f2:	4b1d      	ldr	r3, [pc, #116]	; (8005168 <xTaskRemoveFromEventList+0xac>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d11c      	bne.n	8005134 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	3304      	adds	r3, #4
 80050fe:	4618      	mov	r0, r3
 8005100:	f7fe ff3c 	bl	8003f7c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005108:	2201      	movs	r2, #1
 800510a:	409a      	lsls	r2, r3
 800510c:	4b17      	ldr	r3, [pc, #92]	; (800516c <xTaskRemoveFromEventList+0xb0>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4313      	orrs	r3, r2
 8005112:	4a16      	ldr	r2, [pc, #88]	; (800516c <xTaskRemoveFromEventList+0xb0>)
 8005114:	6013      	str	r3, [r2, #0]
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800511a:	4613      	mov	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4413      	add	r3, r2
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	4a13      	ldr	r2, [pc, #76]	; (8005170 <xTaskRemoveFromEventList+0xb4>)
 8005124:	441a      	add	r2, r3
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	3304      	adds	r3, #4
 800512a:	4619      	mov	r1, r3
 800512c:	4610      	mov	r0, r2
 800512e:	f7fe fec8 	bl	8003ec2 <vListInsertEnd>
 8005132:	e005      	b.n	8005140 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	3318      	adds	r3, #24
 8005138:	4619      	mov	r1, r3
 800513a:	480e      	ldr	r0, [pc, #56]	; (8005174 <xTaskRemoveFromEventList+0xb8>)
 800513c:	f7fe fec1 	bl	8003ec2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005144:	4b0c      	ldr	r3, [pc, #48]	; (8005178 <xTaskRemoveFromEventList+0xbc>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800514a:	429a      	cmp	r2, r3
 800514c:	d905      	bls.n	800515a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800514e:	2301      	movs	r3, #1
 8005150:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005152:	4b0a      	ldr	r3, [pc, #40]	; (800517c <xTaskRemoveFromEventList+0xc0>)
 8005154:	2201      	movs	r2, #1
 8005156:	601a      	str	r2, [r3, #0]
 8005158:	e001      	b.n	800515e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800515a:	2300      	movs	r3, #0
 800515c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800515e:	697b      	ldr	r3, [r7, #20]
}
 8005160:	4618      	mov	r0, r3
 8005162:	3718      	adds	r7, #24
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	200009d4 	.word	0x200009d4
 800516c:	200009b4 	.word	0x200009b4
 8005170:	200008b0 	.word	0x200008b0
 8005174:	2000096c 	.word	0x2000096c
 8005178:	200008ac 	.word	0x200008ac
 800517c:	200009c0 	.word	0x200009c0

08005180 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005188:	4b06      	ldr	r3, [pc, #24]	; (80051a4 <vTaskInternalSetTimeOutState+0x24>)
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005190:	4b05      	ldr	r3, [pc, #20]	; (80051a8 <vTaskInternalSetTimeOutState+0x28>)
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	605a      	str	r2, [r3, #4]
}
 8005198:	bf00      	nop
 800519a:	370c      	adds	r7, #12
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr
 80051a4:	200009c4 	.word	0x200009c4
 80051a8:	200009b0 	.word	0x200009b0

080051ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b088      	sub	sp, #32
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d10a      	bne.n	80051d2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80051bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c0:	f383 8811 	msr	BASEPRI, r3
 80051c4:	f3bf 8f6f 	isb	sy
 80051c8:	f3bf 8f4f 	dsb	sy
 80051cc:	613b      	str	r3, [r7, #16]
}
 80051ce:	bf00      	nop
 80051d0:	e7fe      	b.n	80051d0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d10a      	bne.n	80051ee <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80051d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051dc:	f383 8811 	msr	BASEPRI, r3
 80051e0:	f3bf 8f6f 	isb	sy
 80051e4:	f3bf 8f4f 	dsb	sy
 80051e8:	60fb      	str	r3, [r7, #12]
}
 80051ea:	bf00      	nop
 80051ec:	e7fe      	b.n	80051ec <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80051ee:	f000 fc59 	bl	8005aa4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80051f2:	4b1d      	ldr	r3, [pc, #116]	; (8005268 <xTaskCheckForTimeOut+0xbc>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520a:	d102      	bne.n	8005212 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800520c:	2300      	movs	r3, #0
 800520e:	61fb      	str	r3, [r7, #28]
 8005210:	e023      	b.n	800525a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	4b15      	ldr	r3, [pc, #84]	; (800526c <xTaskCheckForTimeOut+0xc0>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	429a      	cmp	r2, r3
 800521c:	d007      	beq.n	800522e <xTaskCheckForTimeOut+0x82>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	69ba      	ldr	r2, [r7, #24]
 8005224:	429a      	cmp	r2, r3
 8005226:	d302      	bcc.n	800522e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005228:	2301      	movs	r3, #1
 800522a:	61fb      	str	r3, [r7, #28]
 800522c:	e015      	b.n	800525a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	697a      	ldr	r2, [r7, #20]
 8005234:	429a      	cmp	r2, r3
 8005236:	d20b      	bcs.n	8005250 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	1ad2      	subs	r2, r2, r3
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f7ff ff9b 	bl	8005180 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800524a:	2300      	movs	r3, #0
 800524c:	61fb      	str	r3, [r7, #28]
 800524e:	e004      	b.n	800525a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	2200      	movs	r2, #0
 8005254:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005256:	2301      	movs	r3, #1
 8005258:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800525a:	f000 fc53 	bl	8005b04 <vPortExitCritical>

	return xReturn;
 800525e:	69fb      	ldr	r3, [r7, #28]
}
 8005260:	4618      	mov	r0, r3
 8005262:	3720      	adds	r7, #32
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	200009b0 	.word	0x200009b0
 800526c:	200009c4 	.word	0x200009c4

08005270 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005270:	b480      	push	{r7}
 8005272:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005274:	4b03      	ldr	r3, [pc, #12]	; (8005284 <vTaskMissedYield+0x14>)
 8005276:	2201      	movs	r2, #1
 8005278:	601a      	str	r2, [r3, #0]
}
 800527a:	bf00      	nop
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	200009c0 	.word	0x200009c0

08005288 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005290:	f000 f852 	bl	8005338 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005294:	4b06      	ldr	r3, [pc, #24]	; (80052b0 <prvIdleTask+0x28>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2b01      	cmp	r3, #1
 800529a:	d9f9      	bls.n	8005290 <prvIdleTask+0x8>
			{
				taskYIELD();
 800529c:	4b05      	ldr	r3, [pc, #20]	; (80052b4 <prvIdleTask+0x2c>)
 800529e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052a2:	601a      	str	r2, [r3, #0]
 80052a4:	f3bf 8f4f 	dsb	sy
 80052a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80052ac:	e7f0      	b.n	8005290 <prvIdleTask+0x8>
 80052ae:	bf00      	nop
 80052b0:	200008b0 	.word	0x200008b0
 80052b4:	e000ed04 	.word	0xe000ed04

080052b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052be:	2300      	movs	r3, #0
 80052c0:	607b      	str	r3, [r7, #4]
 80052c2:	e00c      	b.n	80052de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	4613      	mov	r3, r2
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	4413      	add	r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	4a12      	ldr	r2, [pc, #72]	; (8005318 <prvInitialiseTaskLists+0x60>)
 80052d0:	4413      	add	r3, r2
 80052d2:	4618      	mov	r0, r3
 80052d4:	f7fe fdc8 	bl	8003e68 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	3301      	adds	r3, #1
 80052dc:	607b      	str	r3, [r7, #4]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2b06      	cmp	r3, #6
 80052e2:	d9ef      	bls.n	80052c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80052e4:	480d      	ldr	r0, [pc, #52]	; (800531c <prvInitialiseTaskLists+0x64>)
 80052e6:	f7fe fdbf 	bl	8003e68 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80052ea:	480d      	ldr	r0, [pc, #52]	; (8005320 <prvInitialiseTaskLists+0x68>)
 80052ec:	f7fe fdbc 	bl	8003e68 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80052f0:	480c      	ldr	r0, [pc, #48]	; (8005324 <prvInitialiseTaskLists+0x6c>)
 80052f2:	f7fe fdb9 	bl	8003e68 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80052f6:	480c      	ldr	r0, [pc, #48]	; (8005328 <prvInitialiseTaskLists+0x70>)
 80052f8:	f7fe fdb6 	bl	8003e68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80052fc:	480b      	ldr	r0, [pc, #44]	; (800532c <prvInitialiseTaskLists+0x74>)
 80052fe:	f7fe fdb3 	bl	8003e68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005302:	4b0b      	ldr	r3, [pc, #44]	; (8005330 <prvInitialiseTaskLists+0x78>)
 8005304:	4a05      	ldr	r2, [pc, #20]	; (800531c <prvInitialiseTaskLists+0x64>)
 8005306:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005308:	4b0a      	ldr	r3, [pc, #40]	; (8005334 <prvInitialiseTaskLists+0x7c>)
 800530a:	4a05      	ldr	r2, [pc, #20]	; (8005320 <prvInitialiseTaskLists+0x68>)
 800530c:	601a      	str	r2, [r3, #0]
}
 800530e:	bf00      	nop
 8005310:	3708      	adds	r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
 8005316:	bf00      	nop
 8005318:	200008b0 	.word	0x200008b0
 800531c:	2000093c 	.word	0x2000093c
 8005320:	20000950 	.word	0x20000950
 8005324:	2000096c 	.word	0x2000096c
 8005328:	20000980 	.word	0x20000980
 800532c:	20000998 	.word	0x20000998
 8005330:	20000964 	.word	0x20000964
 8005334:	20000968 	.word	0x20000968

08005338 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800533e:	e019      	b.n	8005374 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005340:	f000 fbb0 	bl	8005aa4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005344:	4b10      	ldr	r3, [pc, #64]	; (8005388 <prvCheckTasksWaitingTermination+0x50>)
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	3304      	adds	r3, #4
 8005350:	4618      	mov	r0, r3
 8005352:	f7fe fe13 	bl	8003f7c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005356:	4b0d      	ldr	r3, [pc, #52]	; (800538c <prvCheckTasksWaitingTermination+0x54>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	3b01      	subs	r3, #1
 800535c:	4a0b      	ldr	r2, [pc, #44]	; (800538c <prvCheckTasksWaitingTermination+0x54>)
 800535e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005360:	4b0b      	ldr	r3, [pc, #44]	; (8005390 <prvCheckTasksWaitingTermination+0x58>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	3b01      	subs	r3, #1
 8005366:	4a0a      	ldr	r2, [pc, #40]	; (8005390 <prvCheckTasksWaitingTermination+0x58>)
 8005368:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800536a:	f000 fbcb 	bl	8005b04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 f810 	bl	8005394 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005374:	4b06      	ldr	r3, [pc, #24]	; (8005390 <prvCheckTasksWaitingTermination+0x58>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1e1      	bne.n	8005340 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800537c:	bf00      	nop
 800537e:	bf00      	nop
 8005380:	3708      	adds	r7, #8
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	20000980 	.word	0x20000980
 800538c:	200009ac 	.word	0x200009ac
 8005390:	20000994 	.word	0x20000994

08005394 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	334c      	adds	r3, #76	; 0x4c
 80053a0:	4618      	mov	r0, r3
 80053a2:	f001 f99f 	bl	80066e4 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053aa:	4618      	mov	r0, r3
 80053ac:	f000 fd68 	bl	8005e80 <vPortFree>
			vPortFree( pxTCB );
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f000 fd65 	bl	8005e80 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80053b6:	bf00      	nop
 80053b8:	3708      	adds	r7, #8
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
	...

080053c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053c6:	4b0c      	ldr	r3, [pc, #48]	; (80053f8 <prvResetNextTaskUnblockTime+0x38>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d104      	bne.n	80053da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80053d0:	4b0a      	ldr	r3, [pc, #40]	; (80053fc <prvResetNextTaskUnblockTime+0x3c>)
 80053d2:	f04f 32ff 	mov.w	r2, #4294967295
 80053d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80053d8:	e008      	b.n	80053ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053da:	4b07      	ldr	r3, [pc, #28]	; (80053f8 <prvResetNextTaskUnblockTime+0x38>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	4a04      	ldr	r2, [pc, #16]	; (80053fc <prvResetNextTaskUnblockTime+0x3c>)
 80053ea:	6013      	str	r3, [r2, #0]
}
 80053ec:	bf00      	nop
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr
 80053f8:	20000964 	.word	0x20000964
 80053fc:	200009cc 	.word	0x200009cc

08005400 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005406:	4b0b      	ldr	r3, [pc, #44]	; (8005434 <xTaskGetSchedulerState+0x34>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d102      	bne.n	8005414 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800540e:	2301      	movs	r3, #1
 8005410:	607b      	str	r3, [r7, #4]
 8005412:	e008      	b.n	8005426 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005414:	4b08      	ldr	r3, [pc, #32]	; (8005438 <xTaskGetSchedulerState+0x38>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d102      	bne.n	8005422 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800541c:	2302      	movs	r3, #2
 800541e:	607b      	str	r3, [r7, #4]
 8005420:	e001      	b.n	8005426 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005422:	2300      	movs	r3, #0
 8005424:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005426:	687b      	ldr	r3, [r7, #4]
	}
 8005428:	4618      	mov	r0, r3
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr
 8005434:	200009b8 	.word	0x200009b8
 8005438:	200009d4 	.word	0x200009d4

0800543c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005448:	2300      	movs	r3, #0
 800544a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d05e      	beq.n	8005510 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005456:	4b31      	ldr	r3, [pc, #196]	; (800551c <xTaskPriorityInherit+0xe0>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800545c:	429a      	cmp	r2, r3
 800545e:	d24e      	bcs.n	80054fe <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	699b      	ldr	r3, [r3, #24]
 8005464:	2b00      	cmp	r3, #0
 8005466:	db06      	blt.n	8005476 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005468:	4b2c      	ldr	r3, [pc, #176]	; (800551c <xTaskPriorityInherit+0xe0>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800546e:	f1c3 0207 	rsb	r2, r3, #7
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	6959      	ldr	r1, [r3, #20]
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800547e:	4613      	mov	r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	4413      	add	r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4a26      	ldr	r2, [pc, #152]	; (8005520 <xTaskPriorityInherit+0xe4>)
 8005488:	4413      	add	r3, r2
 800548a:	4299      	cmp	r1, r3
 800548c:	d12f      	bne.n	80054ee <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	3304      	adds	r3, #4
 8005492:	4618      	mov	r0, r3
 8005494:	f7fe fd72 	bl	8003f7c <uxListRemove>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d10a      	bne.n	80054b4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a2:	2201      	movs	r2, #1
 80054a4:	fa02 f303 	lsl.w	r3, r2, r3
 80054a8:	43da      	mvns	r2, r3
 80054aa:	4b1e      	ldr	r3, [pc, #120]	; (8005524 <xTaskPriorityInherit+0xe8>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4013      	ands	r3, r2
 80054b0:	4a1c      	ldr	r2, [pc, #112]	; (8005524 <xTaskPriorityInherit+0xe8>)
 80054b2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80054b4:	4b19      	ldr	r3, [pc, #100]	; (800551c <xTaskPriorityInherit+0xe0>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c2:	2201      	movs	r2, #1
 80054c4:	409a      	lsls	r2, r3
 80054c6:	4b17      	ldr	r3, [pc, #92]	; (8005524 <xTaskPriorityInherit+0xe8>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	4a15      	ldr	r2, [pc, #84]	; (8005524 <xTaskPriorityInherit+0xe8>)
 80054ce:	6013      	str	r3, [r2, #0]
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054d4:	4613      	mov	r3, r2
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	4413      	add	r3, r2
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	4a10      	ldr	r2, [pc, #64]	; (8005520 <xTaskPriorityInherit+0xe4>)
 80054de:	441a      	add	r2, r3
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	3304      	adds	r3, #4
 80054e4:	4619      	mov	r1, r3
 80054e6:	4610      	mov	r0, r2
 80054e8:	f7fe fceb 	bl	8003ec2 <vListInsertEnd>
 80054ec:	e004      	b.n	80054f8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80054ee:	4b0b      	ldr	r3, [pc, #44]	; (800551c <xTaskPriorityInherit+0xe0>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80054f8:	2301      	movs	r3, #1
 80054fa:	60fb      	str	r3, [r7, #12]
 80054fc:	e008      	b.n	8005510 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005502:	4b06      	ldr	r3, [pc, #24]	; (800551c <xTaskPriorityInherit+0xe0>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005508:	429a      	cmp	r2, r3
 800550a:	d201      	bcs.n	8005510 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800550c:	2301      	movs	r3, #1
 800550e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005510:	68fb      	ldr	r3, [r7, #12]
	}
 8005512:	4618      	mov	r0, r3
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	200008ac 	.word	0x200008ac
 8005520:	200008b0 	.word	0x200008b0
 8005524:	200009b4 	.word	0x200009b4

08005528 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005534:	2300      	movs	r3, #0
 8005536:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d06e      	beq.n	800561c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800553e:	4b3a      	ldr	r3, [pc, #232]	; (8005628 <xTaskPriorityDisinherit+0x100>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	693a      	ldr	r2, [r7, #16]
 8005544:	429a      	cmp	r2, r3
 8005546:	d00a      	beq.n	800555e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800554c:	f383 8811 	msr	BASEPRI, r3
 8005550:	f3bf 8f6f 	isb	sy
 8005554:	f3bf 8f4f 	dsb	sy
 8005558:	60fb      	str	r3, [r7, #12]
}
 800555a:	bf00      	nop
 800555c:	e7fe      	b.n	800555c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005562:	2b00      	cmp	r3, #0
 8005564:	d10a      	bne.n	800557c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800556a:	f383 8811 	msr	BASEPRI, r3
 800556e:	f3bf 8f6f 	isb	sy
 8005572:	f3bf 8f4f 	dsb	sy
 8005576:	60bb      	str	r3, [r7, #8]
}
 8005578:	bf00      	nop
 800557a:	e7fe      	b.n	800557a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005580:	1e5a      	subs	r2, r3, #1
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800558e:	429a      	cmp	r2, r3
 8005590:	d044      	beq.n	800561c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005596:	2b00      	cmp	r3, #0
 8005598:	d140      	bne.n	800561c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	3304      	adds	r3, #4
 800559e:	4618      	mov	r0, r3
 80055a0:	f7fe fcec 	bl	8003f7c <uxListRemove>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d115      	bne.n	80055d6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055ae:	491f      	ldr	r1, [pc, #124]	; (800562c <xTaskPriorityDisinherit+0x104>)
 80055b0:	4613      	mov	r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	4413      	add	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	440b      	add	r3, r1
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d10a      	bne.n	80055d6 <xTaskPriorityDisinherit+0xae>
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c4:	2201      	movs	r2, #1
 80055c6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ca:	43da      	mvns	r2, r3
 80055cc:	4b18      	ldr	r3, [pc, #96]	; (8005630 <xTaskPriorityDisinherit+0x108>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4013      	ands	r3, r2
 80055d2:	4a17      	ldr	r2, [pc, #92]	; (8005630 <xTaskPriorityDisinherit+0x108>)
 80055d4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e2:	f1c3 0207 	rsb	r2, r3, #7
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ee:	2201      	movs	r2, #1
 80055f0:	409a      	lsls	r2, r3
 80055f2:	4b0f      	ldr	r3, [pc, #60]	; (8005630 <xTaskPriorityDisinherit+0x108>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	4a0d      	ldr	r2, [pc, #52]	; (8005630 <xTaskPriorityDisinherit+0x108>)
 80055fa:	6013      	str	r3, [r2, #0]
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005600:	4613      	mov	r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	4413      	add	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	4a08      	ldr	r2, [pc, #32]	; (800562c <xTaskPriorityDisinherit+0x104>)
 800560a:	441a      	add	r2, r3
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	3304      	adds	r3, #4
 8005610:	4619      	mov	r1, r3
 8005612:	4610      	mov	r0, r2
 8005614:	f7fe fc55 	bl	8003ec2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005618:	2301      	movs	r3, #1
 800561a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800561c:	697b      	ldr	r3, [r7, #20]
	}
 800561e:	4618      	mov	r0, r3
 8005620:	3718      	adds	r7, #24
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	200008ac 	.word	0x200008ac
 800562c:	200008b0 	.word	0x200008b0
 8005630:	200009b4 	.word	0x200009b4

08005634 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005634:	b580      	push	{r7, lr}
 8005636:	b088      	sub	sp, #32
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005642:	2301      	movs	r3, #1
 8005644:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d077      	beq.n	800573c <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10a      	bne.n	800566a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8005654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005658:	f383 8811 	msr	BASEPRI, r3
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f3bf 8f4f 	dsb	sy
 8005664:	60fb      	str	r3, [r7, #12]
}
 8005666:	bf00      	nop
 8005668:	e7fe      	b.n	8005668 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800566e:	683a      	ldr	r2, [r7, #0]
 8005670:	429a      	cmp	r2, r3
 8005672:	d902      	bls.n	800567a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	61fb      	str	r3, [r7, #28]
 8005678:	e002      	b.n	8005680 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800567e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005684:	69fa      	ldr	r2, [r7, #28]
 8005686:	429a      	cmp	r2, r3
 8005688:	d058      	beq.n	800573c <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	429a      	cmp	r2, r3
 8005692:	d153      	bne.n	800573c <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005694:	4b2b      	ldr	r3, [pc, #172]	; (8005744 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	69ba      	ldr	r2, [r7, #24]
 800569a:	429a      	cmp	r2, r3
 800569c:	d10a      	bne.n	80056b4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800569e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a2:	f383 8811 	msr	BASEPRI, r3
 80056a6:	f3bf 8f6f 	isb	sy
 80056aa:	f3bf 8f4f 	dsb	sy
 80056ae:	60bb      	str	r3, [r7, #8]
}
 80056b0:	bf00      	nop
 80056b2:	e7fe      	b.n	80056b2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80056b4:	69bb      	ldr	r3, [r7, #24]
 80056b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	69fa      	ldr	r2, [r7, #28]
 80056be:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	699b      	ldr	r3, [r3, #24]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	db04      	blt.n	80056d2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	f1c3 0207 	rsb	r2, r3, #7
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	6959      	ldr	r1, [r3, #20]
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	4613      	mov	r3, r2
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	4413      	add	r3, r2
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	4a19      	ldr	r2, [pc, #100]	; (8005748 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80056e2:	4413      	add	r3, r2
 80056e4:	4299      	cmp	r1, r3
 80056e6:	d129      	bne.n	800573c <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	3304      	adds	r3, #4
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7fe fc45 	bl	8003f7c <uxListRemove>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d10a      	bne.n	800570e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056fc:	2201      	movs	r2, #1
 80056fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005702:	43da      	mvns	r2, r3
 8005704:	4b11      	ldr	r3, [pc, #68]	; (800574c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4013      	ands	r3, r2
 800570a:	4a10      	ldr	r2, [pc, #64]	; (800574c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800570c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800570e:	69bb      	ldr	r3, [r7, #24]
 8005710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005712:	2201      	movs	r2, #1
 8005714:	409a      	lsls	r2, r3
 8005716:	4b0d      	ldr	r3, [pc, #52]	; (800574c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4313      	orrs	r3, r2
 800571c:	4a0b      	ldr	r2, [pc, #44]	; (800574c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800571e:	6013      	str	r3, [r2, #0]
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005724:	4613      	mov	r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	4413      	add	r3, r2
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	4a06      	ldr	r2, [pc, #24]	; (8005748 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800572e:	441a      	add	r2, r3
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	3304      	adds	r3, #4
 8005734:	4619      	mov	r1, r3
 8005736:	4610      	mov	r0, r2
 8005738:	f7fe fbc3 	bl	8003ec2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800573c:	bf00      	nop
 800573e:	3720      	adds	r7, #32
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}
 8005744:	200008ac 	.word	0x200008ac
 8005748:	200008b0 	.word	0x200008b0
 800574c:	200009b4 	.word	0x200009b4

08005750 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005750:	b480      	push	{r7}
 8005752:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005754:	4b07      	ldr	r3, [pc, #28]	; (8005774 <pvTaskIncrementMutexHeldCount+0x24>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d004      	beq.n	8005766 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800575c:	4b05      	ldr	r3, [pc, #20]	; (8005774 <pvTaskIncrementMutexHeldCount+0x24>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005762:	3201      	adds	r2, #1
 8005764:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8005766:	4b03      	ldr	r3, [pc, #12]	; (8005774 <pvTaskIncrementMutexHeldCount+0x24>)
 8005768:	681b      	ldr	r3, [r3, #0]
	}
 800576a:	4618      	mov	r0, r3
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr
 8005774:	200008ac 	.word	0x200008ac

08005778 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005782:	4b29      	ldr	r3, [pc, #164]	; (8005828 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005788:	4b28      	ldr	r3, [pc, #160]	; (800582c <prvAddCurrentTaskToDelayedList+0xb4>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	3304      	adds	r3, #4
 800578e:	4618      	mov	r0, r3
 8005790:	f7fe fbf4 	bl	8003f7c <uxListRemove>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10b      	bne.n	80057b2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800579a:	4b24      	ldr	r3, [pc, #144]	; (800582c <prvAddCurrentTaskToDelayedList+0xb4>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a0:	2201      	movs	r2, #1
 80057a2:	fa02 f303 	lsl.w	r3, r2, r3
 80057a6:	43da      	mvns	r2, r3
 80057a8:	4b21      	ldr	r3, [pc, #132]	; (8005830 <prvAddCurrentTaskToDelayedList+0xb8>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4013      	ands	r3, r2
 80057ae:	4a20      	ldr	r2, [pc, #128]	; (8005830 <prvAddCurrentTaskToDelayedList+0xb8>)
 80057b0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b8:	d10a      	bne.n	80057d0 <prvAddCurrentTaskToDelayedList+0x58>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d007      	beq.n	80057d0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80057c0:	4b1a      	ldr	r3, [pc, #104]	; (800582c <prvAddCurrentTaskToDelayedList+0xb4>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	3304      	adds	r3, #4
 80057c6:	4619      	mov	r1, r3
 80057c8:	481a      	ldr	r0, [pc, #104]	; (8005834 <prvAddCurrentTaskToDelayedList+0xbc>)
 80057ca:	f7fe fb7a 	bl	8003ec2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80057ce:	e026      	b.n	800581e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4413      	add	r3, r2
 80057d6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80057d8:	4b14      	ldr	r3, [pc, #80]	; (800582c <prvAddCurrentTaskToDelayedList+0xb4>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68ba      	ldr	r2, [r7, #8]
 80057de:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80057e0:	68ba      	ldr	r2, [r7, #8]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d209      	bcs.n	80057fc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80057e8:	4b13      	ldr	r3, [pc, #76]	; (8005838 <prvAddCurrentTaskToDelayedList+0xc0>)
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	4b0f      	ldr	r3, [pc, #60]	; (800582c <prvAddCurrentTaskToDelayedList+0xb4>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	3304      	adds	r3, #4
 80057f2:	4619      	mov	r1, r3
 80057f4:	4610      	mov	r0, r2
 80057f6:	f7fe fb88 	bl	8003f0a <vListInsert>
}
 80057fa:	e010      	b.n	800581e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80057fc:	4b0f      	ldr	r3, [pc, #60]	; (800583c <prvAddCurrentTaskToDelayedList+0xc4>)
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	4b0a      	ldr	r3, [pc, #40]	; (800582c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	3304      	adds	r3, #4
 8005806:	4619      	mov	r1, r3
 8005808:	4610      	mov	r0, r2
 800580a:	f7fe fb7e 	bl	8003f0a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800580e:	4b0c      	ldr	r3, [pc, #48]	; (8005840 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68ba      	ldr	r2, [r7, #8]
 8005814:	429a      	cmp	r2, r3
 8005816:	d202      	bcs.n	800581e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005818:	4a09      	ldr	r2, [pc, #36]	; (8005840 <prvAddCurrentTaskToDelayedList+0xc8>)
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	6013      	str	r3, [r2, #0]
}
 800581e:	bf00      	nop
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	200009b0 	.word	0x200009b0
 800582c:	200008ac 	.word	0x200008ac
 8005830:	200009b4 	.word	0x200009b4
 8005834:	20000998 	.word	0x20000998
 8005838:	20000968 	.word	0x20000968
 800583c:	20000964 	.word	0x20000964
 8005840:	200009cc 	.word	0x200009cc

08005844 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	3b04      	subs	r3, #4
 8005854:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800585c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	3b04      	subs	r3, #4
 8005862:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f023 0201 	bic.w	r2, r3, #1
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	3b04      	subs	r3, #4
 8005872:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005874:	4a0c      	ldr	r2, [pc, #48]	; (80058a8 <pxPortInitialiseStack+0x64>)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	3b14      	subs	r3, #20
 800587e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	3b04      	subs	r3, #4
 800588a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f06f 0202 	mvn.w	r2, #2
 8005892:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	3b20      	subs	r3, #32
 8005898:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800589a:	68fb      	ldr	r3, [r7, #12]
}
 800589c:	4618      	mov	r0, r3
 800589e:	3714      	adds	r7, #20
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr
 80058a8:	080058ad 	.word	0x080058ad

080058ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80058ac:	b480      	push	{r7}
 80058ae:	b085      	sub	sp, #20
 80058b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80058b2:	2300      	movs	r3, #0
 80058b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80058b6:	4b12      	ldr	r3, [pc, #72]	; (8005900 <prvTaskExitError+0x54>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058be:	d00a      	beq.n	80058d6 <prvTaskExitError+0x2a>
	__asm volatile
 80058c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c4:	f383 8811 	msr	BASEPRI, r3
 80058c8:	f3bf 8f6f 	isb	sy
 80058cc:	f3bf 8f4f 	dsb	sy
 80058d0:	60fb      	str	r3, [r7, #12]
}
 80058d2:	bf00      	nop
 80058d4:	e7fe      	b.n	80058d4 <prvTaskExitError+0x28>
	__asm volatile
 80058d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058da:	f383 8811 	msr	BASEPRI, r3
 80058de:	f3bf 8f6f 	isb	sy
 80058e2:	f3bf 8f4f 	dsb	sy
 80058e6:	60bb      	str	r3, [r7, #8]
}
 80058e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80058ea:	bf00      	nop
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d0fc      	beq.n	80058ec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80058f2:	bf00      	nop
 80058f4:	bf00      	nop
 80058f6:	3714      	adds	r7, #20
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr
 8005900:	20000044 	.word	0x20000044
	...

08005910 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005910:	4b07      	ldr	r3, [pc, #28]	; (8005930 <pxCurrentTCBConst2>)
 8005912:	6819      	ldr	r1, [r3, #0]
 8005914:	6808      	ldr	r0, [r1, #0]
 8005916:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800591a:	f380 8809 	msr	PSP, r0
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f04f 0000 	mov.w	r0, #0
 8005926:	f380 8811 	msr	BASEPRI, r0
 800592a:	4770      	bx	lr
 800592c:	f3af 8000 	nop.w

08005930 <pxCurrentTCBConst2>:
 8005930:	200008ac 	.word	0x200008ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005934:	bf00      	nop
 8005936:	bf00      	nop

08005938 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005938:	4808      	ldr	r0, [pc, #32]	; (800595c <prvPortStartFirstTask+0x24>)
 800593a:	6800      	ldr	r0, [r0, #0]
 800593c:	6800      	ldr	r0, [r0, #0]
 800593e:	f380 8808 	msr	MSP, r0
 8005942:	f04f 0000 	mov.w	r0, #0
 8005946:	f380 8814 	msr	CONTROL, r0
 800594a:	b662      	cpsie	i
 800594c:	b661      	cpsie	f
 800594e:	f3bf 8f4f 	dsb	sy
 8005952:	f3bf 8f6f 	isb	sy
 8005956:	df00      	svc	0
 8005958:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800595a:	bf00      	nop
 800595c:	e000ed08 	.word	0xe000ed08

08005960 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005966:	4b46      	ldr	r3, [pc, #280]	; (8005a80 <xPortStartScheduler+0x120>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a46      	ldr	r2, [pc, #280]	; (8005a84 <xPortStartScheduler+0x124>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d10a      	bne.n	8005986 <xPortStartScheduler+0x26>
	__asm volatile
 8005970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005974:	f383 8811 	msr	BASEPRI, r3
 8005978:	f3bf 8f6f 	isb	sy
 800597c:	f3bf 8f4f 	dsb	sy
 8005980:	613b      	str	r3, [r7, #16]
}
 8005982:	bf00      	nop
 8005984:	e7fe      	b.n	8005984 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005986:	4b3e      	ldr	r3, [pc, #248]	; (8005a80 <xPortStartScheduler+0x120>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a3f      	ldr	r2, [pc, #252]	; (8005a88 <xPortStartScheduler+0x128>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d10a      	bne.n	80059a6 <xPortStartScheduler+0x46>
	__asm volatile
 8005990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005994:	f383 8811 	msr	BASEPRI, r3
 8005998:	f3bf 8f6f 	isb	sy
 800599c:	f3bf 8f4f 	dsb	sy
 80059a0:	60fb      	str	r3, [r7, #12]
}
 80059a2:	bf00      	nop
 80059a4:	e7fe      	b.n	80059a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80059a6:	4b39      	ldr	r3, [pc, #228]	; (8005a8c <xPortStartScheduler+0x12c>)
 80059a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	22ff      	movs	r2, #255	; 0xff
 80059b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	781b      	ldrb	r3, [r3, #0]
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80059c0:	78fb      	ldrb	r3, [r7, #3]
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80059c8:	b2da      	uxtb	r2, r3
 80059ca:	4b31      	ldr	r3, [pc, #196]	; (8005a90 <xPortStartScheduler+0x130>)
 80059cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80059ce:	4b31      	ldr	r3, [pc, #196]	; (8005a94 <xPortStartScheduler+0x134>)
 80059d0:	2207      	movs	r2, #7
 80059d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80059d4:	e009      	b.n	80059ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80059d6:	4b2f      	ldr	r3, [pc, #188]	; (8005a94 <xPortStartScheduler+0x134>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	3b01      	subs	r3, #1
 80059dc:	4a2d      	ldr	r2, [pc, #180]	; (8005a94 <xPortStartScheduler+0x134>)
 80059de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80059e0:	78fb      	ldrb	r3, [r7, #3]
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	005b      	lsls	r3, r3, #1
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80059ea:	78fb      	ldrb	r3, [r7, #3]
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059f2:	2b80      	cmp	r3, #128	; 0x80
 80059f4:	d0ef      	beq.n	80059d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80059f6:	4b27      	ldr	r3, [pc, #156]	; (8005a94 <xPortStartScheduler+0x134>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f1c3 0307 	rsb	r3, r3, #7
 80059fe:	2b04      	cmp	r3, #4
 8005a00:	d00a      	beq.n	8005a18 <xPortStartScheduler+0xb8>
	__asm volatile
 8005a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a06:	f383 8811 	msr	BASEPRI, r3
 8005a0a:	f3bf 8f6f 	isb	sy
 8005a0e:	f3bf 8f4f 	dsb	sy
 8005a12:	60bb      	str	r3, [r7, #8]
}
 8005a14:	bf00      	nop
 8005a16:	e7fe      	b.n	8005a16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005a18:	4b1e      	ldr	r3, [pc, #120]	; (8005a94 <xPortStartScheduler+0x134>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	021b      	lsls	r3, r3, #8
 8005a1e:	4a1d      	ldr	r2, [pc, #116]	; (8005a94 <xPortStartScheduler+0x134>)
 8005a20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005a22:	4b1c      	ldr	r3, [pc, #112]	; (8005a94 <xPortStartScheduler+0x134>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005a2a:	4a1a      	ldr	r2, [pc, #104]	; (8005a94 <xPortStartScheduler+0x134>)
 8005a2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005a36:	4b18      	ldr	r3, [pc, #96]	; (8005a98 <xPortStartScheduler+0x138>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a17      	ldr	r2, [pc, #92]	; (8005a98 <xPortStartScheduler+0x138>)
 8005a3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005a40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005a42:	4b15      	ldr	r3, [pc, #84]	; (8005a98 <xPortStartScheduler+0x138>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a14      	ldr	r2, [pc, #80]	; (8005a98 <xPortStartScheduler+0x138>)
 8005a48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005a4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005a4e:	f000 f8dd 	bl	8005c0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005a52:	4b12      	ldr	r3, [pc, #72]	; (8005a9c <xPortStartScheduler+0x13c>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005a58:	f000 f8fc 	bl	8005c54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005a5c:	4b10      	ldr	r3, [pc, #64]	; (8005aa0 <xPortStartScheduler+0x140>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a0f      	ldr	r2, [pc, #60]	; (8005aa0 <xPortStartScheduler+0x140>)
 8005a62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005a66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005a68:	f7ff ff66 	bl	8005938 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005a6c:	f7ff faa0 	bl	8004fb0 <vTaskSwitchContext>
	prvTaskExitError();
 8005a70:	f7ff ff1c 	bl	80058ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3718      	adds	r7, #24
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	e000ed00 	.word	0xe000ed00
 8005a84:	410fc271 	.word	0x410fc271
 8005a88:	410fc270 	.word	0x410fc270
 8005a8c:	e000e400 	.word	0xe000e400
 8005a90:	200009d8 	.word	0x200009d8
 8005a94:	200009dc 	.word	0x200009dc
 8005a98:	e000ed20 	.word	0xe000ed20
 8005a9c:	20000044 	.word	0x20000044
 8005aa0:	e000ef34 	.word	0xe000ef34

08005aa4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
	__asm volatile
 8005aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aae:	f383 8811 	msr	BASEPRI, r3
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	f3bf 8f4f 	dsb	sy
 8005aba:	607b      	str	r3, [r7, #4]
}
 8005abc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005abe:	4b0f      	ldr	r3, [pc, #60]	; (8005afc <vPortEnterCritical+0x58>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	3301      	adds	r3, #1
 8005ac4:	4a0d      	ldr	r2, [pc, #52]	; (8005afc <vPortEnterCritical+0x58>)
 8005ac6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005ac8:	4b0c      	ldr	r3, [pc, #48]	; (8005afc <vPortEnterCritical+0x58>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d10f      	bne.n	8005af0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005ad0:	4b0b      	ldr	r3, [pc, #44]	; (8005b00 <vPortEnterCritical+0x5c>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d00a      	beq.n	8005af0 <vPortEnterCritical+0x4c>
	__asm volatile
 8005ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ade:	f383 8811 	msr	BASEPRI, r3
 8005ae2:	f3bf 8f6f 	isb	sy
 8005ae6:	f3bf 8f4f 	dsb	sy
 8005aea:	603b      	str	r3, [r7, #0]
}
 8005aec:	bf00      	nop
 8005aee:	e7fe      	b.n	8005aee <vPortEnterCritical+0x4a>
	}
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr
 8005afc:	20000044 	.word	0x20000044
 8005b00:	e000ed04 	.word	0xe000ed04

08005b04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005b0a:	4b12      	ldr	r3, [pc, #72]	; (8005b54 <vPortExitCritical+0x50>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10a      	bne.n	8005b28 <vPortExitCritical+0x24>
	__asm volatile
 8005b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b16:	f383 8811 	msr	BASEPRI, r3
 8005b1a:	f3bf 8f6f 	isb	sy
 8005b1e:	f3bf 8f4f 	dsb	sy
 8005b22:	607b      	str	r3, [r7, #4]
}
 8005b24:	bf00      	nop
 8005b26:	e7fe      	b.n	8005b26 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005b28:	4b0a      	ldr	r3, [pc, #40]	; (8005b54 <vPortExitCritical+0x50>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3b01      	subs	r3, #1
 8005b2e:	4a09      	ldr	r2, [pc, #36]	; (8005b54 <vPortExitCritical+0x50>)
 8005b30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005b32:	4b08      	ldr	r3, [pc, #32]	; (8005b54 <vPortExitCritical+0x50>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d105      	bne.n	8005b46 <vPortExitCritical+0x42>
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005b44:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005b46:	bf00      	nop
 8005b48:	370c      	adds	r7, #12
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr
 8005b52:	bf00      	nop
 8005b54:	20000044 	.word	0x20000044
	...

08005b60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005b60:	f3ef 8009 	mrs	r0, PSP
 8005b64:	f3bf 8f6f 	isb	sy
 8005b68:	4b15      	ldr	r3, [pc, #84]	; (8005bc0 <pxCurrentTCBConst>)
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	f01e 0f10 	tst.w	lr, #16
 8005b70:	bf08      	it	eq
 8005b72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005b76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b7a:	6010      	str	r0, [r2, #0]
 8005b7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005b80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005b84:	f380 8811 	msr	BASEPRI, r0
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	f3bf 8f6f 	isb	sy
 8005b90:	f7ff fa0e 	bl	8004fb0 <vTaskSwitchContext>
 8005b94:	f04f 0000 	mov.w	r0, #0
 8005b98:	f380 8811 	msr	BASEPRI, r0
 8005b9c:	bc09      	pop	{r0, r3}
 8005b9e:	6819      	ldr	r1, [r3, #0]
 8005ba0:	6808      	ldr	r0, [r1, #0]
 8005ba2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ba6:	f01e 0f10 	tst.w	lr, #16
 8005baa:	bf08      	it	eq
 8005bac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005bb0:	f380 8809 	msr	PSP, r0
 8005bb4:	f3bf 8f6f 	isb	sy
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	f3af 8000 	nop.w

08005bc0 <pxCurrentTCBConst>:
 8005bc0:	200008ac 	.word	0x200008ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005bc4:	bf00      	nop
 8005bc6:	bf00      	nop

08005bc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
	__asm volatile
 8005bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd2:	f383 8811 	msr	BASEPRI, r3
 8005bd6:	f3bf 8f6f 	isb	sy
 8005bda:	f3bf 8f4f 	dsb	sy
 8005bde:	607b      	str	r3, [r7, #4]
}
 8005be0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005be2:	f7ff f92d 	bl	8004e40 <xTaskIncrementTick>
 8005be6:	4603      	mov	r3, r0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d003      	beq.n	8005bf4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005bec:	4b06      	ldr	r3, [pc, #24]	; (8005c08 <SysTick_Handler+0x40>)
 8005bee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bf2:	601a      	str	r2, [r3, #0]
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	f383 8811 	msr	BASEPRI, r3
}
 8005bfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005c00:	bf00      	nop
 8005c02:	3708      	adds	r7, #8
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	e000ed04 	.word	0xe000ed04

08005c0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005c10:	4b0b      	ldr	r3, [pc, #44]	; (8005c40 <vPortSetupTimerInterrupt+0x34>)
 8005c12:	2200      	movs	r2, #0
 8005c14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005c16:	4b0b      	ldr	r3, [pc, #44]	; (8005c44 <vPortSetupTimerInterrupt+0x38>)
 8005c18:	2200      	movs	r2, #0
 8005c1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005c1c:	4b0a      	ldr	r3, [pc, #40]	; (8005c48 <vPortSetupTimerInterrupt+0x3c>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a0a      	ldr	r2, [pc, #40]	; (8005c4c <vPortSetupTimerInterrupt+0x40>)
 8005c22:	fba2 2303 	umull	r2, r3, r2, r3
 8005c26:	099b      	lsrs	r3, r3, #6
 8005c28:	4a09      	ldr	r2, [pc, #36]	; (8005c50 <vPortSetupTimerInterrupt+0x44>)
 8005c2a:	3b01      	subs	r3, #1
 8005c2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005c2e:	4b04      	ldr	r3, [pc, #16]	; (8005c40 <vPortSetupTimerInterrupt+0x34>)
 8005c30:	2207      	movs	r2, #7
 8005c32:	601a      	str	r2, [r3, #0]
}
 8005c34:	bf00      	nop
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
 8005c3e:	bf00      	nop
 8005c40:	e000e010 	.word	0xe000e010
 8005c44:	e000e018 	.word	0xe000e018
 8005c48:	20000000 	.word	0x20000000
 8005c4c:	10624dd3 	.word	0x10624dd3
 8005c50:	e000e014 	.word	0xe000e014

08005c54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005c54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005c64 <vPortEnableVFP+0x10>
 8005c58:	6801      	ldr	r1, [r0, #0]
 8005c5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005c5e:	6001      	str	r1, [r0, #0]
 8005c60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005c62:	bf00      	nop
 8005c64:	e000ed88 	.word	0xe000ed88

08005c68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005c68:	b480      	push	{r7}
 8005c6a:	b085      	sub	sp, #20
 8005c6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005c6e:	f3ef 8305 	mrs	r3, IPSR
 8005c72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2b0f      	cmp	r3, #15
 8005c78:	d914      	bls.n	8005ca4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005c7a:	4a17      	ldr	r2, [pc, #92]	; (8005cd8 <vPortValidateInterruptPriority+0x70>)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	4413      	add	r3, r2
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005c84:	4b15      	ldr	r3, [pc, #84]	; (8005cdc <vPortValidateInterruptPriority+0x74>)
 8005c86:	781b      	ldrb	r3, [r3, #0]
 8005c88:	7afa      	ldrb	r2, [r7, #11]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d20a      	bcs.n	8005ca4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c92:	f383 8811 	msr	BASEPRI, r3
 8005c96:	f3bf 8f6f 	isb	sy
 8005c9a:	f3bf 8f4f 	dsb	sy
 8005c9e:	607b      	str	r3, [r7, #4]
}
 8005ca0:	bf00      	nop
 8005ca2:	e7fe      	b.n	8005ca2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005ca4:	4b0e      	ldr	r3, [pc, #56]	; (8005ce0 <vPortValidateInterruptPriority+0x78>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005cac:	4b0d      	ldr	r3, [pc, #52]	; (8005ce4 <vPortValidateInterruptPriority+0x7c>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d90a      	bls.n	8005cca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb8:	f383 8811 	msr	BASEPRI, r3
 8005cbc:	f3bf 8f6f 	isb	sy
 8005cc0:	f3bf 8f4f 	dsb	sy
 8005cc4:	603b      	str	r3, [r7, #0]
}
 8005cc6:	bf00      	nop
 8005cc8:	e7fe      	b.n	8005cc8 <vPortValidateInterruptPriority+0x60>
	}
 8005cca:	bf00      	nop
 8005ccc:	3714      	adds	r7, #20
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	e000e3f0 	.word	0xe000e3f0
 8005cdc:	200009d8 	.word	0x200009d8
 8005ce0:	e000ed0c 	.word	0xe000ed0c
 8005ce4:	200009dc 	.word	0x200009dc

08005ce8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b08a      	sub	sp, #40	; 0x28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005cf4:	f7fe ffb4 	bl	8004c60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005cf8:	4b5b      	ldr	r3, [pc, #364]	; (8005e68 <pvPortMalloc+0x180>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d101      	bne.n	8005d04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005d00:	f000 f920 	bl	8005f44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005d04:	4b59      	ldr	r3, [pc, #356]	; (8005e6c <pvPortMalloc+0x184>)
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f040 8093 	bne.w	8005e38 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d01d      	beq.n	8005d54 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005d18:	2208      	movs	r2, #8
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4413      	add	r3, r2
 8005d1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f003 0307 	and.w	r3, r3, #7
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d014      	beq.n	8005d54 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f023 0307 	bic.w	r3, r3, #7
 8005d30:	3308      	adds	r3, #8
 8005d32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f003 0307 	and.w	r3, r3, #7
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00a      	beq.n	8005d54 <pvPortMalloc+0x6c>
	__asm volatile
 8005d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d42:	f383 8811 	msr	BASEPRI, r3
 8005d46:	f3bf 8f6f 	isb	sy
 8005d4a:	f3bf 8f4f 	dsb	sy
 8005d4e:	617b      	str	r3, [r7, #20]
}
 8005d50:	bf00      	nop
 8005d52:	e7fe      	b.n	8005d52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d06e      	beq.n	8005e38 <pvPortMalloc+0x150>
 8005d5a:	4b45      	ldr	r3, [pc, #276]	; (8005e70 <pvPortMalloc+0x188>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d869      	bhi.n	8005e38 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005d64:	4b43      	ldr	r3, [pc, #268]	; (8005e74 <pvPortMalloc+0x18c>)
 8005d66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005d68:	4b42      	ldr	r3, [pc, #264]	; (8005e74 <pvPortMalloc+0x18c>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d6e:	e004      	b.n	8005d7a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d903      	bls.n	8005d8c <pvPortMalloc+0xa4>
 8005d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1f1      	bne.n	8005d70 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005d8c:	4b36      	ldr	r3, [pc, #216]	; (8005e68 <pvPortMalloc+0x180>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d050      	beq.n	8005e38 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005d96:	6a3b      	ldr	r3, [r7, #32]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2208      	movs	r2, #8
 8005d9c:	4413      	add	r3, r2
 8005d9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	6a3b      	ldr	r3, [r7, #32]
 8005da6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005daa:	685a      	ldr	r2, [r3, #4]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	1ad2      	subs	r2, r2, r3
 8005db0:	2308      	movs	r3, #8
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d91f      	bls.n	8005df8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4413      	add	r3, r2
 8005dbe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005dc0:	69bb      	ldr	r3, [r7, #24]
 8005dc2:	f003 0307 	and.w	r3, r3, #7
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00a      	beq.n	8005de0 <pvPortMalloc+0xf8>
	__asm volatile
 8005dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dce:	f383 8811 	msr	BASEPRI, r3
 8005dd2:	f3bf 8f6f 	isb	sy
 8005dd6:	f3bf 8f4f 	dsb	sy
 8005dda:	613b      	str	r3, [r7, #16]
}
 8005ddc:	bf00      	nop
 8005dde:	e7fe      	b.n	8005dde <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de2:	685a      	ldr	r2, [r3, #4]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	1ad2      	subs	r2, r2, r3
 8005de8:	69bb      	ldr	r3, [r7, #24]
 8005dea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005df2:	69b8      	ldr	r0, [r7, #24]
 8005df4:	f000 f908 	bl	8006008 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005df8:	4b1d      	ldr	r3, [pc, #116]	; (8005e70 <pvPortMalloc+0x188>)
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	4a1b      	ldr	r2, [pc, #108]	; (8005e70 <pvPortMalloc+0x188>)
 8005e04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005e06:	4b1a      	ldr	r3, [pc, #104]	; (8005e70 <pvPortMalloc+0x188>)
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	4b1b      	ldr	r3, [pc, #108]	; (8005e78 <pvPortMalloc+0x190>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d203      	bcs.n	8005e1a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005e12:	4b17      	ldr	r3, [pc, #92]	; (8005e70 <pvPortMalloc+0x188>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a18      	ldr	r2, [pc, #96]	; (8005e78 <pvPortMalloc+0x190>)
 8005e18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1c:	685a      	ldr	r2, [r3, #4]
 8005e1e:	4b13      	ldr	r3, [pc, #76]	; (8005e6c <pvPortMalloc+0x184>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	431a      	orrs	r2, r3
 8005e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005e2e:	4b13      	ldr	r3, [pc, #76]	; (8005e7c <pvPortMalloc+0x194>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	3301      	adds	r3, #1
 8005e34:	4a11      	ldr	r2, [pc, #68]	; (8005e7c <pvPortMalloc+0x194>)
 8005e36:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005e38:	f7fe ff20 	bl	8004c7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	f003 0307 	and.w	r3, r3, #7
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00a      	beq.n	8005e5c <pvPortMalloc+0x174>
	__asm volatile
 8005e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e4a:	f383 8811 	msr	BASEPRI, r3
 8005e4e:	f3bf 8f6f 	isb	sy
 8005e52:	f3bf 8f4f 	dsb	sy
 8005e56:	60fb      	str	r3, [r7, #12]
}
 8005e58:	bf00      	nop
 8005e5a:	e7fe      	b.n	8005e5a <pvPortMalloc+0x172>
	return pvReturn;
 8005e5c:	69fb      	ldr	r3, [r7, #28]
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3728      	adds	r7, #40	; 0x28
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	200045e8 	.word	0x200045e8
 8005e6c:	200045fc 	.word	0x200045fc
 8005e70:	200045ec 	.word	0x200045ec
 8005e74:	200045e0 	.word	0x200045e0
 8005e78:	200045f0 	.word	0x200045f0
 8005e7c:	200045f4 	.word	0x200045f4

08005e80 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b086      	sub	sp, #24
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d04d      	beq.n	8005f2e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005e92:	2308      	movs	r3, #8
 8005e94:	425b      	negs	r3, r3
 8005e96:	697a      	ldr	r2, [r7, #20]
 8005e98:	4413      	add	r3, r2
 8005e9a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	685a      	ldr	r2, [r3, #4]
 8005ea4:	4b24      	ldr	r3, [pc, #144]	; (8005f38 <vPortFree+0xb8>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d10a      	bne.n	8005ec4 <vPortFree+0x44>
	__asm volatile
 8005eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb2:	f383 8811 	msr	BASEPRI, r3
 8005eb6:	f3bf 8f6f 	isb	sy
 8005eba:	f3bf 8f4f 	dsb	sy
 8005ebe:	60fb      	str	r3, [r7, #12]
}
 8005ec0:	bf00      	nop
 8005ec2:	e7fe      	b.n	8005ec2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d00a      	beq.n	8005ee2 <vPortFree+0x62>
	__asm volatile
 8005ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ed0:	f383 8811 	msr	BASEPRI, r3
 8005ed4:	f3bf 8f6f 	isb	sy
 8005ed8:	f3bf 8f4f 	dsb	sy
 8005edc:	60bb      	str	r3, [r7, #8]
}
 8005ede:	bf00      	nop
 8005ee0:	e7fe      	b.n	8005ee0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	685a      	ldr	r2, [r3, #4]
 8005ee6:	4b14      	ldr	r3, [pc, #80]	; (8005f38 <vPortFree+0xb8>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4013      	ands	r3, r2
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d01e      	beq.n	8005f2e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d11a      	bne.n	8005f2e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	685a      	ldr	r2, [r3, #4]
 8005efc:	4b0e      	ldr	r3, [pc, #56]	; (8005f38 <vPortFree+0xb8>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	43db      	mvns	r3, r3
 8005f02:	401a      	ands	r2, r3
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005f08:	f7fe feaa 	bl	8004c60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	685a      	ldr	r2, [r3, #4]
 8005f10:	4b0a      	ldr	r3, [pc, #40]	; (8005f3c <vPortFree+0xbc>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4413      	add	r3, r2
 8005f16:	4a09      	ldr	r2, [pc, #36]	; (8005f3c <vPortFree+0xbc>)
 8005f18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005f1a:	6938      	ldr	r0, [r7, #16]
 8005f1c:	f000 f874 	bl	8006008 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005f20:	4b07      	ldr	r3, [pc, #28]	; (8005f40 <vPortFree+0xc0>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	3301      	adds	r3, #1
 8005f26:	4a06      	ldr	r2, [pc, #24]	; (8005f40 <vPortFree+0xc0>)
 8005f28:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005f2a:	f7fe fea7 	bl	8004c7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005f2e:	bf00      	nop
 8005f30:	3718      	adds	r7, #24
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	bf00      	nop
 8005f38:	200045fc 	.word	0x200045fc
 8005f3c:	200045ec 	.word	0x200045ec
 8005f40:	200045f8 	.word	0x200045f8

08005f44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005f44:	b480      	push	{r7}
 8005f46:	b085      	sub	sp, #20
 8005f48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005f4a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005f4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005f50:	4b27      	ldr	r3, [pc, #156]	; (8005ff0 <prvHeapInit+0xac>)
 8005f52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f003 0307 	and.w	r3, r3, #7
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00c      	beq.n	8005f78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	3307      	adds	r3, #7
 8005f62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f023 0307 	bic.w	r3, r3, #7
 8005f6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005f6c:	68ba      	ldr	r2, [r7, #8]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	4a1f      	ldr	r2, [pc, #124]	; (8005ff0 <prvHeapInit+0xac>)
 8005f74:	4413      	add	r3, r2
 8005f76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005f7c:	4a1d      	ldr	r2, [pc, #116]	; (8005ff4 <prvHeapInit+0xb0>)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005f82:	4b1c      	ldr	r3, [pc, #112]	; (8005ff4 <prvHeapInit+0xb0>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	68ba      	ldr	r2, [r7, #8]
 8005f8c:	4413      	add	r3, r2
 8005f8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005f90:	2208      	movs	r2, #8
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	1a9b      	subs	r3, r3, r2
 8005f96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f023 0307 	bic.w	r3, r3, #7
 8005f9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	4a15      	ldr	r2, [pc, #84]	; (8005ff8 <prvHeapInit+0xb4>)
 8005fa4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005fa6:	4b14      	ldr	r3, [pc, #80]	; (8005ff8 <prvHeapInit+0xb4>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2200      	movs	r2, #0
 8005fac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005fae:	4b12      	ldr	r3, [pc, #72]	; (8005ff8 <prvHeapInit+0xb4>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	68fa      	ldr	r2, [r7, #12]
 8005fbe:	1ad2      	subs	r2, r2, r3
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005fc4:	4b0c      	ldr	r3, [pc, #48]	; (8005ff8 <prvHeapInit+0xb4>)
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	4a0a      	ldr	r2, [pc, #40]	; (8005ffc <prvHeapInit+0xb8>)
 8005fd2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	4a09      	ldr	r2, [pc, #36]	; (8006000 <prvHeapInit+0xbc>)
 8005fda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005fdc:	4b09      	ldr	r3, [pc, #36]	; (8006004 <prvHeapInit+0xc0>)
 8005fde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005fe2:	601a      	str	r2, [r3, #0]
}
 8005fe4:	bf00      	nop
 8005fe6:	3714      	adds	r7, #20
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	200009e0 	.word	0x200009e0
 8005ff4:	200045e0 	.word	0x200045e0
 8005ff8:	200045e8 	.word	0x200045e8
 8005ffc:	200045f0 	.word	0x200045f0
 8006000:	200045ec 	.word	0x200045ec
 8006004:	200045fc 	.word	0x200045fc

08006008 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006008:	b480      	push	{r7}
 800600a:	b085      	sub	sp, #20
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006010:	4b28      	ldr	r3, [pc, #160]	; (80060b4 <prvInsertBlockIntoFreeList+0xac>)
 8006012:	60fb      	str	r3, [r7, #12]
 8006014:	e002      	b.n	800601c <prvInsertBlockIntoFreeList+0x14>
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	60fb      	str	r3, [r7, #12]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	429a      	cmp	r2, r3
 8006024:	d8f7      	bhi.n	8006016 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	68ba      	ldr	r2, [r7, #8]
 8006030:	4413      	add	r3, r2
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	429a      	cmp	r2, r3
 8006036:	d108      	bne.n	800604a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	685a      	ldr	r2, [r3, #4]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	441a      	add	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	68ba      	ldr	r2, [r7, #8]
 8006054:	441a      	add	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	429a      	cmp	r2, r3
 800605c:	d118      	bne.n	8006090 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	4b15      	ldr	r3, [pc, #84]	; (80060b8 <prvInsertBlockIntoFreeList+0xb0>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	429a      	cmp	r2, r3
 8006068:	d00d      	beq.n	8006086 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685a      	ldr	r2, [r3, #4]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	441a      	add	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	601a      	str	r2, [r3, #0]
 8006084:	e008      	b.n	8006098 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006086:	4b0c      	ldr	r3, [pc, #48]	; (80060b8 <prvInsertBlockIntoFreeList+0xb0>)
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	601a      	str	r2, [r3, #0]
 800608e:	e003      	b.n	8006098 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	429a      	cmp	r2, r3
 800609e:	d002      	beq.n	80060a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060a6:	bf00      	nop
 80060a8:	3714      	adds	r7, #20
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	200045e0 	.word	0x200045e0
 80060b8:	200045e8 	.word	0x200045e8

080060bc <__errno>:
 80060bc:	4b01      	ldr	r3, [pc, #4]	; (80060c4 <__errno+0x8>)
 80060be:	6818      	ldr	r0, [r3, #0]
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop
 80060c4:	20000048 	.word	0x20000048

080060c8 <__sflush_r>:
 80060c8:	898a      	ldrh	r2, [r1, #12]
 80060ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060ce:	4605      	mov	r5, r0
 80060d0:	0710      	lsls	r0, r2, #28
 80060d2:	460c      	mov	r4, r1
 80060d4:	d458      	bmi.n	8006188 <__sflush_r+0xc0>
 80060d6:	684b      	ldr	r3, [r1, #4]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	dc05      	bgt.n	80060e8 <__sflush_r+0x20>
 80060dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80060de:	2b00      	cmp	r3, #0
 80060e0:	dc02      	bgt.n	80060e8 <__sflush_r+0x20>
 80060e2:	2000      	movs	r0, #0
 80060e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060ea:	2e00      	cmp	r6, #0
 80060ec:	d0f9      	beq.n	80060e2 <__sflush_r+0x1a>
 80060ee:	2300      	movs	r3, #0
 80060f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060f4:	682f      	ldr	r7, [r5, #0]
 80060f6:	602b      	str	r3, [r5, #0]
 80060f8:	d032      	beq.n	8006160 <__sflush_r+0x98>
 80060fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060fc:	89a3      	ldrh	r3, [r4, #12]
 80060fe:	075a      	lsls	r2, r3, #29
 8006100:	d505      	bpl.n	800610e <__sflush_r+0x46>
 8006102:	6863      	ldr	r3, [r4, #4]
 8006104:	1ac0      	subs	r0, r0, r3
 8006106:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006108:	b10b      	cbz	r3, 800610e <__sflush_r+0x46>
 800610a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800610c:	1ac0      	subs	r0, r0, r3
 800610e:	2300      	movs	r3, #0
 8006110:	4602      	mov	r2, r0
 8006112:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006114:	6a21      	ldr	r1, [r4, #32]
 8006116:	4628      	mov	r0, r5
 8006118:	47b0      	blx	r6
 800611a:	1c43      	adds	r3, r0, #1
 800611c:	89a3      	ldrh	r3, [r4, #12]
 800611e:	d106      	bne.n	800612e <__sflush_r+0x66>
 8006120:	6829      	ldr	r1, [r5, #0]
 8006122:	291d      	cmp	r1, #29
 8006124:	d82c      	bhi.n	8006180 <__sflush_r+0xb8>
 8006126:	4a2a      	ldr	r2, [pc, #168]	; (80061d0 <__sflush_r+0x108>)
 8006128:	40ca      	lsrs	r2, r1
 800612a:	07d6      	lsls	r6, r2, #31
 800612c:	d528      	bpl.n	8006180 <__sflush_r+0xb8>
 800612e:	2200      	movs	r2, #0
 8006130:	6062      	str	r2, [r4, #4]
 8006132:	04d9      	lsls	r1, r3, #19
 8006134:	6922      	ldr	r2, [r4, #16]
 8006136:	6022      	str	r2, [r4, #0]
 8006138:	d504      	bpl.n	8006144 <__sflush_r+0x7c>
 800613a:	1c42      	adds	r2, r0, #1
 800613c:	d101      	bne.n	8006142 <__sflush_r+0x7a>
 800613e:	682b      	ldr	r3, [r5, #0]
 8006140:	b903      	cbnz	r3, 8006144 <__sflush_r+0x7c>
 8006142:	6560      	str	r0, [r4, #84]	; 0x54
 8006144:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006146:	602f      	str	r7, [r5, #0]
 8006148:	2900      	cmp	r1, #0
 800614a:	d0ca      	beq.n	80060e2 <__sflush_r+0x1a>
 800614c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006150:	4299      	cmp	r1, r3
 8006152:	d002      	beq.n	800615a <__sflush_r+0x92>
 8006154:	4628      	mov	r0, r5
 8006156:	f000 f9bf 	bl	80064d8 <_free_r>
 800615a:	2000      	movs	r0, #0
 800615c:	6360      	str	r0, [r4, #52]	; 0x34
 800615e:	e7c1      	b.n	80060e4 <__sflush_r+0x1c>
 8006160:	6a21      	ldr	r1, [r4, #32]
 8006162:	2301      	movs	r3, #1
 8006164:	4628      	mov	r0, r5
 8006166:	47b0      	blx	r6
 8006168:	1c41      	adds	r1, r0, #1
 800616a:	d1c7      	bne.n	80060fc <__sflush_r+0x34>
 800616c:	682b      	ldr	r3, [r5, #0]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d0c4      	beq.n	80060fc <__sflush_r+0x34>
 8006172:	2b1d      	cmp	r3, #29
 8006174:	d001      	beq.n	800617a <__sflush_r+0xb2>
 8006176:	2b16      	cmp	r3, #22
 8006178:	d101      	bne.n	800617e <__sflush_r+0xb6>
 800617a:	602f      	str	r7, [r5, #0]
 800617c:	e7b1      	b.n	80060e2 <__sflush_r+0x1a>
 800617e:	89a3      	ldrh	r3, [r4, #12]
 8006180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006184:	81a3      	strh	r3, [r4, #12]
 8006186:	e7ad      	b.n	80060e4 <__sflush_r+0x1c>
 8006188:	690f      	ldr	r7, [r1, #16]
 800618a:	2f00      	cmp	r7, #0
 800618c:	d0a9      	beq.n	80060e2 <__sflush_r+0x1a>
 800618e:	0793      	lsls	r3, r2, #30
 8006190:	680e      	ldr	r6, [r1, #0]
 8006192:	bf08      	it	eq
 8006194:	694b      	ldreq	r3, [r1, #20]
 8006196:	600f      	str	r7, [r1, #0]
 8006198:	bf18      	it	ne
 800619a:	2300      	movne	r3, #0
 800619c:	eba6 0807 	sub.w	r8, r6, r7
 80061a0:	608b      	str	r3, [r1, #8]
 80061a2:	f1b8 0f00 	cmp.w	r8, #0
 80061a6:	dd9c      	ble.n	80060e2 <__sflush_r+0x1a>
 80061a8:	6a21      	ldr	r1, [r4, #32]
 80061aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80061ac:	4643      	mov	r3, r8
 80061ae:	463a      	mov	r2, r7
 80061b0:	4628      	mov	r0, r5
 80061b2:	47b0      	blx	r6
 80061b4:	2800      	cmp	r0, #0
 80061b6:	dc06      	bgt.n	80061c6 <__sflush_r+0xfe>
 80061b8:	89a3      	ldrh	r3, [r4, #12]
 80061ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061be:	81a3      	strh	r3, [r4, #12]
 80061c0:	f04f 30ff 	mov.w	r0, #4294967295
 80061c4:	e78e      	b.n	80060e4 <__sflush_r+0x1c>
 80061c6:	4407      	add	r7, r0
 80061c8:	eba8 0800 	sub.w	r8, r8, r0
 80061cc:	e7e9      	b.n	80061a2 <__sflush_r+0xda>
 80061ce:	bf00      	nop
 80061d0:	20400001 	.word	0x20400001

080061d4 <_fflush_r>:
 80061d4:	b538      	push	{r3, r4, r5, lr}
 80061d6:	690b      	ldr	r3, [r1, #16]
 80061d8:	4605      	mov	r5, r0
 80061da:	460c      	mov	r4, r1
 80061dc:	b913      	cbnz	r3, 80061e4 <_fflush_r+0x10>
 80061de:	2500      	movs	r5, #0
 80061e0:	4628      	mov	r0, r5
 80061e2:	bd38      	pop	{r3, r4, r5, pc}
 80061e4:	b118      	cbz	r0, 80061ee <_fflush_r+0x1a>
 80061e6:	6983      	ldr	r3, [r0, #24]
 80061e8:	b90b      	cbnz	r3, 80061ee <_fflush_r+0x1a>
 80061ea:	f000 f899 	bl	8006320 <__sinit>
 80061ee:	4b14      	ldr	r3, [pc, #80]	; (8006240 <_fflush_r+0x6c>)
 80061f0:	429c      	cmp	r4, r3
 80061f2:	d11b      	bne.n	800622c <_fflush_r+0x58>
 80061f4:	686c      	ldr	r4, [r5, #4]
 80061f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d0ef      	beq.n	80061de <_fflush_r+0xa>
 80061fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006200:	07d0      	lsls	r0, r2, #31
 8006202:	d404      	bmi.n	800620e <_fflush_r+0x3a>
 8006204:	0599      	lsls	r1, r3, #22
 8006206:	d402      	bmi.n	800620e <_fflush_r+0x3a>
 8006208:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800620a:	f000 f94c 	bl	80064a6 <__retarget_lock_acquire_recursive>
 800620e:	4628      	mov	r0, r5
 8006210:	4621      	mov	r1, r4
 8006212:	f7ff ff59 	bl	80060c8 <__sflush_r>
 8006216:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006218:	07da      	lsls	r2, r3, #31
 800621a:	4605      	mov	r5, r0
 800621c:	d4e0      	bmi.n	80061e0 <_fflush_r+0xc>
 800621e:	89a3      	ldrh	r3, [r4, #12]
 8006220:	059b      	lsls	r3, r3, #22
 8006222:	d4dd      	bmi.n	80061e0 <_fflush_r+0xc>
 8006224:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006226:	f000 f93f 	bl	80064a8 <__retarget_lock_release_recursive>
 800622a:	e7d9      	b.n	80061e0 <_fflush_r+0xc>
 800622c:	4b05      	ldr	r3, [pc, #20]	; (8006244 <_fflush_r+0x70>)
 800622e:	429c      	cmp	r4, r3
 8006230:	d101      	bne.n	8006236 <_fflush_r+0x62>
 8006232:	68ac      	ldr	r4, [r5, #8]
 8006234:	e7df      	b.n	80061f6 <_fflush_r+0x22>
 8006236:	4b04      	ldr	r3, [pc, #16]	; (8006248 <_fflush_r+0x74>)
 8006238:	429c      	cmp	r4, r3
 800623a:	bf08      	it	eq
 800623c:	68ec      	ldreq	r4, [r5, #12]
 800623e:	e7da      	b.n	80061f6 <_fflush_r+0x22>
 8006240:	0800731c 	.word	0x0800731c
 8006244:	0800733c 	.word	0x0800733c
 8006248:	080072fc 	.word	0x080072fc

0800624c <fflush>:
 800624c:	4601      	mov	r1, r0
 800624e:	b920      	cbnz	r0, 800625a <fflush+0xe>
 8006250:	4b04      	ldr	r3, [pc, #16]	; (8006264 <fflush+0x18>)
 8006252:	4905      	ldr	r1, [pc, #20]	; (8006268 <fflush+0x1c>)
 8006254:	6818      	ldr	r0, [r3, #0]
 8006256:	f000 b8e1 	b.w	800641c <_fwalk_reent>
 800625a:	4b04      	ldr	r3, [pc, #16]	; (800626c <fflush+0x20>)
 800625c:	6818      	ldr	r0, [r3, #0]
 800625e:	f7ff bfb9 	b.w	80061d4 <_fflush_r>
 8006262:	bf00      	nop
 8006264:	0800735c 	.word	0x0800735c
 8006268:	080061d5 	.word	0x080061d5
 800626c:	20000048 	.word	0x20000048

08006270 <std>:
 8006270:	2300      	movs	r3, #0
 8006272:	b510      	push	{r4, lr}
 8006274:	4604      	mov	r4, r0
 8006276:	e9c0 3300 	strd	r3, r3, [r0]
 800627a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800627e:	6083      	str	r3, [r0, #8]
 8006280:	8181      	strh	r1, [r0, #12]
 8006282:	6643      	str	r3, [r0, #100]	; 0x64
 8006284:	81c2      	strh	r2, [r0, #14]
 8006286:	6183      	str	r3, [r0, #24]
 8006288:	4619      	mov	r1, r3
 800628a:	2208      	movs	r2, #8
 800628c:	305c      	adds	r0, #92	; 0x5c
 800628e:	f000 f91a 	bl	80064c6 <memset>
 8006292:	4b05      	ldr	r3, [pc, #20]	; (80062a8 <std+0x38>)
 8006294:	6263      	str	r3, [r4, #36]	; 0x24
 8006296:	4b05      	ldr	r3, [pc, #20]	; (80062ac <std+0x3c>)
 8006298:	62a3      	str	r3, [r4, #40]	; 0x28
 800629a:	4b05      	ldr	r3, [pc, #20]	; (80062b0 <std+0x40>)
 800629c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800629e:	4b05      	ldr	r3, [pc, #20]	; (80062b4 <std+0x44>)
 80062a0:	6224      	str	r4, [r4, #32]
 80062a2:	6323      	str	r3, [r4, #48]	; 0x30
 80062a4:	bd10      	pop	{r4, pc}
 80062a6:	bf00      	nop
 80062a8:	080067bd 	.word	0x080067bd
 80062ac:	080067df 	.word	0x080067df
 80062b0:	08006817 	.word	0x08006817
 80062b4:	0800683b 	.word	0x0800683b

080062b8 <_cleanup_r>:
 80062b8:	4901      	ldr	r1, [pc, #4]	; (80062c0 <_cleanup_r+0x8>)
 80062ba:	f000 b8af 	b.w	800641c <_fwalk_reent>
 80062be:	bf00      	nop
 80062c0:	080061d5 	.word	0x080061d5

080062c4 <__sfmoreglue>:
 80062c4:	b570      	push	{r4, r5, r6, lr}
 80062c6:	2268      	movs	r2, #104	; 0x68
 80062c8:	1e4d      	subs	r5, r1, #1
 80062ca:	4355      	muls	r5, r2
 80062cc:	460e      	mov	r6, r1
 80062ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80062d2:	f000 f96d 	bl	80065b0 <_malloc_r>
 80062d6:	4604      	mov	r4, r0
 80062d8:	b140      	cbz	r0, 80062ec <__sfmoreglue+0x28>
 80062da:	2100      	movs	r1, #0
 80062dc:	e9c0 1600 	strd	r1, r6, [r0]
 80062e0:	300c      	adds	r0, #12
 80062e2:	60a0      	str	r0, [r4, #8]
 80062e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80062e8:	f000 f8ed 	bl	80064c6 <memset>
 80062ec:	4620      	mov	r0, r4
 80062ee:	bd70      	pop	{r4, r5, r6, pc}

080062f0 <__sfp_lock_acquire>:
 80062f0:	4801      	ldr	r0, [pc, #4]	; (80062f8 <__sfp_lock_acquire+0x8>)
 80062f2:	f000 b8d8 	b.w	80064a6 <__retarget_lock_acquire_recursive>
 80062f6:	bf00      	nop
 80062f8:	20004601 	.word	0x20004601

080062fc <__sfp_lock_release>:
 80062fc:	4801      	ldr	r0, [pc, #4]	; (8006304 <__sfp_lock_release+0x8>)
 80062fe:	f000 b8d3 	b.w	80064a8 <__retarget_lock_release_recursive>
 8006302:	bf00      	nop
 8006304:	20004601 	.word	0x20004601

08006308 <__sinit_lock_acquire>:
 8006308:	4801      	ldr	r0, [pc, #4]	; (8006310 <__sinit_lock_acquire+0x8>)
 800630a:	f000 b8cc 	b.w	80064a6 <__retarget_lock_acquire_recursive>
 800630e:	bf00      	nop
 8006310:	20004602 	.word	0x20004602

08006314 <__sinit_lock_release>:
 8006314:	4801      	ldr	r0, [pc, #4]	; (800631c <__sinit_lock_release+0x8>)
 8006316:	f000 b8c7 	b.w	80064a8 <__retarget_lock_release_recursive>
 800631a:	bf00      	nop
 800631c:	20004602 	.word	0x20004602

08006320 <__sinit>:
 8006320:	b510      	push	{r4, lr}
 8006322:	4604      	mov	r4, r0
 8006324:	f7ff fff0 	bl	8006308 <__sinit_lock_acquire>
 8006328:	69a3      	ldr	r3, [r4, #24]
 800632a:	b11b      	cbz	r3, 8006334 <__sinit+0x14>
 800632c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006330:	f7ff bff0 	b.w	8006314 <__sinit_lock_release>
 8006334:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006338:	6523      	str	r3, [r4, #80]	; 0x50
 800633a:	4b13      	ldr	r3, [pc, #76]	; (8006388 <__sinit+0x68>)
 800633c:	4a13      	ldr	r2, [pc, #76]	; (800638c <__sinit+0x6c>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	62a2      	str	r2, [r4, #40]	; 0x28
 8006342:	42a3      	cmp	r3, r4
 8006344:	bf04      	itt	eq
 8006346:	2301      	moveq	r3, #1
 8006348:	61a3      	streq	r3, [r4, #24]
 800634a:	4620      	mov	r0, r4
 800634c:	f000 f820 	bl	8006390 <__sfp>
 8006350:	6060      	str	r0, [r4, #4]
 8006352:	4620      	mov	r0, r4
 8006354:	f000 f81c 	bl	8006390 <__sfp>
 8006358:	60a0      	str	r0, [r4, #8]
 800635a:	4620      	mov	r0, r4
 800635c:	f000 f818 	bl	8006390 <__sfp>
 8006360:	2200      	movs	r2, #0
 8006362:	60e0      	str	r0, [r4, #12]
 8006364:	2104      	movs	r1, #4
 8006366:	6860      	ldr	r0, [r4, #4]
 8006368:	f7ff ff82 	bl	8006270 <std>
 800636c:	68a0      	ldr	r0, [r4, #8]
 800636e:	2201      	movs	r2, #1
 8006370:	2109      	movs	r1, #9
 8006372:	f7ff ff7d 	bl	8006270 <std>
 8006376:	68e0      	ldr	r0, [r4, #12]
 8006378:	2202      	movs	r2, #2
 800637a:	2112      	movs	r1, #18
 800637c:	f7ff ff78 	bl	8006270 <std>
 8006380:	2301      	movs	r3, #1
 8006382:	61a3      	str	r3, [r4, #24]
 8006384:	e7d2      	b.n	800632c <__sinit+0xc>
 8006386:	bf00      	nop
 8006388:	0800735c 	.word	0x0800735c
 800638c:	080062b9 	.word	0x080062b9

08006390 <__sfp>:
 8006390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006392:	4607      	mov	r7, r0
 8006394:	f7ff ffac 	bl	80062f0 <__sfp_lock_acquire>
 8006398:	4b1e      	ldr	r3, [pc, #120]	; (8006414 <__sfp+0x84>)
 800639a:	681e      	ldr	r6, [r3, #0]
 800639c:	69b3      	ldr	r3, [r6, #24]
 800639e:	b913      	cbnz	r3, 80063a6 <__sfp+0x16>
 80063a0:	4630      	mov	r0, r6
 80063a2:	f7ff ffbd 	bl	8006320 <__sinit>
 80063a6:	3648      	adds	r6, #72	; 0x48
 80063a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80063ac:	3b01      	subs	r3, #1
 80063ae:	d503      	bpl.n	80063b8 <__sfp+0x28>
 80063b0:	6833      	ldr	r3, [r6, #0]
 80063b2:	b30b      	cbz	r3, 80063f8 <__sfp+0x68>
 80063b4:	6836      	ldr	r6, [r6, #0]
 80063b6:	e7f7      	b.n	80063a8 <__sfp+0x18>
 80063b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80063bc:	b9d5      	cbnz	r5, 80063f4 <__sfp+0x64>
 80063be:	4b16      	ldr	r3, [pc, #88]	; (8006418 <__sfp+0x88>)
 80063c0:	60e3      	str	r3, [r4, #12]
 80063c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80063c6:	6665      	str	r5, [r4, #100]	; 0x64
 80063c8:	f000 f86c 	bl	80064a4 <__retarget_lock_init_recursive>
 80063cc:	f7ff ff96 	bl	80062fc <__sfp_lock_release>
 80063d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80063d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80063d8:	6025      	str	r5, [r4, #0]
 80063da:	61a5      	str	r5, [r4, #24]
 80063dc:	2208      	movs	r2, #8
 80063de:	4629      	mov	r1, r5
 80063e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80063e4:	f000 f86f 	bl	80064c6 <memset>
 80063e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80063ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80063f0:	4620      	mov	r0, r4
 80063f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063f4:	3468      	adds	r4, #104	; 0x68
 80063f6:	e7d9      	b.n	80063ac <__sfp+0x1c>
 80063f8:	2104      	movs	r1, #4
 80063fa:	4638      	mov	r0, r7
 80063fc:	f7ff ff62 	bl	80062c4 <__sfmoreglue>
 8006400:	4604      	mov	r4, r0
 8006402:	6030      	str	r0, [r6, #0]
 8006404:	2800      	cmp	r0, #0
 8006406:	d1d5      	bne.n	80063b4 <__sfp+0x24>
 8006408:	f7ff ff78 	bl	80062fc <__sfp_lock_release>
 800640c:	230c      	movs	r3, #12
 800640e:	603b      	str	r3, [r7, #0]
 8006410:	e7ee      	b.n	80063f0 <__sfp+0x60>
 8006412:	bf00      	nop
 8006414:	0800735c 	.word	0x0800735c
 8006418:	ffff0001 	.word	0xffff0001

0800641c <_fwalk_reent>:
 800641c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006420:	4606      	mov	r6, r0
 8006422:	4688      	mov	r8, r1
 8006424:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006428:	2700      	movs	r7, #0
 800642a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800642e:	f1b9 0901 	subs.w	r9, r9, #1
 8006432:	d505      	bpl.n	8006440 <_fwalk_reent+0x24>
 8006434:	6824      	ldr	r4, [r4, #0]
 8006436:	2c00      	cmp	r4, #0
 8006438:	d1f7      	bne.n	800642a <_fwalk_reent+0xe>
 800643a:	4638      	mov	r0, r7
 800643c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006440:	89ab      	ldrh	r3, [r5, #12]
 8006442:	2b01      	cmp	r3, #1
 8006444:	d907      	bls.n	8006456 <_fwalk_reent+0x3a>
 8006446:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800644a:	3301      	adds	r3, #1
 800644c:	d003      	beq.n	8006456 <_fwalk_reent+0x3a>
 800644e:	4629      	mov	r1, r5
 8006450:	4630      	mov	r0, r6
 8006452:	47c0      	blx	r8
 8006454:	4307      	orrs	r7, r0
 8006456:	3568      	adds	r5, #104	; 0x68
 8006458:	e7e9      	b.n	800642e <_fwalk_reent+0x12>
	...

0800645c <__libc_init_array>:
 800645c:	b570      	push	{r4, r5, r6, lr}
 800645e:	4d0d      	ldr	r5, [pc, #52]	; (8006494 <__libc_init_array+0x38>)
 8006460:	4c0d      	ldr	r4, [pc, #52]	; (8006498 <__libc_init_array+0x3c>)
 8006462:	1b64      	subs	r4, r4, r5
 8006464:	10a4      	asrs	r4, r4, #2
 8006466:	2600      	movs	r6, #0
 8006468:	42a6      	cmp	r6, r4
 800646a:	d109      	bne.n	8006480 <__libc_init_array+0x24>
 800646c:	4d0b      	ldr	r5, [pc, #44]	; (800649c <__libc_init_array+0x40>)
 800646e:	4c0c      	ldr	r4, [pc, #48]	; (80064a0 <__libc_init_array+0x44>)
 8006470:	f000 fe70 	bl	8007154 <_init>
 8006474:	1b64      	subs	r4, r4, r5
 8006476:	10a4      	asrs	r4, r4, #2
 8006478:	2600      	movs	r6, #0
 800647a:	42a6      	cmp	r6, r4
 800647c:	d105      	bne.n	800648a <__libc_init_array+0x2e>
 800647e:	bd70      	pop	{r4, r5, r6, pc}
 8006480:	f855 3b04 	ldr.w	r3, [r5], #4
 8006484:	4798      	blx	r3
 8006486:	3601      	adds	r6, #1
 8006488:	e7ee      	b.n	8006468 <__libc_init_array+0xc>
 800648a:	f855 3b04 	ldr.w	r3, [r5], #4
 800648e:	4798      	blx	r3
 8006490:	3601      	adds	r6, #1
 8006492:	e7f2      	b.n	800647a <__libc_init_array+0x1e>
 8006494:	0800739c 	.word	0x0800739c
 8006498:	0800739c 	.word	0x0800739c
 800649c:	0800739c 	.word	0x0800739c
 80064a0:	080073a0 	.word	0x080073a0

080064a4 <__retarget_lock_init_recursive>:
 80064a4:	4770      	bx	lr

080064a6 <__retarget_lock_acquire_recursive>:
 80064a6:	4770      	bx	lr

080064a8 <__retarget_lock_release_recursive>:
 80064a8:	4770      	bx	lr

080064aa <memcpy>:
 80064aa:	440a      	add	r2, r1
 80064ac:	4291      	cmp	r1, r2
 80064ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80064b2:	d100      	bne.n	80064b6 <memcpy+0xc>
 80064b4:	4770      	bx	lr
 80064b6:	b510      	push	{r4, lr}
 80064b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064c0:	4291      	cmp	r1, r2
 80064c2:	d1f9      	bne.n	80064b8 <memcpy+0xe>
 80064c4:	bd10      	pop	{r4, pc}

080064c6 <memset>:
 80064c6:	4402      	add	r2, r0
 80064c8:	4603      	mov	r3, r0
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d100      	bne.n	80064d0 <memset+0xa>
 80064ce:	4770      	bx	lr
 80064d0:	f803 1b01 	strb.w	r1, [r3], #1
 80064d4:	e7f9      	b.n	80064ca <memset+0x4>
	...

080064d8 <_free_r>:
 80064d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80064da:	2900      	cmp	r1, #0
 80064dc:	d044      	beq.n	8006568 <_free_r+0x90>
 80064de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064e2:	9001      	str	r0, [sp, #4]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f1a1 0404 	sub.w	r4, r1, #4
 80064ea:	bfb8      	it	lt
 80064ec:	18e4      	addlt	r4, r4, r3
 80064ee:	f000 f9dd 	bl	80068ac <__malloc_lock>
 80064f2:	4a1e      	ldr	r2, [pc, #120]	; (800656c <_free_r+0x94>)
 80064f4:	9801      	ldr	r0, [sp, #4]
 80064f6:	6813      	ldr	r3, [r2, #0]
 80064f8:	b933      	cbnz	r3, 8006508 <_free_r+0x30>
 80064fa:	6063      	str	r3, [r4, #4]
 80064fc:	6014      	str	r4, [r2, #0]
 80064fe:	b003      	add	sp, #12
 8006500:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006504:	f000 b9d8 	b.w	80068b8 <__malloc_unlock>
 8006508:	42a3      	cmp	r3, r4
 800650a:	d908      	bls.n	800651e <_free_r+0x46>
 800650c:	6825      	ldr	r5, [r4, #0]
 800650e:	1961      	adds	r1, r4, r5
 8006510:	428b      	cmp	r3, r1
 8006512:	bf01      	itttt	eq
 8006514:	6819      	ldreq	r1, [r3, #0]
 8006516:	685b      	ldreq	r3, [r3, #4]
 8006518:	1949      	addeq	r1, r1, r5
 800651a:	6021      	streq	r1, [r4, #0]
 800651c:	e7ed      	b.n	80064fa <_free_r+0x22>
 800651e:	461a      	mov	r2, r3
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	b10b      	cbz	r3, 8006528 <_free_r+0x50>
 8006524:	42a3      	cmp	r3, r4
 8006526:	d9fa      	bls.n	800651e <_free_r+0x46>
 8006528:	6811      	ldr	r1, [r2, #0]
 800652a:	1855      	adds	r5, r2, r1
 800652c:	42a5      	cmp	r5, r4
 800652e:	d10b      	bne.n	8006548 <_free_r+0x70>
 8006530:	6824      	ldr	r4, [r4, #0]
 8006532:	4421      	add	r1, r4
 8006534:	1854      	adds	r4, r2, r1
 8006536:	42a3      	cmp	r3, r4
 8006538:	6011      	str	r1, [r2, #0]
 800653a:	d1e0      	bne.n	80064fe <_free_r+0x26>
 800653c:	681c      	ldr	r4, [r3, #0]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	6053      	str	r3, [r2, #4]
 8006542:	4421      	add	r1, r4
 8006544:	6011      	str	r1, [r2, #0]
 8006546:	e7da      	b.n	80064fe <_free_r+0x26>
 8006548:	d902      	bls.n	8006550 <_free_r+0x78>
 800654a:	230c      	movs	r3, #12
 800654c:	6003      	str	r3, [r0, #0]
 800654e:	e7d6      	b.n	80064fe <_free_r+0x26>
 8006550:	6825      	ldr	r5, [r4, #0]
 8006552:	1961      	adds	r1, r4, r5
 8006554:	428b      	cmp	r3, r1
 8006556:	bf04      	itt	eq
 8006558:	6819      	ldreq	r1, [r3, #0]
 800655a:	685b      	ldreq	r3, [r3, #4]
 800655c:	6063      	str	r3, [r4, #4]
 800655e:	bf04      	itt	eq
 8006560:	1949      	addeq	r1, r1, r5
 8006562:	6021      	streq	r1, [r4, #0]
 8006564:	6054      	str	r4, [r2, #4]
 8006566:	e7ca      	b.n	80064fe <_free_r+0x26>
 8006568:	b003      	add	sp, #12
 800656a:	bd30      	pop	{r4, r5, pc}
 800656c:	20004604 	.word	0x20004604

08006570 <sbrk_aligned>:
 8006570:	b570      	push	{r4, r5, r6, lr}
 8006572:	4e0e      	ldr	r6, [pc, #56]	; (80065ac <sbrk_aligned+0x3c>)
 8006574:	460c      	mov	r4, r1
 8006576:	6831      	ldr	r1, [r6, #0]
 8006578:	4605      	mov	r5, r0
 800657a:	b911      	cbnz	r1, 8006582 <sbrk_aligned+0x12>
 800657c:	f000 f90e 	bl	800679c <_sbrk_r>
 8006580:	6030      	str	r0, [r6, #0]
 8006582:	4621      	mov	r1, r4
 8006584:	4628      	mov	r0, r5
 8006586:	f000 f909 	bl	800679c <_sbrk_r>
 800658a:	1c43      	adds	r3, r0, #1
 800658c:	d00a      	beq.n	80065a4 <sbrk_aligned+0x34>
 800658e:	1cc4      	adds	r4, r0, #3
 8006590:	f024 0403 	bic.w	r4, r4, #3
 8006594:	42a0      	cmp	r0, r4
 8006596:	d007      	beq.n	80065a8 <sbrk_aligned+0x38>
 8006598:	1a21      	subs	r1, r4, r0
 800659a:	4628      	mov	r0, r5
 800659c:	f000 f8fe 	bl	800679c <_sbrk_r>
 80065a0:	3001      	adds	r0, #1
 80065a2:	d101      	bne.n	80065a8 <sbrk_aligned+0x38>
 80065a4:	f04f 34ff 	mov.w	r4, #4294967295
 80065a8:	4620      	mov	r0, r4
 80065aa:	bd70      	pop	{r4, r5, r6, pc}
 80065ac:	20004608 	.word	0x20004608

080065b0 <_malloc_r>:
 80065b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065b4:	1ccd      	adds	r5, r1, #3
 80065b6:	f025 0503 	bic.w	r5, r5, #3
 80065ba:	3508      	adds	r5, #8
 80065bc:	2d0c      	cmp	r5, #12
 80065be:	bf38      	it	cc
 80065c0:	250c      	movcc	r5, #12
 80065c2:	2d00      	cmp	r5, #0
 80065c4:	4607      	mov	r7, r0
 80065c6:	db01      	blt.n	80065cc <_malloc_r+0x1c>
 80065c8:	42a9      	cmp	r1, r5
 80065ca:	d905      	bls.n	80065d8 <_malloc_r+0x28>
 80065cc:	230c      	movs	r3, #12
 80065ce:	603b      	str	r3, [r7, #0]
 80065d0:	2600      	movs	r6, #0
 80065d2:	4630      	mov	r0, r6
 80065d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065d8:	4e2e      	ldr	r6, [pc, #184]	; (8006694 <_malloc_r+0xe4>)
 80065da:	f000 f967 	bl	80068ac <__malloc_lock>
 80065de:	6833      	ldr	r3, [r6, #0]
 80065e0:	461c      	mov	r4, r3
 80065e2:	bb34      	cbnz	r4, 8006632 <_malloc_r+0x82>
 80065e4:	4629      	mov	r1, r5
 80065e6:	4638      	mov	r0, r7
 80065e8:	f7ff ffc2 	bl	8006570 <sbrk_aligned>
 80065ec:	1c43      	adds	r3, r0, #1
 80065ee:	4604      	mov	r4, r0
 80065f0:	d14d      	bne.n	800668e <_malloc_r+0xde>
 80065f2:	6834      	ldr	r4, [r6, #0]
 80065f4:	4626      	mov	r6, r4
 80065f6:	2e00      	cmp	r6, #0
 80065f8:	d140      	bne.n	800667c <_malloc_r+0xcc>
 80065fa:	6823      	ldr	r3, [r4, #0]
 80065fc:	4631      	mov	r1, r6
 80065fe:	4638      	mov	r0, r7
 8006600:	eb04 0803 	add.w	r8, r4, r3
 8006604:	f000 f8ca 	bl	800679c <_sbrk_r>
 8006608:	4580      	cmp	r8, r0
 800660a:	d13a      	bne.n	8006682 <_malloc_r+0xd2>
 800660c:	6821      	ldr	r1, [r4, #0]
 800660e:	3503      	adds	r5, #3
 8006610:	1a6d      	subs	r5, r5, r1
 8006612:	f025 0503 	bic.w	r5, r5, #3
 8006616:	3508      	adds	r5, #8
 8006618:	2d0c      	cmp	r5, #12
 800661a:	bf38      	it	cc
 800661c:	250c      	movcc	r5, #12
 800661e:	4629      	mov	r1, r5
 8006620:	4638      	mov	r0, r7
 8006622:	f7ff ffa5 	bl	8006570 <sbrk_aligned>
 8006626:	3001      	adds	r0, #1
 8006628:	d02b      	beq.n	8006682 <_malloc_r+0xd2>
 800662a:	6823      	ldr	r3, [r4, #0]
 800662c:	442b      	add	r3, r5
 800662e:	6023      	str	r3, [r4, #0]
 8006630:	e00e      	b.n	8006650 <_malloc_r+0xa0>
 8006632:	6822      	ldr	r2, [r4, #0]
 8006634:	1b52      	subs	r2, r2, r5
 8006636:	d41e      	bmi.n	8006676 <_malloc_r+0xc6>
 8006638:	2a0b      	cmp	r2, #11
 800663a:	d916      	bls.n	800666a <_malloc_r+0xba>
 800663c:	1961      	adds	r1, r4, r5
 800663e:	42a3      	cmp	r3, r4
 8006640:	6025      	str	r5, [r4, #0]
 8006642:	bf18      	it	ne
 8006644:	6059      	strne	r1, [r3, #4]
 8006646:	6863      	ldr	r3, [r4, #4]
 8006648:	bf08      	it	eq
 800664a:	6031      	streq	r1, [r6, #0]
 800664c:	5162      	str	r2, [r4, r5]
 800664e:	604b      	str	r3, [r1, #4]
 8006650:	4638      	mov	r0, r7
 8006652:	f104 060b 	add.w	r6, r4, #11
 8006656:	f000 f92f 	bl	80068b8 <__malloc_unlock>
 800665a:	f026 0607 	bic.w	r6, r6, #7
 800665e:	1d23      	adds	r3, r4, #4
 8006660:	1af2      	subs	r2, r6, r3
 8006662:	d0b6      	beq.n	80065d2 <_malloc_r+0x22>
 8006664:	1b9b      	subs	r3, r3, r6
 8006666:	50a3      	str	r3, [r4, r2]
 8006668:	e7b3      	b.n	80065d2 <_malloc_r+0x22>
 800666a:	6862      	ldr	r2, [r4, #4]
 800666c:	42a3      	cmp	r3, r4
 800666e:	bf0c      	ite	eq
 8006670:	6032      	streq	r2, [r6, #0]
 8006672:	605a      	strne	r2, [r3, #4]
 8006674:	e7ec      	b.n	8006650 <_malloc_r+0xa0>
 8006676:	4623      	mov	r3, r4
 8006678:	6864      	ldr	r4, [r4, #4]
 800667a:	e7b2      	b.n	80065e2 <_malloc_r+0x32>
 800667c:	4634      	mov	r4, r6
 800667e:	6876      	ldr	r6, [r6, #4]
 8006680:	e7b9      	b.n	80065f6 <_malloc_r+0x46>
 8006682:	230c      	movs	r3, #12
 8006684:	603b      	str	r3, [r7, #0]
 8006686:	4638      	mov	r0, r7
 8006688:	f000 f916 	bl	80068b8 <__malloc_unlock>
 800668c:	e7a1      	b.n	80065d2 <_malloc_r+0x22>
 800668e:	6025      	str	r5, [r4, #0]
 8006690:	e7de      	b.n	8006650 <_malloc_r+0xa0>
 8006692:	bf00      	nop
 8006694:	20004604 	.word	0x20004604

08006698 <iprintf>:
 8006698:	b40f      	push	{r0, r1, r2, r3}
 800669a:	4b0a      	ldr	r3, [pc, #40]	; (80066c4 <iprintf+0x2c>)
 800669c:	b513      	push	{r0, r1, r4, lr}
 800669e:	681c      	ldr	r4, [r3, #0]
 80066a0:	b124      	cbz	r4, 80066ac <iprintf+0x14>
 80066a2:	69a3      	ldr	r3, [r4, #24]
 80066a4:	b913      	cbnz	r3, 80066ac <iprintf+0x14>
 80066a6:	4620      	mov	r0, r4
 80066a8:	f7ff fe3a 	bl	8006320 <__sinit>
 80066ac:	ab05      	add	r3, sp, #20
 80066ae:	9a04      	ldr	r2, [sp, #16]
 80066b0:	68a1      	ldr	r1, [r4, #8]
 80066b2:	9301      	str	r3, [sp, #4]
 80066b4:	4620      	mov	r0, r4
 80066b6:	f000 f92f 	bl	8006918 <_vfiprintf_r>
 80066ba:	b002      	add	sp, #8
 80066bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066c0:	b004      	add	sp, #16
 80066c2:	4770      	bx	lr
 80066c4:	20000048 	.word	0x20000048

080066c8 <cleanup_glue>:
 80066c8:	b538      	push	{r3, r4, r5, lr}
 80066ca:	460c      	mov	r4, r1
 80066cc:	6809      	ldr	r1, [r1, #0]
 80066ce:	4605      	mov	r5, r0
 80066d0:	b109      	cbz	r1, 80066d6 <cleanup_glue+0xe>
 80066d2:	f7ff fff9 	bl	80066c8 <cleanup_glue>
 80066d6:	4621      	mov	r1, r4
 80066d8:	4628      	mov	r0, r5
 80066da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066de:	f7ff befb 	b.w	80064d8 <_free_r>
	...

080066e4 <_reclaim_reent>:
 80066e4:	4b2c      	ldr	r3, [pc, #176]	; (8006798 <_reclaim_reent+0xb4>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4283      	cmp	r3, r0
 80066ea:	b570      	push	{r4, r5, r6, lr}
 80066ec:	4604      	mov	r4, r0
 80066ee:	d051      	beq.n	8006794 <_reclaim_reent+0xb0>
 80066f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80066f2:	b143      	cbz	r3, 8006706 <_reclaim_reent+0x22>
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d14a      	bne.n	8006790 <_reclaim_reent+0xac>
 80066fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066fc:	6819      	ldr	r1, [r3, #0]
 80066fe:	b111      	cbz	r1, 8006706 <_reclaim_reent+0x22>
 8006700:	4620      	mov	r0, r4
 8006702:	f7ff fee9 	bl	80064d8 <_free_r>
 8006706:	6961      	ldr	r1, [r4, #20]
 8006708:	b111      	cbz	r1, 8006710 <_reclaim_reent+0x2c>
 800670a:	4620      	mov	r0, r4
 800670c:	f7ff fee4 	bl	80064d8 <_free_r>
 8006710:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006712:	b111      	cbz	r1, 800671a <_reclaim_reent+0x36>
 8006714:	4620      	mov	r0, r4
 8006716:	f7ff fedf 	bl	80064d8 <_free_r>
 800671a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800671c:	b111      	cbz	r1, 8006724 <_reclaim_reent+0x40>
 800671e:	4620      	mov	r0, r4
 8006720:	f7ff feda 	bl	80064d8 <_free_r>
 8006724:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006726:	b111      	cbz	r1, 800672e <_reclaim_reent+0x4a>
 8006728:	4620      	mov	r0, r4
 800672a:	f7ff fed5 	bl	80064d8 <_free_r>
 800672e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006730:	b111      	cbz	r1, 8006738 <_reclaim_reent+0x54>
 8006732:	4620      	mov	r0, r4
 8006734:	f7ff fed0 	bl	80064d8 <_free_r>
 8006738:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800673a:	b111      	cbz	r1, 8006742 <_reclaim_reent+0x5e>
 800673c:	4620      	mov	r0, r4
 800673e:	f7ff fecb 	bl	80064d8 <_free_r>
 8006742:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006744:	b111      	cbz	r1, 800674c <_reclaim_reent+0x68>
 8006746:	4620      	mov	r0, r4
 8006748:	f7ff fec6 	bl	80064d8 <_free_r>
 800674c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800674e:	b111      	cbz	r1, 8006756 <_reclaim_reent+0x72>
 8006750:	4620      	mov	r0, r4
 8006752:	f7ff fec1 	bl	80064d8 <_free_r>
 8006756:	69a3      	ldr	r3, [r4, #24]
 8006758:	b1e3      	cbz	r3, 8006794 <_reclaim_reent+0xb0>
 800675a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800675c:	4620      	mov	r0, r4
 800675e:	4798      	blx	r3
 8006760:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006762:	b1b9      	cbz	r1, 8006794 <_reclaim_reent+0xb0>
 8006764:	4620      	mov	r0, r4
 8006766:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800676a:	f7ff bfad 	b.w	80066c8 <cleanup_glue>
 800676e:	5949      	ldr	r1, [r1, r5]
 8006770:	b941      	cbnz	r1, 8006784 <_reclaim_reent+0xa0>
 8006772:	3504      	adds	r5, #4
 8006774:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006776:	2d80      	cmp	r5, #128	; 0x80
 8006778:	68d9      	ldr	r1, [r3, #12]
 800677a:	d1f8      	bne.n	800676e <_reclaim_reent+0x8a>
 800677c:	4620      	mov	r0, r4
 800677e:	f7ff feab 	bl	80064d8 <_free_r>
 8006782:	e7ba      	b.n	80066fa <_reclaim_reent+0x16>
 8006784:	680e      	ldr	r6, [r1, #0]
 8006786:	4620      	mov	r0, r4
 8006788:	f7ff fea6 	bl	80064d8 <_free_r>
 800678c:	4631      	mov	r1, r6
 800678e:	e7ef      	b.n	8006770 <_reclaim_reent+0x8c>
 8006790:	2500      	movs	r5, #0
 8006792:	e7ef      	b.n	8006774 <_reclaim_reent+0x90>
 8006794:	bd70      	pop	{r4, r5, r6, pc}
 8006796:	bf00      	nop
 8006798:	20000048 	.word	0x20000048

0800679c <_sbrk_r>:
 800679c:	b538      	push	{r3, r4, r5, lr}
 800679e:	4d06      	ldr	r5, [pc, #24]	; (80067b8 <_sbrk_r+0x1c>)
 80067a0:	2300      	movs	r3, #0
 80067a2:	4604      	mov	r4, r0
 80067a4:	4608      	mov	r0, r1
 80067a6:	602b      	str	r3, [r5, #0]
 80067a8:	f7fa fc1c 	bl	8000fe4 <_sbrk>
 80067ac:	1c43      	adds	r3, r0, #1
 80067ae:	d102      	bne.n	80067b6 <_sbrk_r+0x1a>
 80067b0:	682b      	ldr	r3, [r5, #0]
 80067b2:	b103      	cbz	r3, 80067b6 <_sbrk_r+0x1a>
 80067b4:	6023      	str	r3, [r4, #0]
 80067b6:	bd38      	pop	{r3, r4, r5, pc}
 80067b8:	2000460c 	.word	0x2000460c

080067bc <__sread>:
 80067bc:	b510      	push	{r4, lr}
 80067be:	460c      	mov	r4, r1
 80067c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067c4:	f000 fb6c 	bl	8006ea0 <_read_r>
 80067c8:	2800      	cmp	r0, #0
 80067ca:	bfab      	itete	ge
 80067cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80067ce:	89a3      	ldrhlt	r3, [r4, #12]
 80067d0:	181b      	addge	r3, r3, r0
 80067d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80067d6:	bfac      	ite	ge
 80067d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80067da:	81a3      	strhlt	r3, [r4, #12]
 80067dc:	bd10      	pop	{r4, pc}

080067de <__swrite>:
 80067de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067e2:	461f      	mov	r7, r3
 80067e4:	898b      	ldrh	r3, [r1, #12]
 80067e6:	05db      	lsls	r3, r3, #23
 80067e8:	4605      	mov	r5, r0
 80067ea:	460c      	mov	r4, r1
 80067ec:	4616      	mov	r6, r2
 80067ee:	d505      	bpl.n	80067fc <__swrite+0x1e>
 80067f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067f4:	2302      	movs	r3, #2
 80067f6:	2200      	movs	r2, #0
 80067f8:	f000 f846 	bl	8006888 <_lseek_r>
 80067fc:	89a3      	ldrh	r3, [r4, #12]
 80067fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006802:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006806:	81a3      	strh	r3, [r4, #12]
 8006808:	4632      	mov	r2, r6
 800680a:	463b      	mov	r3, r7
 800680c:	4628      	mov	r0, r5
 800680e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006812:	f000 b817 	b.w	8006844 <_write_r>

08006816 <__sseek>:
 8006816:	b510      	push	{r4, lr}
 8006818:	460c      	mov	r4, r1
 800681a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800681e:	f000 f833 	bl	8006888 <_lseek_r>
 8006822:	1c43      	adds	r3, r0, #1
 8006824:	89a3      	ldrh	r3, [r4, #12]
 8006826:	bf15      	itete	ne
 8006828:	6560      	strne	r0, [r4, #84]	; 0x54
 800682a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800682e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006832:	81a3      	strheq	r3, [r4, #12]
 8006834:	bf18      	it	ne
 8006836:	81a3      	strhne	r3, [r4, #12]
 8006838:	bd10      	pop	{r4, pc}

0800683a <__sclose>:
 800683a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800683e:	f000 b813 	b.w	8006868 <_close_r>
	...

08006844 <_write_r>:
 8006844:	b538      	push	{r3, r4, r5, lr}
 8006846:	4d07      	ldr	r5, [pc, #28]	; (8006864 <_write_r+0x20>)
 8006848:	4604      	mov	r4, r0
 800684a:	4608      	mov	r0, r1
 800684c:	4611      	mov	r1, r2
 800684e:	2200      	movs	r2, #0
 8006850:	602a      	str	r2, [r5, #0]
 8006852:	461a      	mov	r2, r3
 8006854:	f7fa fb75 	bl	8000f42 <_write>
 8006858:	1c43      	adds	r3, r0, #1
 800685a:	d102      	bne.n	8006862 <_write_r+0x1e>
 800685c:	682b      	ldr	r3, [r5, #0]
 800685e:	b103      	cbz	r3, 8006862 <_write_r+0x1e>
 8006860:	6023      	str	r3, [r4, #0]
 8006862:	bd38      	pop	{r3, r4, r5, pc}
 8006864:	2000460c 	.word	0x2000460c

08006868 <_close_r>:
 8006868:	b538      	push	{r3, r4, r5, lr}
 800686a:	4d06      	ldr	r5, [pc, #24]	; (8006884 <_close_r+0x1c>)
 800686c:	2300      	movs	r3, #0
 800686e:	4604      	mov	r4, r0
 8006870:	4608      	mov	r0, r1
 8006872:	602b      	str	r3, [r5, #0]
 8006874:	f7fa fb81 	bl	8000f7a <_close>
 8006878:	1c43      	adds	r3, r0, #1
 800687a:	d102      	bne.n	8006882 <_close_r+0x1a>
 800687c:	682b      	ldr	r3, [r5, #0]
 800687e:	b103      	cbz	r3, 8006882 <_close_r+0x1a>
 8006880:	6023      	str	r3, [r4, #0]
 8006882:	bd38      	pop	{r3, r4, r5, pc}
 8006884:	2000460c 	.word	0x2000460c

08006888 <_lseek_r>:
 8006888:	b538      	push	{r3, r4, r5, lr}
 800688a:	4d07      	ldr	r5, [pc, #28]	; (80068a8 <_lseek_r+0x20>)
 800688c:	4604      	mov	r4, r0
 800688e:	4608      	mov	r0, r1
 8006890:	4611      	mov	r1, r2
 8006892:	2200      	movs	r2, #0
 8006894:	602a      	str	r2, [r5, #0]
 8006896:	461a      	mov	r2, r3
 8006898:	f7fa fb96 	bl	8000fc8 <_lseek>
 800689c:	1c43      	adds	r3, r0, #1
 800689e:	d102      	bne.n	80068a6 <_lseek_r+0x1e>
 80068a0:	682b      	ldr	r3, [r5, #0]
 80068a2:	b103      	cbz	r3, 80068a6 <_lseek_r+0x1e>
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	bd38      	pop	{r3, r4, r5, pc}
 80068a8:	2000460c 	.word	0x2000460c

080068ac <__malloc_lock>:
 80068ac:	4801      	ldr	r0, [pc, #4]	; (80068b4 <__malloc_lock+0x8>)
 80068ae:	f7ff bdfa 	b.w	80064a6 <__retarget_lock_acquire_recursive>
 80068b2:	bf00      	nop
 80068b4:	20004600 	.word	0x20004600

080068b8 <__malloc_unlock>:
 80068b8:	4801      	ldr	r0, [pc, #4]	; (80068c0 <__malloc_unlock+0x8>)
 80068ba:	f7ff bdf5 	b.w	80064a8 <__retarget_lock_release_recursive>
 80068be:	bf00      	nop
 80068c0:	20004600 	.word	0x20004600

080068c4 <__sfputc_r>:
 80068c4:	6893      	ldr	r3, [r2, #8]
 80068c6:	3b01      	subs	r3, #1
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	b410      	push	{r4}
 80068cc:	6093      	str	r3, [r2, #8]
 80068ce:	da08      	bge.n	80068e2 <__sfputc_r+0x1e>
 80068d0:	6994      	ldr	r4, [r2, #24]
 80068d2:	42a3      	cmp	r3, r4
 80068d4:	db01      	blt.n	80068da <__sfputc_r+0x16>
 80068d6:	290a      	cmp	r1, #10
 80068d8:	d103      	bne.n	80068e2 <__sfputc_r+0x1e>
 80068da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068de:	f000 baf1 	b.w	8006ec4 <__swbuf_r>
 80068e2:	6813      	ldr	r3, [r2, #0]
 80068e4:	1c58      	adds	r0, r3, #1
 80068e6:	6010      	str	r0, [r2, #0]
 80068e8:	7019      	strb	r1, [r3, #0]
 80068ea:	4608      	mov	r0, r1
 80068ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068f0:	4770      	bx	lr

080068f2 <__sfputs_r>:
 80068f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068f4:	4606      	mov	r6, r0
 80068f6:	460f      	mov	r7, r1
 80068f8:	4614      	mov	r4, r2
 80068fa:	18d5      	adds	r5, r2, r3
 80068fc:	42ac      	cmp	r4, r5
 80068fe:	d101      	bne.n	8006904 <__sfputs_r+0x12>
 8006900:	2000      	movs	r0, #0
 8006902:	e007      	b.n	8006914 <__sfputs_r+0x22>
 8006904:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006908:	463a      	mov	r2, r7
 800690a:	4630      	mov	r0, r6
 800690c:	f7ff ffda 	bl	80068c4 <__sfputc_r>
 8006910:	1c43      	adds	r3, r0, #1
 8006912:	d1f3      	bne.n	80068fc <__sfputs_r+0xa>
 8006914:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006918 <_vfiprintf_r>:
 8006918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800691c:	460d      	mov	r5, r1
 800691e:	b09d      	sub	sp, #116	; 0x74
 8006920:	4614      	mov	r4, r2
 8006922:	4698      	mov	r8, r3
 8006924:	4606      	mov	r6, r0
 8006926:	b118      	cbz	r0, 8006930 <_vfiprintf_r+0x18>
 8006928:	6983      	ldr	r3, [r0, #24]
 800692a:	b90b      	cbnz	r3, 8006930 <_vfiprintf_r+0x18>
 800692c:	f7ff fcf8 	bl	8006320 <__sinit>
 8006930:	4b89      	ldr	r3, [pc, #548]	; (8006b58 <_vfiprintf_r+0x240>)
 8006932:	429d      	cmp	r5, r3
 8006934:	d11b      	bne.n	800696e <_vfiprintf_r+0x56>
 8006936:	6875      	ldr	r5, [r6, #4]
 8006938:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800693a:	07d9      	lsls	r1, r3, #31
 800693c:	d405      	bmi.n	800694a <_vfiprintf_r+0x32>
 800693e:	89ab      	ldrh	r3, [r5, #12]
 8006940:	059a      	lsls	r2, r3, #22
 8006942:	d402      	bmi.n	800694a <_vfiprintf_r+0x32>
 8006944:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006946:	f7ff fdae 	bl	80064a6 <__retarget_lock_acquire_recursive>
 800694a:	89ab      	ldrh	r3, [r5, #12]
 800694c:	071b      	lsls	r3, r3, #28
 800694e:	d501      	bpl.n	8006954 <_vfiprintf_r+0x3c>
 8006950:	692b      	ldr	r3, [r5, #16]
 8006952:	b9eb      	cbnz	r3, 8006990 <_vfiprintf_r+0x78>
 8006954:	4629      	mov	r1, r5
 8006956:	4630      	mov	r0, r6
 8006958:	f000 fb06 	bl	8006f68 <__swsetup_r>
 800695c:	b1c0      	cbz	r0, 8006990 <_vfiprintf_r+0x78>
 800695e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006960:	07dc      	lsls	r4, r3, #31
 8006962:	d50e      	bpl.n	8006982 <_vfiprintf_r+0x6a>
 8006964:	f04f 30ff 	mov.w	r0, #4294967295
 8006968:	b01d      	add	sp, #116	; 0x74
 800696a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800696e:	4b7b      	ldr	r3, [pc, #492]	; (8006b5c <_vfiprintf_r+0x244>)
 8006970:	429d      	cmp	r5, r3
 8006972:	d101      	bne.n	8006978 <_vfiprintf_r+0x60>
 8006974:	68b5      	ldr	r5, [r6, #8]
 8006976:	e7df      	b.n	8006938 <_vfiprintf_r+0x20>
 8006978:	4b79      	ldr	r3, [pc, #484]	; (8006b60 <_vfiprintf_r+0x248>)
 800697a:	429d      	cmp	r5, r3
 800697c:	bf08      	it	eq
 800697e:	68f5      	ldreq	r5, [r6, #12]
 8006980:	e7da      	b.n	8006938 <_vfiprintf_r+0x20>
 8006982:	89ab      	ldrh	r3, [r5, #12]
 8006984:	0598      	lsls	r0, r3, #22
 8006986:	d4ed      	bmi.n	8006964 <_vfiprintf_r+0x4c>
 8006988:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800698a:	f7ff fd8d 	bl	80064a8 <__retarget_lock_release_recursive>
 800698e:	e7e9      	b.n	8006964 <_vfiprintf_r+0x4c>
 8006990:	2300      	movs	r3, #0
 8006992:	9309      	str	r3, [sp, #36]	; 0x24
 8006994:	2320      	movs	r3, #32
 8006996:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800699a:	f8cd 800c 	str.w	r8, [sp, #12]
 800699e:	2330      	movs	r3, #48	; 0x30
 80069a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006b64 <_vfiprintf_r+0x24c>
 80069a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069a8:	f04f 0901 	mov.w	r9, #1
 80069ac:	4623      	mov	r3, r4
 80069ae:	469a      	mov	sl, r3
 80069b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069b4:	b10a      	cbz	r2, 80069ba <_vfiprintf_r+0xa2>
 80069b6:	2a25      	cmp	r2, #37	; 0x25
 80069b8:	d1f9      	bne.n	80069ae <_vfiprintf_r+0x96>
 80069ba:	ebba 0b04 	subs.w	fp, sl, r4
 80069be:	d00b      	beq.n	80069d8 <_vfiprintf_r+0xc0>
 80069c0:	465b      	mov	r3, fp
 80069c2:	4622      	mov	r2, r4
 80069c4:	4629      	mov	r1, r5
 80069c6:	4630      	mov	r0, r6
 80069c8:	f7ff ff93 	bl	80068f2 <__sfputs_r>
 80069cc:	3001      	adds	r0, #1
 80069ce:	f000 80aa 	beq.w	8006b26 <_vfiprintf_r+0x20e>
 80069d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069d4:	445a      	add	r2, fp
 80069d6:	9209      	str	r2, [sp, #36]	; 0x24
 80069d8:	f89a 3000 	ldrb.w	r3, [sl]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	f000 80a2 	beq.w	8006b26 <_vfiprintf_r+0x20e>
 80069e2:	2300      	movs	r3, #0
 80069e4:	f04f 32ff 	mov.w	r2, #4294967295
 80069e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069ec:	f10a 0a01 	add.w	sl, sl, #1
 80069f0:	9304      	str	r3, [sp, #16]
 80069f2:	9307      	str	r3, [sp, #28]
 80069f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069f8:	931a      	str	r3, [sp, #104]	; 0x68
 80069fa:	4654      	mov	r4, sl
 80069fc:	2205      	movs	r2, #5
 80069fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a02:	4858      	ldr	r0, [pc, #352]	; (8006b64 <_vfiprintf_r+0x24c>)
 8006a04:	f7f9 fbf4 	bl	80001f0 <memchr>
 8006a08:	9a04      	ldr	r2, [sp, #16]
 8006a0a:	b9d8      	cbnz	r0, 8006a44 <_vfiprintf_r+0x12c>
 8006a0c:	06d1      	lsls	r1, r2, #27
 8006a0e:	bf44      	itt	mi
 8006a10:	2320      	movmi	r3, #32
 8006a12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a16:	0713      	lsls	r3, r2, #28
 8006a18:	bf44      	itt	mi
 8006a1a:	232b      	movmi	r3, #43	; 0x2b
 8006a1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a20:	f89a 3000 	ldrb.w	r3, [sl]
 8006a24:	2b2a      	cmp	r3, #42	; 0x2a
 8006a26:	d015      	beq.n	8006a54 <_vfiprintf_r+0x13c>
 8006a28:	9a07      	ldr	r2, [sp, #28]
 8006a2a:	4654      	mov	r4, sl
 8006a2c:	2000      	movs	r0, #0
 8006a2e:	f04f 0c0a 	mov.w	ip, #10
 8006a32:	4621      	mov	r1, r4
 8006a34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a38:	3b30      	subs	r3, #48	; 0x30
 8006a3a:	2b09      	cmp	r3, #9
 8006a3c:	d94e      	bls.n	8006adc <_vfiprintf_r+0x1c4>
 8006a3e:	b1b0      	cbz	r0, 8006a6e <_vfiprintf_r+0x156>
 8006a40:	9207      	str	r2, [sp, #28]
 8006a42:	e014      	b.n	8006a6e <_vfiprintf_r+0x156>
 8006a44:	eba0 0308 	sub.w	r3, r0, r8
 8006a48:	fa09 f303 	lsl.w	r3, r9, r3
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	9304      	str	r3, [sp, #16]
 8006a50:	46a2      	mov	sl, r4
 8006a52:	e7d2      	b.n	80069fa <_vfiprintf_r+0xe2>
 8006a54:	9b03      	ldr	r3, [sp, #12]
 8006a56:	1d19      	adds	r1, r3, #4
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	9103      	str	r1, [sp, #12]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	bfbb      	ittet	lt
 8006a60:	425b      	neglt	r3, r3
 8006a62:	f042 0202 	orrlt.w	r2, r2, #2
 8006a66:	9307      	strge	r3, [sp, #28]
 8006a68:	9307      	strlt	r3, [sp, #28]
 8006a6a:	bfb8      	it	lt
 8006a6c:	9204      	strlt	r2, [sp, #16]
 8006a6e:	7823      	ldrb	r3, [r4, #0]
 8006a70:	2b2e      	cmp	r3, #46	; 0x2e
 8006a72:	d10c      	bne.n	8006a8e <_vfiprintf_r+0x176>
 8006a74:	7863      	ldrb	r3, [r4, #1]
 8006a76:	2b2a      	cmp	r3, #42	; 0x2a
 8006a78:	d135      	bne.n	8006ae6 <_vfiprintf_r+0x1ce>
 8006a7a:	9b03      	ldr	r3, [sp, #12]
 8006a7c:	1d1a      	adds	r2, r3, #4
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	9203      	str	r2, [sp, #12]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	bfb8      	it	lt
 8006a86:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a8a:	3402      	adds	r4, #2
 8006a8c:	9305      	str	r3, [sp, #20]
 8006a8e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006b74 <_vfiprintf_r+0x25c>
 8006a92:	7821      	ldrb	r1, [r4, #0]
 8006a94:	2203      	movs	r2, #3
 8006a96:	4650      	mov	r0, sl
 8006a98:	f7f9 fbaa 	bl	80001f0 <memchr>
 8006a9c:	b140      	cbz	r0, 8006ab0 <_vfiprintf_r+0x198>
 8006a9e:	2340      	movs	r3, #64	; 0x40
 8006aa0:	eba0 000a 	sub.w	r0, r0, sl
 8006aa4:	fa03 f000 	lsl.w	r0, r3, r0
 8006aa8:	9b04      	ldr	r3, [sp, #16]
 8006aaa:	4303      	orrs	r3, r0
 8006aac:	3401      	adds	r4, #1
 8006aae:	9304      	str	r3, [sp, #16]
 8006ab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ab4:	482c      	ldr	r0, [pc, #176]	; (8006b68 <_vfiprintf_r+0x250>)
 8006ab6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006aba:	2206      	movs	r2, #6
 8006abc:	f7f9 fb98 	bl	80001f0 <memchr>
 8006ac0:	2800      	cmp	r0, #0
 8006ac2:	d03f      	beq.n	8006b44 <_vfiprintf_r+0x22c>
 8006ac4:	4b29      	ldr	r3, [pc, #164]	; (8006b6c <_vfiprintf_r+0x254>)
 8006ac6:	bb1b      	cbnz	r3, 8006b10 <_vfiprintf_r+0x1f8>
 8006ac8:	9b03      	ldr	r3, [sp, #12]
 8006aca:	3307      	adds	r3, #7
 8006acc:	f023 0307 	bic.w	r3, r3, #7
 8006ad0:	3308      	adds	r3, #8
 8006ad2:	9303      	str	r3, [sp, #12]
 8006ad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ad6:	443b      	add	r3, r7
 8006ad8:	9309      	str	r3, [sp, #36]	; 0x24
 8006ada:	e767      	b.n	80069ac <_vfiprintf_r+0x94>
 8006adc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ae0:	460c      	mov	r4, r1
 8006ae2:	2001      	movs	r0, #1
 8006ae4:	e7a5      	b.n	8006a32 <_vfiprintf_r+0x11a>
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	3401      	adds	r4, #1
 8006aea:	9305      	str	r3, [sp, #20]
 8006aec:	4619      	mov	r1, r3
 8006aee:	f04f 0c0a 	mov.w	ip, #10
 8006af2:	4620      	mov	r0, r4
 8006af4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006af8:	3a30      	subs	r2, #48	; 0x30
 8006afa:	2a09      	cmp	r2, #9
 8006afc:	d903      	bls.n	8006b06 <_vfiprintf_r+0x1ee>
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d0c5      	beq.n	8006a8e <_vfiprintf_r+0x176>
 8006b02:	9105      	str	r1, [sp, #20]
 8006b04:	e7c3      	b.n	8006a8e <_vfiprintf_r+0x176>
 8006b06:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b0a:	4604      	mov	r4, r0
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e7f0      	b.n	8006af2 <_vfiprintf_r+0x1da>
 8006b10:	ab03      	add	r3, sp, #12
 8006b12:	9300      	str	r3, [sp, #0]
 8006b14:	462a      	mov	r2, r5
 8006b16:	4b16      	ldr	r3, [pc, #88]	; (8006b70 <_vfiprintf_r+0x258>)
 8006b18:	a904      	add	r1, sp, #16
 8006b1a:	4630      	mov	r0, r6
 8006b1c:	f3af 8000 	nop.w
 8006b20:	4607      	mov	r7, r0
 8006b22:	1c78      	adds	r0, r7, #1
 8006b24:	d1d6      	bne.n	8006ad4 <_vfiprintf_r+0x1bc>
 8006b26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b28:	07d9      	lsls	r1, r3, #31
 8006b2a:	d405      	bmi.n	8006b38 <_vfiprintf_r+0x220>
 8006b2c:	89ab      	ldrh	r3, [r5, #12]
 8006b2e:	059a      	lsls	r2, r3, #22
 8006b30:	d402      	bmi.n	8006b38 <_vfiprintf_r+0x220>
 8006b32:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b34:	f7ff fcb8 	bl	80064a8 <__retarget_lock_release_recursive>
 8006b38:	89ab      	ldrh	r3, [r5, #12]
 8006b3a:	065b      	lsls	r3, r3, #25
 8006b3c:	f53f af12 	bmi.w	8006964 <_vfiprintf_r+0x4c>
 8006b40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b42:	e711      	b.n	8006968 <_vfiprintf_r+0x50>
 8006b44:	ab03      	add	r3, sp, #12
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	462a      	mov	r2, r5
 8006b4a:	4b09      	ldr	r3, [pc, #36]	; (8006b70 <_vfiprintf_r+0x258>)
 8006b4c:	a904      	add	r1, sp, #16
 8006b4e:	4630      	mov	r0, r6
 8006b50:	f000 f880 	bl	8006c54 <_printf_i>
 8006b54:	e7e4      	b.n	8006b20 <_vfiprintf_r+0x208>
 8006b56:	bf00      	nop
 8006b58:	0800731c 	.word	0x0800731c
 8006b5c:	0800733c 	.word	0x0800733c
 8006b60:	080072fc 	.word	0x080072fc
 8006b64:	08007360 	.word	0x08007360
 8006b68:	0800736a 	.word	0x0800736a
 8006b6c:	00000000 	.word	0x00000000
 8006b70:	080068f3 	.word	0x080068f3
 8006b74:	08007366 	.word	0x08007366

08006b78 <_printf_common>:
 8006b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b7c:	4616      	mov	r6, r2
 8006b7e:	4699      	mov	r9, r3
 8006b80:	688a      	ldr	r2, [r1, #8]
 8006b82:	690b      	ldr	r3, [r1, #16]
 8006b84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	bfb8      	it	lt
 8006b8c:	4613      	movlt	r3, r2
 8006b8e:	6033      	str	r3, [r6, #0]
 8006b90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b94:	4607      	mov	r7, r0
 8006b96:	460c      	mov	r4, r1
 8006b98:	b10a      	cbz	r2, 8006b9e <_printf_common+0x26>
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	6033      	str	r3, [r6, #0]
 8006b9e:	6823      	ldr	r3, [r4, #0]
 8006ba0:	0699      	lsls	r1, r3, #26
 8006ba2:	bf42      	ittt	mi
 8006ba4:	6833      	ldrmi	r3, [r6, #0]
 8006ba6:	3302      	addmi	r3, #2
 8006ba8:	6033      	strmi	r3, [r6, #0]
 8006baa:	6825      	ldr	r5, [r4, #0]
 8006bac:	f015 0506 	ands.w	r5, r5, #6
 8006bb0:	d106      	bne.n	8006bc0 <_printf_common+0x48>
 8006bb2:	f104 0a19 	add.w	sl, r4, #25
 8006bb6:	68e3      	ldr	r3, [r4, #12]
 8006bb8:	6832      	ldr	r2, [r6, #0]
 8006bba:	1a9b      	subs	r3, r3, r2
 8006bbc:	42ab      	cmp	r3, r5
 8006bbe:	dc26      	bgt.n	8006c0e <_printf_common+0x96>
 8006bc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006bc4:	1e13      	subs	r3, r2, #0
 8006bc6:	6822      	ldr	r2, [r4, #0]
 8006bc8:	bf18      	it	ne
 8006bca:	2301      	movne	r3, #1
 8006bcc:	0692      	lsls	r2, r2, #26
 8006bce:	d42b      	bmi.n	8006c28 <_printf_common+0xb0>
 8006bd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006bd4:	4649      	mov	r1, r9
 8006bd6:	4638      	mov	r0, r7
 8006bd8:	47c0      	blx	r8
 8006bda:	3001      	adds	r0, #1
 8006bdc:	d01e      	beq.n	8006c1c <_printf_common+0xa4>
 8006bde:	6823      	ldr	r3, [r4, #0]
 8006be0:	68e5      	ldr	r5, [r4, #12]
 8006be2:	6832      	ldr	r2, [r6, #0]
 8006be4:	f003 0306 	and.w	r3, r3, #6
 8006be8:	2b04      	cmp	r3, #4
 8006bea:	bf08      	it	eq
 8006bec:	1aad      	subeq	r5, r5, r2
 8006bee:	68a3      	ldr	r3, [r4, #8]
 8006bf0:	6922      	ldr	r2, [r4, #16]
 8006bf2:	bf0c      	ite	eq
 8006bf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bf8:	2500      	movne	r5, #0
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	bfc4      	itt	gt
 8006bfe:	1a9b      	subgt	r3, r3, r2
 8006c00:	18ed      	addgt	r5, r5, r3
 8006c02:	2600      	movs	r6, #0
 8006c04:	341a      	adds	r4, #26
 8006c06:	42b5      	cmp	r5, r6
 8006c08:	d11a      	bne.n	8006c40 <_printf_common+0xc8>
 8006c0a:	2000      	movs	r0, #0
 8006c0c:	e008      	b.n	8006c20 <_printf_common+0xa8>
 8006c0e:	2301      	movs	r3, #1
 8006c10:	4652      	mov	r2, sl
 8006c12:	4649      	mov	r1, r9
 8006c14:	4638      	mov	r0, r7
 8006c16:	47c0      	blx	r8
 8006c18:	3001      	adds	r0, #1
 8006c1a:	d103      	bne.n	8006c24 <_printf_common+0xac>
 8006c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c24:	3501      	adds	r5, #1
 8006c26:	e7c6      	b.n	8006bb6 <_printf_common+0x3e>
 8006c28:	18e1      	adds	r1, r4, r3
 8006c2a:	1c5a      	adds	r2, r3, #1
 8006c2c:	2030      	movs	r0, #48	; 0x30
 8006c2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c32:	4422      	add	r2, r4
 8006c34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c3c:	3302      	adds	r3, #2
 8006c3e:	e7c7      	b.n	8006bd0 <_printf_common+0x58>
 8006c40:	2301      	movs	r3, #1
 8006c42:	4622      	mov	r2, r4
 8006c44:	4649      	mov	r1, r9
 8006c46:	4638      	mov	r0, r7
 8006c48:	47c0      	blx	r8
 8006c4a:	3001      	adds	r0, #1
 8006c4c:	d0e6      	beq.n	8006c1c <_printf_common+0xa4>
 8006c4e:	3601      	adds	r6, #1
 8006c50:	e7d9      	b.n	8006c06 <_printf_common+0x8e>
	...

08006c54 <_printf_i>:
 8006c54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c58:	7e0f      	ldrb	r7, [r1, #24]
 8006c5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c5c:	2f78      	cmp	r7, #120	; 0x78
 8006c5e:	4691      	mov	r9, r2
 8006c60:	4680      	mov	r8, r0
 8006c62:	460c      	mov	r4, r1
 8006c64:	469a      	mov	sl, r3
 8006c66:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006c6a:	d807      	bhi.n	8006c7c <_printf_i+0x28>
 8006c6c:	2f62      	cmp	r7, #98	; 0x62
 8006c6e:	d80a      	bhi.n	8006c86 <_printf_i+0x32>
 8006c70:	2f00      	cmp	r7, #0
 8006c72:	f000 80d8 	beq.w	8006e26 <_printf_i+0x1d2>
 8006c76:	2f58      	cmp	r7, #88	; 0x58
 8006c78:	f000 80a3 	beq.w	8006dc2 <_printf_i+0x16e>
 8006c7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c84:	e03a      	b.n	8006cfc <_printf_i+0xa8>
 8006c86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c8a:	2b15      	cmp	r3, #21
 8006c8c:	d8f6      	bhi.n	8006c7c <_printf_i+0x28>
 8006c8e:	a101      	add	r1, pc, #4	; (adr r1, 8006c94 <_printf_i+0x40>)
 8006c90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c94:	08006ced 	.word	0x08006ced
 8006c98:	08006d01 	.word	0x08006d01
 8006c9c:	08006c7d 	.word	0x08006c7d
 8006ca0:	08006c7d 	.word	0x08006c7d
 8006ca4:	08006c7d 	.word	0x08006c7d
 8006ca8:	08006c7d 	.word	0x08006c7d
 8006cac:	08006d01 	.word	0x08006d01
 8006cb0:	08006c7d 	.word	0x08006c7d
 8006cb4:	08006c7d 	.word	0x08006c7d
 8006cb8:	08006c7d 	.word	0x08006c7d
 8006cbc:	08006c7d 	.word	0x08006c7d
 8006cc0:	08006e0d 	.word	0x08006e0d
 8006cc4:	08006d31 	.word	0x08006d31
 8006cc8:	08006def 	.word	0x08006def
 8006ccc:	08006c7d 	.word	0x08006c7d
 8006cd0:	08006c7d 	.word	0x08006c7d
 8006cd4:	08006e2f 	.word	0x08006e2f
 8006cd8:	08006c7d 	.word	0x08006c7d
 8006cdc:	08006d31 	.word	0x08006d31
 8006ce0:	08006c7d 	.word	0x08006c7d
 8006ce4:	08006c7d 	.word	0x08006c7d
 8006ce8:	08006df7 	.word	0x08006df7
 8006cec:	682b      	ldr	r3, [r5, #0]
 8006cee:	1d1a      	adds	r2, r3, #4
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	602a      	str	r2, [r5, #0]
 8006cf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006cf8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e0a3      	b.n	8006e48 <_printf_i+0x1f4>
 8006d00:	6820      	ldr	r0, [r4, #0]
 8006d02:	6829      	ldr	r1, [r5, #0]
 8006d04:	0606      	lsls	r6, r0, #24
 8006d06:	f101 0304 	add.w	r3, r1, #4
 8006d0a:	d50a      	bpl.n	8006d22 <_printf_i+0xce>
 8006d0c:	680e      	ldr	r6, [r1, #0]
 8006d0e:	602b      	str	r3, [r5, #0]
 8006d10:	2e00      	cmp	r6, #0
 8006d12:	da03      	bge.n	8006d1c <_printf_i+0xc8>
 8006d14:	232d      	movs	r3, #45	; 0x2d
 8006d16:	4276      	negs	r6, r6
 8006d18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d1c:	485e      	ldr	r0, [pc, #376]	; (8006e98 <_printf_i+0x244>)
 8006d1e:	230a      	movs	r3, #10
 8006d20:	e019      	b.n	8006d56 <_printf_i+0x102>
 8006d22:	680e      	ldr	r6, [r1, #0]
 8006d24:	602b      	str	r3, [r5, #0]
 8006d26:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006d2a:	bf18      	it	ne
 8006d2c:	b236      	sxthne	r6, r6
 8006d2e:	e7ef      	b.n	8006d10 <_printf_i+0xbc>
 8006d30:	682b      	ldr	r3, [r5, #0]
 8006d32:	6820      	ldr	r0, [r4, #0]
 8006d34:	1d19      	adds	r1, r3, #4
 8006d36:	6029      	str	r1, [r5, #0]
 8006d38:	0601      	lsls	r1, r0, #24
 8006d3a:	d501      	bpl.n	8006d40 <_printf_i+0xec>
 8006d3c:	681e      	ldr	r6, [r3, #0]
 8006d3e:	e002      	b.n	8006d46 <_printf_i+0xf2>
 8006d40:	0646      	lsls	r6, r0, #25
 8006d42:	d5fb      	bpl.n	8006d3c <_printf_i+0xe8>
 8006d44:	881e      	ldrh	r6, [r3, #0]
 8006d46:	4854      	ldr	r0, [pc, #336]	; (8006e98 <_printf_i+0x244>)
 8006d48:	2f6f      	cmp	r7, #111	; 0x6f
 8006d4a:	bf0c      	ite	eq
 8006d4c:	2308      	moveq	r3, #8
 8006d4e:	230a      	movne	r3, #10
 8006d50:	2100      	movs	r1, #0
 8006d52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d56:	6865      	ldr	r5, [r4, #4]
 8006d58:	60a5      	str	r5, [r4, #8]
 8006d5a:	2d00      	cmp	r5, #0
 8006d5c:	bfa2      	ittt	ge
 8006d5e:	6821      	ldrge	r1, [r4, #0]
 8006d60:	f021 0104 	bicge.w	r1, r1, #4
 8006d64:	6021      	strge	r1, [r4, #0]
 8006d66:	b90e      	cbnz	r6, 8006d6c <_printf_i+0x118>
 8006d68:	2d00      	cmp	r5, #0
 8006d6a:	d04d      	beq.n	8006e08 <_printf_i+0x1b4>
 8006d6c:	4615      	mov	r5, r2
 8006d6e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006d72:	fb03 6711 	mls	r7, r3, r1, r6
 8006d76:	5dc7      	ldrb	r7, [r0, r7]
 8006d78:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006d7c:	4637      	mov	r7, r6
 8006d7e:	42bb      	cmp	r3, r7
 8006d80:	460e      	mov	r6, r1
 8006d82:	d9f4      	bls.n	8006d6e <_printf_i+0x11a>
 8006d84:	2b08      	cmp	r3, #8
 8006d86:	d10b      	bne.n	8006da0 <_printf_i+0x14c>
 8006d88:	6823      	ldr	r3, [r4, #0]
 8006d8a:	07de      	lsls	r6, r3, #31
 8006d8c:	d508      	bpl.n	8006da0 <_printf_i+0x14c>
 8006d8e:	6923      	ldr	r3, [r4, #16]
 8006d90:	6861      	ldr	r1, [r4, #4]
 8006d92:	4299      	cmp	r1, r3
 8006d94:	bfde      	ittt	le
 8006d96:	2330      	movle	r3, #48	; 0x30
 8006d98:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d9c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006da0:	1b52      	subs	r2, r2, r5
 8006da2:	6122      	str	r2, [r4, #16]
 8006da4:	f8cd a000 	str.w	sl, [sp]
 8006da8:	464b      	mov	r3, r9
 8006daa:	aa03      	add	r2, sp, #12
 8006dac:	4621      	mov	r1, r4
 8006dae:	4640      	mov	r0, r8
 8006db0:	f7ff fee2 	bl	8006b78 <_printf_common>
 8006db4:	3001      	adds	r0, #1
 8006db6:	d14c      	bne.n	8006e52 <_printf_i+0x1fe>
 8006db8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dbc:	b004      	add	sp, #16
 8006dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dc2:	4835      	ldr	r0, [pc, #212]	; (8006e98 <_printf_i+0x244>)
 8006dc4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006dc8:	6829      	ldr	r1, [r5, #0]
 8006dca:	6823      	ldr	r3, [r4, #0]
 8006dcc:	f851 6b04 	ldr.w	r6, [r1], #4
 8006dd0:	6029      	str	r1, [r5, #0]
 8006dd2:	061d      	lsls	r5, r3, #24
 8006dd4:	d514      	bpl.n	8006e00 <_printf_i+0x1ac>
 8006dd6:	07df      	lsls	r7, r3, #31
 8006dd8:	bf44      	itt	mi
 8006dda:	f043 0320 	orrmi.w	r3, r3, #32
 8006dde:	6023      	strmi	r3, [r4, #0]
 8006de0:	b91e      	cbnz	r6, 8006dea <_printf_i+0x196>
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	f023 0320 	bic.w	r3, r3, #32
 8006de8:	6023      	str	r3, [r4, #0]
 8006dea:	2310      	movs	r3, #16
 8006dec:	e7b0      	b.n	8006d50 <_printf_i+0xfc>
 8006dee:	6823      	ldr	r3, [r4, #0]
 8006df0:	f043 0320 	orr.w	r3, r3, #32
 8006df4:	6023      	str	r3, [r4, #0]
 8006df6:	2378      	movs	r3, #120	; 0x78
 8006df8:	4828      	ldr	r0, [pc, #160]	; (8006e9c <_printf_i+0x248>)
 8006dfa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006dfe:	e7e3      	b.n	8006dc8 <_printf_i+0x174>
 8006e00:	0659      	lsls	r1, r3, #25
 8006e02:	bf48      	it	mi
 8006e04:	b2b6      	uxthmi	r6, r6
 8006e06:	e7e6      	b.n	8006dd6 <_printf_i+0x182>
 8006e08:	4615      	mov	r5, r2
 8006e0a:	e7bb      	b.n	8006d84 <_printf_i+0x130>
 8006e0c:	682b      	ldr	r3, [r5, #0]
 8006e0e:	6826      	ldr	r6, [r4, #0]
 8006e10:	6961      	ldr	r1, [r4, #20]
 8006e12:	1d18      	adds	r0, r3, #4
 8006e14:	6028      	str	r0, [r5, #0]
 8006e16:	0635      	lsls	r5, r6, #24
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	d501      	bpl.n	8006e20 <_printf_i+0x1cc>
 8006e1c:	6019      	str	r1, [r3, #0]
 8006e1e:	e002      	b.n	8006e26 <_printf_i+0x1d2>
 8006e20:	0670      	lsls	r0, r6, #25
 8006e22:	d5fb      	bpl.n	8006e1c <_printf_i+0x1c8>
 8006e24:	8019      	strh	r1, [r3, #0]
 8006e26:	2300      	movs	r3, #0
 8006e28:	6123      	str	r3, [r4, #16]
 8006e2a:	4615      	mov	r5, r2
 8006e2c:	e7ba      	b.n	8006da4 <_printf_i+0x150>
 8006e2e:	682b      	ldr	r3, [r5, #0]
 8006e30:	1d1a      	adds	r2, r3, #4
 8006e32:	602a      	str	r2, [r5, #0]
 8006e34:	681d      	ldr	r5, [r3, #0]
 8006e36:	6862      	ldr	r2, [r4, #4]
 8006e38:	2100      	movs	r1, #0
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	f7f9 f9d8 	bl	80001f0 <memchr>
 8006e40:	b108      	cbz	r0, 8006e46 <_printf_i+0x1f2>
 8006e42:	1b40      	subs	r0, r0, r5
 8006e44:	6060      	str	r0, [r4, #4]
 8006e46:	6863      	ldr	r3, [r4, #4]
 8006e48:	6123      	str	r3, [r4, #16]
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e50:	e7a8      	b.n	8006da4 <_printf_i+0x150>
 8006e52:	6923      	ldr	r3, [r4, #16]
 8006e54:	462a      	mov	r2, r5
 8006e56:	4649      	mov	r1, r9
 8006e58:	4640      	mov	r0, r8
 8006e5a:	47d0      	blx	sl
 8006e5c:	3001      	adds	r0, #1
 8006e5e:	d0ab      	beq.n	8006db8 <_printf_i+0x164>
 8006e60:	6823      	ldr	r3, [r4, #0]
 8006e62:	079b      	lsls	r3, r3, #30
 8006e64:	d413      	bmi.n	8006e8e <_printf_i+0x23a>
 8006e66:	68e0      	ldr	r0, [r4, #12]
 8006e68:	9b03      	ldr	r3, [sp, #12]
 8006e6a:	4298      	cmp	r0, r3
 8006e6c:	bfb8      	it	lt
 8006e6e:	4618      	movlt	r0, r3
 8006e70:	e7a4      	b.n	8006dbc <_printf_i+0x168>
 8006e72:	2301      	movs	r3, #1
 8006e74:	4632      	mov	r2, r6
 8006e76:	4649      	mov	r1, r9
 8006e78:	4640      	mov	r0, r8
 8006e7a:	47d0      	blx	sl
 8006e7c:	3001      	adds	r0, #1
 8006e7e:	d09b      	beq.n	8006db8 <_printf_i+0x164>
 8006e80:	3501      	adds	r5, #1
 8006e82:	68e3      	ldr	r3, [r4, #12]
 8006e84:	9903      	ldr	r1, [sp, #12]
 8006e86:	1a5b      	subs	r3, r3, r1
 8006e88:	42ab      	cmp	r3, r5
 8006e8a:	dcf2      	bgt.n	8006e72 <_printf_i+0x21e>
 8006e8c:	e7eb      	b.n	8006e66 <_printf_i+0x212>
 8006e8e:	2500      	movs	r5, #0
 8006e90:	f104 0619 	add.w	r6, r4, #25
 8006e94:	e7f5      	b.n	8006e82 <_printf_i+0x22e>
 8006e96:	bf00      	nop
 8006e98:	08007371 	.word	0x08007371
 8006e9c:	08007382 	.word	0x08007382

08006ea0 <_read_r>:
 8006ea0:	b538      	push	{r3, r4, r5, lr}
 8006ea2:	4d07      	ldr	r5, [pc, #28]	; (8006ec0 <_read_r+0x20>)
 8006ea4:	4604      	mov	r4, r0
 8006ea6:	4608      	mov	r0, r1
 8006ea8:	4611      	mov	r1, r2
 8006eaa:	2200      	movs	r2, #0
 8006eac:	602a      	str	r2, [r5, #0]
 8006eae:	461a      	mov	r2, r3
 8006eb0:	f7fa f82a 	bl	8000f08 <_read>
 8006eb4:	1c43      	adds	r3, r0, #1
 8006eb6:	d102      	bne.n	8006ebe <_read_r+0x1e>
 8006eb8:	682b      	ldr	r3, [r5, #0]
 8006eba:	b103      	cbz	r3, 8006ebe <_read_r+0x1e>
 8006ebc:	6023      	str	r3, [r4, #0]
 8006ebe:	bd38      	pop	{r3, r4, r5, pc}
 8006ec0:	2000460c 	.word	0x2000460c

08006ec4 <__swbuf_r>:
 8006ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ec6:	460e      	mov	r6, r1
 8006ec8:	4614      	mov	r4, r2
 8006eca:	4605      	mov	r5, r0
 8006ecc:	b118      	cbz	r0, 8006ed6 <__swbuf_r+0x12>
 8006ece:	6983      	ldr	r3, [r0, #24]
 8006ed0:	b90b      	cbnz	r3, 8006ed6 <__swbuf_r+0x12>
 8006ed2:	f7ff fa25 	bl	8006320 <__sinit>
 8006ed6:	4b21      	ldr	r3, [pc, #132]	; (8006f5c <__swbuf_r+0x98>)
 8006ed8:	429c      	cmp	r4, r3
 8006eda:	d12b      	bne.n	8006f34 <__swbuf_r+0x70>
 8006edc:	686c      	ldr	r4, [r5, #4]
 8006ede:	69a3      	ldr	r3, [r4, #24]
 8006ee0:	60a3      	str	r3, [r4, #8]
 8006ee2:	89a3      	ldrh	r3, [r4, #12]
 8006ee4:	071a      	lsls	r2, r3, #28
 8006ee6:	d52f      	bpl.n	8006f48 <__swbuf_r+0x84>
 8006ee8:	6923      	ldr	r3, [r4, #16]
 8006eea:	b36b      	cbz	r3, 8006f48 <__swbuf_r+0x84>
 8006eec:	6923      	ldr	r3, [r4, #16]
 8006eee:	6820      	ldr	r0, [r4, #0]
 8006ef0:	1ac0      	subs	r0, r0, r3
 8006ef2:	6963      	ldr	r3, [r4, #20]
 8006ef4:	b2f6      	uxtb	r6, r6
 8006ef6:	4283      	cmp	r3, r0
 8006ef8:	4637      	mov	r7, r6
 8006efa:	dc04      	bgt.n	8006f06 <__swbuf_r+0x42>
 8006efc:	4621      	mov	r1, r4
 8006efe:	4628      	mov	r0, r5
 8006f00:	f7ff f968 	bl	80061d4 <_fflush_r>
 8006f04:	bb30      	cbnz	r0, 8006f54 <__swbuf_r+0x90>
 8006f06:	68a3      	ldr	r3, [r4, #8]
 8006f08:	3b01      	subs	r3, #1
 8006f0a:	60a3      	str	r3, [r4, #8]
 8006f0c:	6823      	ldr	r3, [r4, #0]
 8006f0e:	1c5a      	adds	r2, r3, #1
 8006f10:	6022      	str	r2, [r4, #0]
 8006f12:	701e      	strb	r6, [r3, #0]
 8006f14:	6963      	ldr	r3, [r4, #20]
 8006f16:	3001      	adds	r0, #1
 8006f18:	4283      	cmp	r3, r0
 8006f1a:	d004      	beq.n	8006f26 <__swbuf_r+0x62>
 8006f1c:	89a3      	ldrh	r3, [r4, #12]
 8006f1e:	07db      	lsls	r3, r3, #31
 8006f20:	d506      	bpl.n	8006f30 <__swbuf_r+0x6c>
 8006f22:	2e0a      	cmp	r6, #10
 8006f24:	d104      	bne.n	8006f30 <__swbuf_r+0x6c>
 8006f26:	4621      	mov	r1, r4
 8006f28:	4628      	mov	r0, r5
 8006f2a:	f7ff f953 	bl	80061d4 <_fflush_r>
 8006f2e:	b988      	cbnz	r0, 8006f54 <__swbuf_r+0x90>
 8006f30:	4638      	mov	r0, r7
 8006f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f34:	4b0a      	ldr	r3, [pc, #40]	; (8006f60 <__swbuf_r+0x9c>)
 8006f36:	429c      	cmp	r4, r3
 8006f38:	d101      	bne.n	8006f3e <__swbuf_r+0x7a>
 8006f3a:	68ac      	ldr	r4, [r5, #8]
 8006f3c:	e7cf      	b.n	8006ede <__swbuf_r+0x1a>
 8006f3e:	4b09      	ldr	r3, [pc, #36]	; (8006f64 <__swbuf_r+0xa0>)
 8006f40:	429c      	cmp	r4, r3
 8006f42:	bf08      	it	eq
 8006f44:	68ec      	ldreq	r4, [r5, #12]
 8006f46:	e7ca      	b.n	8006ede <__swbuf_r+0x1a>
 8006f48:	4621      	mov	r1, r4
 8006f4a:	4628      	mov	r0, r5
 8006f4c:	f000 f80c 	bl	8006f68 <__swsetup_r>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	d0cb      	beq.n	8006eec <__swbuf_r+0x28>
 8006f54:	f04f 37ff 	mov.w	r7, #4294967295
 8006f58:	e7ea      	b.n	8006f30 <__swbuf_r+0x6c>
 8006f5a:	bf00      	nop
 8006f5c:	0800731c 	.word	0x0800731c
 8006f60:	0800733c 	.word	0x0800733c
 8006f64:	080072fc 	.word	0x080072fc

08006f68 <__swsetup_r>:
 8006f68:	4b32      	ldr	r3, [pc, #200]	; (8007034 <__swsetup_r+0xcc>)
 8006f6a:	b570      	push	{r4, r5, r6, lr}
 8006f6c:	681d      	ldr	r5, [r3, #0]
 8006f6e:	4606      	mov	r6, r0
 8006f70:	460c      	mov	r4, r1
 8006f72:	b125      	cbz	r5, 8006f7e <__swsetup_r+0x16>
 8006f74:	69ab      	ldr	r3, [r5, #24]
 8006f76:	b913      	cbnz	r3, 8006f7e <__swsetup_r+0x16>
 8006f78:	4628      	mov	r0, r5
 8006f7a:	f7ff f9d1 	bl	8006320 <__sinit>
 8006f7e:	4b2e      	ldr	r3, [pc, #184]	; (8007038 <__swsetup_r+0xd0>)
 8006f80:	429c      	cmp	r4, r3
 8006f82:	d10f      	bne.n	8006fa4 <__swsetup_r+0x3c>
 8006f84:	686c      	ldr	r4, [r5, #4]
 8006f86:	89a3      	ldrh	r3, [r4, #12]
 8006f88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f8c:	0719      	lsls	r1, r3, #28
 8006f8e:	d42c      	bmi.n	8006fea <__swsetup_r+0x82>
 8006f90:	06dd      	lsls	r5, r3, #27
 8006f92:	d411      	bmi.n	8006fb8 <__swsetup_r+0x50>
 8006f94:	2309      	movs	r3, #9
 8006f96:	6033      	str	r3, [r6, #0]
 8006f98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006f9c:	81a3      	strh	r3, [r4, #12]
 8006f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa2:	e03e      	b.n	8007022 <__swsetup_r+0xba>
 8006fa4:	4b25      	ldr	r3, [pc, #148]	; (800703c <__swsetup_r+0xd4>)
 8006fa6:	429c      	cmp	r4, r3
 8006fa8:	d101      	bne.n	8006fae <__swsetup_r+0x46>
 8006faa:	68ac      	ldr	r4, [r5, #8]
 8006fac:	e7eb      	b.n	8006f86 <__swsetup_r+0x1e>
 8006fae:	4b24      	ldr	r3, [pc, #144]	; (8007040 <__swsetup_r+0xd8>)
 8006fb0:	429c      	cmp	r4, r3
 8006fb2:	bf08      	it	eq
 8006fb4:	68ec      	ldreq	r4, [r5, #12]
 8006fb6:	e7e6      	b.n	8006f86 <__swsetup_r+0x1e>
 8006fb8:	0758      	lsls	r0, r3, #29
 8006fba:	d512      	bpl.n	8006fe2 <__swsetup_r+0x7a>
 8006fbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fbe:	b141      	cbz	r1, 8006fd2 <__swsetup_r+0x6a>
 8006fc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006fc4:	4299      	cmp	r1, r3
 8006fc6:	d002      	beq.n	8006fce <__swsetup_r+0x66>
 8006fc8:	4630      	mov	r0, r6
 8006fca:	f7ff fa85 	bl	80064d8 <_free_r>
 8006fce:	2300      	movs	r3, #0
 8006fd0:	6363      	str	r3, [r4, #52]	; 0x34
 8006fd2:	89a3      	ldrh	r3, [r4, #12]
 8006fd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006fd8:	81a3      	strh	r3, [r4, #12]
 8006fda:	2300      	movs	r3, #0
 8006fdc:	6063      	str	r3, [r4, #4]
 8006fde:	6923      	ldr	r3, [r4, #16]
 8006fe0:	6023      	str	r3, [r4, #0]
 8006fe2:	89a3      	ldrh	r3, [r4, #12]
 8006fe4:	f043 0308 	orr.w	r3, r3, #8
 8006fe8:	81a3      	strh	r3, [r4, #12]
 8006fea:	6923      	ldr	r3, [r4, #16]
 8006fec:	b94b      	cbnz	r3, 8007002 <__swsetup_r+0x9a>
 8006fee:	89a3      	ldrh	r3, [r4, #12]
 8006ff0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006ff4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ff8:	d003      	beq.n	8007002 <__swsetup_r+0x9a>
 8006ffa:	4621      	mov	r1, r4
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	f000 f847 	bl	8007090 <__smakebuf_r>
 8007002:	89a0      	ldrh	r0, [r4, #12]
 8007004:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007008:	f010 0301 	ands.w	r3, r0, #1
 800700c:	d00a      	beq.n	8007024 <__swsetup_r+0xbc>
 800700e:	2300      	movs	r3, #0
 8007010:	60a3      	str	r3, [r4, #8]
 8007012:	6963      	ldr	r3, [r4, #20]
 8007014:	425b      	negs	r3, r3
 8007016:	61a3      	str	r3, [r4, #24]
 8007018:	6923      	ldr	r3, [r4, #16]
 800701a:	b943      	cbnz	r3, 800702e <__swsetup_r+0xc6>
 800701c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007020:	d1ba      	bne.n	8006f98 <__swsetup_r+0x30>
 8007022:	bd70      	pop	{r4, r5, r6, pc}
 8007024:	0781      	lsls	r1, r0, #30
 8007026:	bf58      	it	pl
 8007028:	6963      	ldrpl	r3, [r4, #20]
 800702a:	60a3      	str	r3, [r4, #8]
 800702c:	e7f4      	b.n	8007018 <__swsetup_r+0xb0>
 800702e:	2000      	movs	r0, #0
 8007030:	e7f7      	b.n	8007022 <__swsetup_r+0xba>
 8007032:	bf00      	nop
 8007034:	20000048 	.word	0x20000048
 8007038:	0800731c 	.word	0x0800731c
 800703c:	0800733c 	.word	0x0800733c
 8007040:	080072fc 	.word	0x080072fc

08007044 <__swhatbuf_r>:
 8007044:	b570      	push	{r4, r5, r6, lr}
 8007046:	460e      	mov	r6, r1
 8007048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800704c:	2900      	cmp	r1, #0
 800704e:	b096      	sub	sp, #88	; 0x58
 8007050:	4614      	mov	r4, r2
 8007052:	461d      	mov	r5, r3
 8007054:	da08      	bge.n	8007068 <__swhatbuf_r+0x24>
 8007056:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800705a:	2200      	movs	r2, #0
 800705c:	602a      	str	r2, [r5, #0]
 800705e:	061a      	lsls	r2, r3, #24
 8007060:	d410      	bmi.n	8007084 <__swhatbuf_r+0x40>
 8007062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007066:	e00e      	b.n	8007086 <__swhatbuf_r+0x42>
 8007068:	466a      	mov	r2, sp
 800706a:	f000 f851 	bl	8007110 <_fstat_r>
 800706e:	2800      	cmp	r0, #0
 8007070:	dbf1      	blt.n	8007056 <__swhatbuf_r+0x12>
 8007072:	9a01      	ldr	r2, [sp, #4]
 8007074:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007078:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800707c:	425a      	negs	r2, r3
 800707e:	415a      	adcs	r2, r3
 8007080:	602a      	str	r2, [r5, #0]
 8007082:	e7ee      	b.n	8007062 <__swhatbuf_r+0x1e>
 8007084:	2340      	movs	r3, #64	; 0x40
 8007086:	2000      	movs	r0, #0
 8007088:	6023      	str	r3, [r4, #0]
 800708a:	b016      	add	sp, #88	; 0x58
 800708c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007090 <__smakebuf_r>:
 8007090:	898b      	ldrh	r3, [r1, #12]
 8007092:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007094:	079d      	lsls	r5, r3, #30
 8007096:	4606      	mov	r6, r0
 8007098:	460c      	mov	r4, r1
 800709a:	d507      	bpl.n	80070ac <__smakebuf_r+0x1c>
 800709c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80070a0:	6023      	str	r3, [r4, #0]
 80070a2:	6123      	str	r3, [r4, #16]
 80070a4:	2301      	movs	r3, #1
 80070a6:	6163      	str	r3, [r4, #20]
 80070a8:	b002      	add	sp, #8
 80070aa:	bd70      	pop	{r4, r5, r6, pc}
 80070ac:	ab01      	add	r3, sp, #4
 80070ae:	466a      	mov	r2, sp
 80070b0:	f7ff ffc8 	bl	8007044 <__swhatbuf_r>
 80070b4:	9900      	ldr	r1, [sp, #0]
 80070b6:	4605      	mov	r5, r0
 80070b8:	4630      	mov	r0, r6
 80070ba:	f7ff fa79 	bl	80065b0 <_malloc_r>
 80070be:	b948      	cbnz	r0, 80070d4 <__smakebuf_r+0x44>
 80070c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070c4:	059a      	lsls	r2, r3, #22
 80070c6:	d4ef      	bmi.n	80070a8 <__smakebuf_r+0x18>
 80070c8:	f023 0303 	bic.w	r3, r3, #3
 80070cc:	f043 0302 	orr.w	r3, r3, #2
 80070d0:	81a3      	strh	r3, [r4, #12]
 80070d2:	e7e3      	b.n	800709c <__smakebuf_r+0xc>
 80070d4:	4b0d      	ldr	r3, [pc, #52]	; (800710c <__smakebuf_r+0x7c>)
 80070d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80070d8:	89a3      	ldrh	r3, [r4, #12]
 80070da:	6020      	str	r0, [r4, #0]
 80070dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070e0:	81a3      	strh	r3, [r4, #12]
 80070e2:	9b00      	ldr	r3, [sp, #0]
 80070e4:	6163      	str	r3, [r4, #20]
 80070e6:	9b01      	ldr	r3, [sp, #4]
 80070e8:	6120      	str	r0, [r4, #16]
 80070ea:	b15b      	cbz	r3, 8007104 <__smakebuf_r+0x74>
 80070ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070f0:	4630      	mov	r0, r6
 80070f2:	f000 f81f 	bl	8007134 <_isatty_r>
 80070f6:	b128      	cbz	r0, 8007104 <__smakebuf_r+0x74>
 80070f8:	89a3      	ldrh	r3, [r4, #12]
 80070fa:	f023 0303 	bic.w	r3, r3, #3
 80070fe:	f043 0301 	orr.w	r3, r3, #1
 8007102:	81a3      	strh	r3, [r4, #12]
 8007104:	89a0      	ldrh	r0, [r4, #12]
 8007106:	4305      	orrs	r5, r0
 8007108:	81a5      	strh	r5, [r4, #12]
 800710a:	e7cd      	b.n	80070a8 <__smakebuf_r+0x18>
 800710c:	080062b9 	.word	0x080062b9

08007110 <_fstat_r>:
 8007110:	b538      	push	{r3, r4, r5, lr}
 8007112:	4d07      	ldr	r5, [pc, #28]	; (8007130 <_fstat_r+0x20>)
 8007114:	2300      	movs	r3, #0
 8007116:	4604      	mov	r4, r0
 8007118:	4608      	mov	r0, r1
 800711a:	4611      	mov	r1, r2
 800711c:	602b      	str	r3, [r5, #0]
 800711e:	f7f9 ff38 	bl	8000f92 <_fstat>
 8007122:	1c43      	adds	r3, r0, #1
 8007124:	d102      	bne.n	800712c <_fstat_r+0x1c>
 8007126:	682b      	ldr	r3, [r5, #0]
 8007128:	b103      	cbz	r3, 800712c <_fstat_r+0x1c>
 800712a:	6023      	str	r3, [r4, #0]
 800712c:	bd38      	pop	{r3, r4, r5, pc}
 800712e:	bf00      	nop
 8007130:	2000460c 	.word	0x2000460c

08007134 <_isatty_r>:
 8007134:	b538      	push	{r3, r4, r5, lr}
 8007136:	4d06      	ldr	r5, [pc, #24]	; (8007150 <_isatty_r+0x1c>)
 8007138:	2300      	movs	r3, #0
 800713a:	4604      	mov	r4, r0
 800713c:	4608      	mov	r0, r1
 800713e:	602b      	str	r3, [r5, #0]
 8007140:	f7f9 ff37 	bl	8000fb2 <_isatty>
 8007144:	1c43      	adds	r3, r0, #1
 8007146:	d102      	bne.n	800714e <_isatty_r+0x1a>
 8007148:	682b      	ldr	r3, [r5, #0]
 800714a:	b103      	cbz	r3, 800714e <_isatty_r+0x1a>
 800714c:	6023      	str	r3, [r4, #0]
 800714e:	bd38      	pop	{r3, r4, r5, pc}
 8007150:	2000460c 	.word	0x2000460c

08007154 <_init>:
 8007154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007156:	bf00      	nop
 8007158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800715a:	bc08      	pop	{r3}
 800715c:	469e      	mov	lr, r3
 800715e:	4770      	bx	lr

08007160 <_fini>:
 8007160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007162:	bf00      	nop
 8007164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007166:	bc08      	pop	{r3}
 8007168:	469e      	mov	lr, r3
 800716a:	4770      	bx	lr
