
//input ports
add mapped point clk clk
add mapped point rst_n rst_n
add mapped point gpio_din[3] gpio_din[3]
add mapped point gpio_din[2] gpio_din[2]
add mapped point gpio_din[1] gpio_din[1]
add mapped point gpio_din[0] gpio_din[0]
add mapped point uart_sin uart_sin

//output ports
add mapped point gpio_dout[3] gpio_dout[3]
add mapped point gpio_dout[2] gpio_dout[2]
add mapped point gpio_dout[1] gpio_dout[1]
add mapped point gpio_dout[0] gpio_dout[0]
add mapped point uart_sout uart_sout

//inout ports




//Sequential Pins
add mapped point u_soc/u_core/u_cu/lsu_state/q u_soc/u_core/u_cu/lsu_state_reg/Q 
add mapped point u_soc/u_core/u_cu/lsu_state/q u_soc/u_core/u_cu/lsu_state_reg/QN 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[0]/q u_soc/u_core/u_ifu/ibus_rdata_reg[0]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[1]/q u_soc/u_core/u_ifu/ibus_rdata_reg[1]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[2]/q u_soc/u_core/u_ifu/ibus_rdata_reg[2]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[3]/q u_soc/u_core/u_ifu/ibus_rdata_reg[3]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[4]/q u_soc/u_core/u_ifu/ibus_rdata_reg[4]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[5]/q u_soc/u_core/u_ifu/ibus_rdata_reg[5]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[6]/q u_soc/u_core/u_ifu/ibus_rdata_reg[6]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[7]/q u_soc/u_core/u_ifu/ibus_rdata_reg[7]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[8]/q u_soc/u_core/u_ifu/ibus_rdata_reg[8]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[9]/q u_soc/u_core/u_ifu/ibus_rdata_reg[9]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[10]/q u_soc/u_core/u_ifu/ibus_rdata_reg[10]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[11]/q u_soc/u_core/u_ifu/ibus_rdata_reg[11]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[12]/q u_soc/u_core/u_ifu/ibus_rdata_reg[12]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[13]/q u_soc/u_core/u_ifu/ibus_rdata_reg[13]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[14]/q u_soc/u_core/u_ifu/ibus_rdata_reg[14]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[15]/q u_soc/u_core/u_ifu/ibus_rdata_reg[15]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[16]/q u_soc/u_core/u_ifu/ibus_rdata_reg[16]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[17]/q u_soc/u_core/u_ifu/ibus_rdata_reg[17]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[18]/q u_soc/u_core/u_ifu/ibus_rdata_reg[18]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[19]/q u_soc/u_core/u_ifu/ibus_rdata_reg[19]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[20]/q u_soc/u_core/u_ifu/ibus_rdata_reg[20]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[21]/q u_soc/u_core/u_ifu/ibus_rdata_reg[21]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[22]/q u_soc/u_core/u_ifu/ibus_rdata_reg[22]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[23]/q u_soc/u_core/u_ifu/ibus_rdata_reg[23]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[24]/q u_soc/u_core/u_ifu/ibus_rdata_reg[24]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[25]/q u_soc/u_core/u_ifu/ibus_rdata_reg[25]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[26]/q u_soc/u_core/u_ifu/ibus_rdata_reg[26]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[27]/q u_soc/u_core/u_ifu/ibus_rdata_reg[27]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[28]/q u_soc/u_core/u_ifu/ibus_rdata_reg[28]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[29]/q u_soc/u_core/u_ifu/ibus_rdata_reg[29]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[30]/q u_soc/u_core/u_ifu/ibus_rdata_reg[30]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rdata[31]/q u_soc/u_core/u_ifu/ibus_rdata_reg[31]/Q 
add mapped point u_soc/u_core/u_ifu/ibus_rvalid/q u_soc/u_core/u_ifu/ibus_rvalid_reg/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[0]/q u_soc/u_core/u_ifu/pc_decode_reg[0]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[3]/q u_soc/u_core/u_ifu/pc_decode_reg[3]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[4]/q u_soc/u_core/u_ifu/pc_decode_reg[4]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[5]/q u_soc/u_core/u_ifu/pc_decode_reg[5]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[6]/q u_soc/u_core/u_ifu/pc_decode_reg[6]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[7]/q u_soc/u_core/u_ifu/pc_decode_reg[7]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[8]/q u_soc/u_core/u_ifu/pc_decode_reg[8]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[9]/q u_soc/u_core/u_ifu/pc_decode_reg[9]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[10]/q u_soc/u_core/u_ifu/pc_decode_reg[10]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[11]/q u_soc/u_core/u_ifu/pc_decode_reg[11]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[12]/q u_soc/u_core/u_ifu/pc_decode_reg[12]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[13]/q u_soc/u_core/u_ifu/pc_decode_reg[13]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[14]/q u_soc/u_core/u_ifu/pc_decode_reg[14]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[15]/q u_soc/u_core/u_ifu/pc_decode_reg[15]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[16]/q u_soc/u_core/u_ifu/pc_decode_reg[16]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[17]/q u_soc/u_core/u_ifu/pc_decode_reg[17]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[18]/q u_soc/u_core/u_ifu/pc_decode_reg[18]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[19]/q u_soc/u_core/u_ifu/pc_decode_reg[19]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[20]/q u_soc/u_core/u_ifu/pc_decode_reg[20]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[21]/q u_soc/u_core/u_ifu/pc_decode_reg[21]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[22]/q u_soc/u_core/u_ifu/pc_decode_reg[22]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[23]/q u_soc/u_core/u_ifu/pc_decode_reg[23]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[24]/q u_soc/u_core/u_ifu/pc_decode_reg[24]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[25]/q u_soc/u_core/u_ifu/pc_decode_reg[25]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[26]/q u_soc/u_core/u_ifu/pc_decode_reg[26]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[27]/q u_soc/u_core/u_ifu/pc_decode_reg[27]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[28]/q u_soc/u_core/u_ifu/pc_decode_reg[28]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[29]/q u_soc/u_core/u_ifu/pc_decode_reg[29]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[30]/q u_soc/u_core/u_ifu/pc_decode_reg[30]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[31]/q u_soc/u_core/u_ifu/pc_decode_reg[31]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[0]/q u_soc/u_core/u_ifu/pc_fetch_reg[0]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[1]/q u_soc/u_core/u_ifu/pc_fetch_reg[1]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[2]/q u_soc/u_core/u_ifu/pc_fetch_reg[2]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[3]/q u_soc/u_core/u_ifu/pc_fetch_reg[3]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[4]/q u_soc/u_core/u_ifu/pc_fetch_reg[4]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[5]/q u_soc/u_core/u_ifu/pc_fetch_reg[5]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[6]/q u_soc/u_core/u_ifu/pc_fetch_reg[6]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[7]/q u_soc/u_core/u_ifu/pc_fetch_reg[7]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[8]/q u_soc/u_core/u_ifu/pc_fetch_reg[8]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[9]/q u_soc/u_core/u_ifu/pc_fetch_reg[9]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[10]/q u_soc/u_core/u_ifu/pc_fetch_reg[10]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[11]/q u_soc/u_core/u_ifu/pc_fetch_reg[11]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[12]/q u_soc/u_core/u_ifu/pc_fetch_reg[12]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[13]/q u_soc/u_core/u_ifu/pc_fetch_reg[13]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[14]/q u_soc/u_core/u_ifu/pc_fetch_reg[14]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[15]/q u_soc/u_core/u_ifu/pc_fetch_reg[15]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[16]/q u_soc/u_core/u_ifu/pc_fetch_reg[16]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[17]/q u_soc/u_core/u_ifu/pc_fetch_reg[17]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[18]/q u_soc/u_core/u_ifu/pc_fetch_reg[18]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[19]/q u_soc/u_core/u_ifu/pc_fetch_reg[19]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[20]/q u_soc/u_core/u_ifu/pc_fetch_reg[20]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[21]/q u_soc/u_core/u_ifu/pc_fetch_reg[21]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[22]/q u_soc/u_core/u_ifu/pc_fetch_reg[22]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[28]/q u_soc/u_core/u_ifu/pc_fetch_reg[28]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[29]/q u_soc/u_core/u_ifu/pc_fetch_reg[29]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[31]/q u_soc/u_core/u_ifu/pc_fetch_reg[31]/Q 
add mapped point u_soc/u_core/u_ifu/state[1]/q u_soc/u_core/u_ifu/state_reg[1]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[2]/q u_soc/u_core/u_ifu/pc_decode_reg[2]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[2]/q u_soc/u_core/u_ifu/pc_decode_reg[2]/QN 
add mapped point u_soc/u_core/u_ifu/pc_decode[1]/q u_soc/u_core/u_ifu/pc_decode_reg[1]/Q 
add mapped point u_soc/u_core/u_ifu/pc_decode[1]/q u_soc/u_core/u_ifu/pc_decode_reg[1]/QN 
add mapped point u_soc/u_core/u_ifu/pc_fetch[27]/q u_soc/u_core/u_ifu/pc_fetch_reg[27]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[27]/q u_soc/u_core/u_ifu/pc_fetch_reg[27]/QN 
add mapped point u_soc/u_core/u_ifu/pc_fetch[30]/q u_soc/u_core/u_ifu/pc_fetch_reg[30]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[30]/q u_soc/u_core/u_ifu/pc_fetch_reg[30]/QN 
add mapped point u_soc/u_core/u_ifu/pc_fetch[25]/q u_soc/u_core/u_ifu/pc_fetch_reg[25]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[25]/q u_soc/u_core/u_ifu/pc_fetch_reg[25]/QN 
add mapped point u_soc/u_core/u_ifu/pc_fetch[26]/q u_soc/u_core/u_ifu/pc_fetch_reg[26]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[26]/q u_soc/u_core/u_ifu/pc_fetch_reg[26]/QN 
add mapped point u_soc/u_core/u_ifu/pc_fetch[23]/q u_soc/u_core/u_ifu/pc_fetch_reg[23]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[23]/q u_soc/u_core/u_ifu/pc_fetch_reg[23]/QN 
add mapped point u_soc/u_core/u_ifu/pc_fetch[24]/q u_soc/u_core/u_ifu/pc_fetch_reg[24]/Q 
add mapped point u_soc/u_core/u_ifu/pc_fetch[24]/q u_soc/u_core/u_ifu/pc_fetch_reg[24]/QN 
add mapped point u_soc/u_core/u_ifu/state[0]/q u_soc/u_core/u_ifu/state_reg[0]/Q 
add mapped point u_soc/u_core/u_ifu/state[0]/q u_soc/u_core/u_ifu/state_reg[0]/QN 
add mapped point u_soc/u_core/u_rf/mem[1][0]/q u_soc/u_core/u_rf/mem_reg[1][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][1]/q u_soc/u_core/u_rf/mem_reg[1][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][2]/q u_soc/u_core/u_rf/mem_reg[1][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][3]/q u_soc/u_core/u_rf/mem_reg[1][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][4]/q u_soc/u_core/u_rf/mem_reg[1][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][5]/q u_soc/u_core/u_rf/mem_reg[1][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][6]/q u_soc/u_core/u_rf/mem_reg[1][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][7]/q u_soc/u_core/u_rf/mem_reg[1][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][8]/q u_soc/u_core/u_rf/mem_reg[1][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][9]/q u_soc/u_core/u_rf/mem_reg[1][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][10]/q u_soc/u_core/u_rf/mem_reg[1][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][11]/q u_soc/u_core/u_rf/mem_reg[1][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][12]/q u_soc/u_core/u_rf/mem_reg[1][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][13]/q u_soc/u_core/u_rf/mem_reg[1][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][14]/q u_soc/u_core/u_rf/mem_reg[1][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][15]/q u_soc/u_core/u_rf/mem_reg[1][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][16]/q u_soc/u_core/u_rf/mem_reg[1][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][17]/q u_soc/u_core/u_rf/mem_reg[1][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][18]/q u_soc/u_core/u_rf/mem_reg[1][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][19]/q u_soc/u_core/u_rf/mem_reg[1][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][20]/q u_soc/u_core/u_rf/mem_reg[1][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][21]/q u_soc/u_core/u_rf/mem_reg[1][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][22]/q u_soc/u_core/u_rf/mem_reg[1][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][23]/q u_soc/u_core/u_rf/mem_reg[1][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][24]/q u_soc/u_core/u_rf/mem_reg[1][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][25]/q u_soc/u_core/u_rf/mem_reg[1][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][26]/q u_soc/u_core/u_rf/mem_reg[1][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][27]/q u_soc/u_core/u_rf/mem_reg[1][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][28]/q u_soc/u_core/u_rf/mem_reg[1][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][29]/q u_soc/u_core/u_rf/mem_reg[1][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][30]/q u_soc/u_core/u_rf/mem_reg[1][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[1][31]/q u_soc/u_core/u_rf/mem_reg[1][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][0]/q u_soc/u_core/u_rf/mem_reg[2][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][1]/q u_soc/u_core/u_rf/mem_reg[2][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][2]/q u_soc/u_core/u_rf/mem_reg[2][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][3]/q u_soc/u_core/u_rf/mem_reg[2][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][4]/q u_soc/u_core/u_rf/mem_reg[2][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][5]/q u_soc/u_core/u_rf/mem_reg[2][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][6]/q u_soc/u_core/u_rf/mem_reg[2][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][7]/q u_soc/u_core/u_rf/mem_reg[2][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][8]/q u_soc/u_core/u_rf/mem_reg[2][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][9]/q u_soc/u_core/u_rf/mem_reg[2][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][10]/q u_soc/u_core/u_rf/mem_reg[2][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][11]/q u_soc/u_core/u_rf/mem_reg[2][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][12]/q u_soc/u_core/u_rf/mem_reg[2][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][13]/q u_soc/u_core/u_rf/mem_reg[2][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][14]/q u_soc/u_core/u_rf/mem_reg[2][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][15]/q u_soc/u_core/u_rf/mem_reg[2][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][16]/q u_soc/u_core/u_rf/mem_reg[2][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][17]/q u_soc/u_core/u_rf/mem_reg[2][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][18]/q u_soc/u_core/u_rf/mem_reg[2][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][19]/q u_soc/u_core/u_rf/mem_reg[2][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][20]/q u_soc/u_core/u_rf/mem_reg[2][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][21]/q u_soc/u_core/u_rf/mem_reg[2][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][22]/q u_soc/u_core/u_rf/mem_reg[2][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][23]/q u_soc/u_core/u_rf/mem_reg[2][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][24]/q u_soc/u_core/u_rf/mem_reg[2][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][25]/q u_soc/u_core/u_rf/mem_reg[2][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][26]/q u_soc/u_core/u_rf/mem_reg[2][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][27]/q u_soc/u_core/u_rf/mem_reg[2][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][28]/q u_soc/u_core/u_rf/mem_reg[2][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][29]/q u_soc/u_core/u_rf/mem_reg[2][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][30]/q u_soc/u_core/u_rf/mem_reg[2][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[2][31]/q u_soc/u_core/u_rf/mem_reg[2][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][0]/q u_soc/u_core/u_rf/mem_reg[3][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][1]/q u_soc/u_core/u_rf/mem_reg[3][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][2]/q u_soc/u_core/u_rf/mem_reg[3][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][3]/q u_soc/u_core/u_rf/mem_reg[3][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][4]/q u_soc/u_core/u_rf/mem_reg[3][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][5]/q u_soc/u_core/u_rf/mem_reg[3][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][6]/q u_soc/u_core/u_rf/mem_reg[3][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][7]/q u_soc/u_core/u_rf/mem_reg[3][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][8]/q u_soc/u_core/u_rf/mem_reg[3][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][9]/q u_soc/u_core/u_rf/mem_reg[3][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][10]/q u_soc/u_core/u_rf/mem_reg[3][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][11]/q u_soc/u_core/u_rf/mem_reg[3][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][12]/q u_soc/u_core/u_rf/mem_reg[3][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][13]/q u_soc/u_core/u_rf/mem_reg[3][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][14]/q u_soc/u_core/u_rf/mem_reg[3][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][15]/q u_soc/u_core/u_rf/mem_reg[3][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][16]/q u_soc/u_core/u_rf/mem_reg[3][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][17]/q u_soc/u_core/u_rf/mem_reg[3][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][18]/q u_soc/u_core/u_rf/mem_reg[3][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][19]/q u_soc/u_core/u_rf/mem_reg[3][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][20]/q u_soc/u_core/u_rf/mem_reg[3][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][21]/q u_soc/u_core/u_rf/mem_reg[3][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][22]/q u_soc/u_core/u_rf/mem_reg[3][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][23]/q u_soc/u_core/u_rf/mem_reg[3][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][24]/q u_soc/u_core/u_rf/mem_reg[3][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][25]/q u_soc/u_core/u_rf/mem_reg[3][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][26]/q u_soc/u_core/u_rf/mem_reg[3][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][27]/q u_soc/u_core/u_rf/mem_reg[3][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][28]/q u_soc/u_core/u_rf/mem_reg[3][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][29]/q u_soc/u_core/u_rf/mem_reg[3][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][30]/q u_soc/u_core/u_rf/mem_reg[3][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[3][31]/q u_soc/u_core/u_rf/mem_reg[3][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][0]/q u_soc/u_core/u_rf/mem_reg[4][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][1]/q u_soc/u_core/u_rf/mem_reg[4][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][2]/q u_soc/u_core/u_rf/mem_reg[4][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][3]/q u_soc/u_core/u_rf/mem_reg[4][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][4]/q u_soc/u_core/u_rf/mem_reg[4][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][5]/q u_soc/u_core/u_rf/mem_reg[4][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][6]/q u_soc/u_core/u_rf/mem_reg[4][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][7]/q u_soc/u_core/u_rf/mem_reg[4][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][8]/q u_soc/u_core/u_rf/mem_reg[4][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][9]/q u_soc/u_core/u_rf/mem_reg[4][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][10]/q u_soc/u_core/u_rf/mem_reg[4][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][11]/q u_soc/u_core/u_rf/mem_reg[4][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][12]/q u_soc/u_core/u_rf/mem_reg[4][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][13]/q u_soc/u_core/u_rf/mem_reg[4][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][14]/q u_soc/u_core/u_rf/mem_reg[4][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][15]/q u_soc/u_core/u_rf/mem_reg[4][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][16]/q u_soc/u_core/u_rf/mem_reg[4][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][17]/q u_soc/u_core/u_rf/mem_reg[4][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][18]/q u_soc/u_core/u_rf/mem_reg[4][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][19]/q u_soc/u_core/u_rf/mem_reg[4][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][20]/q u_soc/u_core/u_rf/mem_reg[4][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][21]/q u_soc/u_core/u_rf/mem_reg[4][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][22]/q u_soc/u_core/u_rf/mem_reg[4][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][23]/q u_soc/u_core/u_rf/mem_reg[4][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][24]/q u_soc/u_core/u_rf/mem_reg[4][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][25]/q u_soc/u_core/u_rf/mem_reg[4][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][26]/q u_soc/u_core/u_rf/mem_reg[4][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][27]/q u_soc/u_core/u_rf/mem_reg[4][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][28]/q u_soc/u_core/u_rf/mem_reg[4][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][29]/q u_soc/u_core/u_rf/mem_reg[4][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][30]/q u_soc/u_core/u_rf/mem_reg[4][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[4][31]/q u_soc/u_core/u_rf/mem_reg[4][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][0]/q u_soc/u_core/u_rf/mem_reg[5][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][1]/q u_soc/u_core/u_rf/mem_reg[5][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][2]/q u_soc/u_core/u_rf/mem_reg[5][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][3]/q u_soc/u_core/u_rf/mem_reg[5][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][4]/q u_soc/u_core/u_rf/mem_reg[5][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][5]/q u_soc/u_core/u_rf/mem_reg[5][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][6]/q u_soc/u_core/u_rf/mem_reg[5][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][7]/q u_soc/u_core/u_rf/mem_reg[5][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][8]/q u_soc/u_core/u_rf/mem_reg[5][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][9]/q u_soc/u_core/u_rf/mem_reg[5][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][10]/q u_soc/u_core/u_rf/mem_reg[5][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][11]/q u_soc/u_core/u_rf/mem_reg[5][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][12]/q u_soc/u_core/u_rf/mem_reg[5][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][13]/q u_soc/u_core/u_rf/mem_reg[5][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][14]/q u_soc/u_core/u_rf/mem_reg[5][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][15]/q u_soc/u_core/u_rf/mem_reg[5][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][16]/q u_soc/u_core/u_rf/mem_reg[5][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][17]/q u_soc/u_core/u_rf/mem_reg[5][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][18]/q u_soc/u_core/u_rf/mem_reg[5][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][19]/q u_soc/u_core/u_rf/mem_reg[5][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][20]/q u_soc/u_core/u_rf/mem_reg[5][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][21]/q u_soc/u_core/u_rf/mem_reg[5][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][22]/q u_soc/u_core/u_rf/mem_reg[5][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][23]/q u_soc/u_core/u_rf/mem_reg[5][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][24]/q u_soc/u_core/u_rf/mem_reg[5][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][25]/q u_soc/u_core/u_rf/mem_reg[5][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][26]/q u_soc/u_core/u_rf/mem_reg[5][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][27]/q u_soc/u_core/u_rf/mem_reg[5][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][28]/q u_soc/u_core/u_rf/mem_reg[5][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][29]/q u_soc/u_core/u_rf/mem_reg[5][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][30]/q u_soc/u_core/u_rf/mem_reg[5][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[5][31]/q u_soc/u_core/u_rf/mem_reg[5][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][0]/q u_soc/u_core/u_rf/mem_reg[6][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][1]/q u_soc/u_core/u_rf/mem_reg[6][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][2]/q u_soc/u_core/u_rf/mem_reg[6][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][3]/q u_soc/u_core/u_rf/mem_reg[6][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][4]/q u_soc/u_core/u_rf/mem_reg[6][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][5]/q u_soc/u_core/u_rf/mem_reg[6][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][6]/q u_soc/u_core/u_rf/mem_reg[6][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][7]/q u_soc/u_core/u_rf/mem_reg[6][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][8]/q u_soc/u_core/u_rf/mem_reg[6][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][9]/q u_soc/u_core/u_rf/mem_reg[6][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][10]/q u_soc/u_core/u_rf/mem_reg[6][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][11]/q u_soc/u_core/u_rf/mem_reg[6][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][12]/q u_soc/u_core/u_rf/mem_reg[6][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][13]/q u_soc/u_core/u_rf/mem_reg[6][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][14]/q u_soc/u_core/u_rf/mem_reg[6][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][15]/q u_soc/u_core/u_rf/mem_reg[6][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][16]/q u_soc/u_core/u_rf/mem_reg[6][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][17]/q u_soc/u_core/u_rf/mem_reg[6][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][18]/q u_soc/u_core/u_rf/mem_reg[6][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][19]/q u_soc/u_core/u_rf/mem_reg[6][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][20]/q u_soc/u_core/u_rf/mem_reg[6][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][21]/q u_soc/u_core/u_rf/mem_reg[6][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][22]/q u_soc/u_core/u_rf/mem_reg[6][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][23]/q u_soc/u_core/u_rf/mem_reg[6][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][24]/q u_soc/u_core/u_rf/mem_reg[6][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][25]/q u_soc/u_core/u_rf/mem_reg[6][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][26]/q u_soc/u_core/u_rf/mem_reg[6][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][27]/q u_soc/u_core/u_rf/mem_reg[6][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][28]/q u_soc/u_core/u_rf/mem_reg[6][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][29]/q u_soc/u_core/u_rf/mem_reg[6][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][30]/q u_soc/u_core/u_rf/mem_reg[6][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[6][31]/q u_soc/u_core/u_rf/mem_reg[6][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][0]/q u_soc/u_core/u_rf/mem_reg[7][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][1]/q u_soc/u_core/u_rf/mem_reg[7][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][2]/q u_soc/u_core/u_rf/mem_reg[7][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][3]/q u_soc/u_core/u_rf/mem_reg[7][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][4]/q u_soc/u_core/u_rf/mem_reg[7][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][5]/q u_soc/u_core/u_rf/mem_reg[7][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][6]/q u_soc/u_core/u_rf/mem_reg[7][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][7]/q u_soc/u_core/u_rf/mem_reg[7][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][8]/q u_soc/u_core/u_rf/mem_reg[7][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][9]/q u_soc/u_core/u_rf/mem_reg[7][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][10]/q u_soc/u_core/u_rf/mem_reg[7][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][11]/q u_soc/u_core/u_rf/mem_reg[7][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][12]/q u_soc/u_core/u_rf/mem_reg[7][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][13]/q u_soc/u_core/u_rf/mem_reg[7][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][14]/q u_soc/u_core/u_rf/mem_reg[7][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][15]/q u_soc/u_core/u_rf/mem_reg[7][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][16]/q u_soc/u_core/u_rf/mem_reg[7][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][17]/q u_soc/u_core/u_rf/mem_reg[7][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][18]/q u_soc/u_core/u_rf/mem_reg[7][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][19]/q u_soc/u_core/u_rf/mem_reg[7][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][20]/q u_soc/u_core/u_rf/mem_reg[7][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][21]/q u_soc/u_core/u_rf/mem_reg[7][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][22]/q u_soc/u_core/u_rf/mem_reg[7][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][23]/q u_soc/u_core/u_rf/mem_reg[7][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][24]/q u_soc/u_core/u_rf/mem_reg[7][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][25]/q u_soc/u_core/u_rf/mem_reg[7][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][26]/q u_soc/u_core/u_rf/mem_reg[7][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][27]/q u_soc/u_core/u_rf/mem_reg[7][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][28]/q u_soc/u_core/u_rf/mem_reg[7][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][29]/q u_soc/u_core/u_rf/mem_reg[7][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][30]/q u_soc/u_core/u_rf/mem_reg[7][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[7][31]/q u_soc/u_core/u_rf/mem_reg[7][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][0]/q u_soc/u_core/u_rf/mem_reg[8][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][1]/q u_soc/u_core/u_rf/mem_reg[8][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][2]/q u_soc/u_core/u_rf/mem_reg[8][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][3]/q u_soc/u_core/u_rf/mem_reg[8][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][4]/q u_soc/u_core/u_rf/mem_reg[8][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][5]/q u_soc/u_core/u_rf/mem_reg[8][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][6]/q u_soc/u_core/u_rf/mem_reg[8][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][7]/q u_soc/u_core/u_rf/mem_reg[8][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][8]/q u_soc/u_core/u_rf/mem_reg[8][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][9]/q u_soc/u_core/u_rf/mem_reg[8][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][10]/q u_soc/u_core/u_rf/mem_reg[8][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][11]/q u_soc/u_core/u_rf/mem_reg[8][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][12]/q u_soc/u_core/u_rf/mem_reg[8][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][13]/q u_soc/u_core/u_rf/mem_reg[8][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][14]/q u_soc/u_core/u_rf/mem_reg[8][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][15]/q u_soc/u_core/u_rf/mem_reg[8][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][16]/q u_soc/u_core/u_rf/mem_reg[8][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][17]/q u_soc/u_core/u_rf/mem_reg[8][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][18]/q u_soc/u_core/u_rf/mem_reg[8][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][19]/q u_soc/u_core/u_rf/mem_reg[8][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][20]/q u_soc/u_core/u_rf/mem_reg[8][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][21]/q u_soc/u_core/u_rf/mem_reg[8][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][22]/q u_soc/u_core/u_rf/mem_reg[8][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][23]/q u_soc/u_core/u_rf/mem_reg[8][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][24]/q u_soc/u_core/u_rf/mem_reg[8][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][25]/q u_soc/u_core/u_rf/mem_reg[8][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][26]/q u_soc/u_core/u_rf/mem_reg[8][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][27]/q u_soc/u_core/u_rf/mem_reg[8][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][28]/q u_soc/u_core/u_rf/mem_reg[8][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][29]/q u_soc/u_core/u_rf/mem_reg[8][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][30]/q u_soc/u_core/u_rf/mem_reg[8][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[8][31]/q u_soc/u_core/u_rf/mem_reg[8][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][0]/q u_soc/u_core/u_rf/mem_reg[9][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][1]/q u_soc/u_core/u_rf/mem_reg[9][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][2]/q u_soc/u_core/u_rf/mem_reg[9][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][3]/q u_soc/u_core/u_rf/mem_reg[9][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][4]/q u_soc/u_core/u_rf/mem_reg[9][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][5]/q u_soc/u_core/u_rf/mem_reg[9][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][6]/q u_soc/u_core/u_rf/mem_reg[9][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][7]/q u_soc/u_core/u_rf/mem_reg[9][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][8]/q u_soc/u_core/u_rf/mem_reg[9][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][9]/q u_soc/u_core/u_rf/mem_reg[9][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][10]/q u_soc/u_core/u_rf/mem_reg[9][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][11]/q u_soc/u_core/u_rf/mem_reg[9][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][12]/q u_soc/u_core/u_rf/mem_reg[9][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][13]/q u_soc/u_core/u_rf/mem_reg[9][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][14]/q u_soc/u_core/u_rf/mem_reg[9][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][15]/q u_soc/u_core/u_rf/mem_reg[9][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][16]/q u_soc/u_core/u_rf/mem_reg[9][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][17]/q u_soc/u_core/u_rf/mem_reg[9][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][18]/q u_soc/u_core/u_rf/mem_reg[9][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][19]/q u_soc/u_core/u_rf/mem_reg[9][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][20]/q u_soc/u_core/u_rf/mem_reg[9][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][21]/q u_soc/u_core/u_rf/mem_reg[9][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][22]/q u_soc/u_core/u_rf/mem_reg[9][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][23]/q u_soc/u_core/u_rf/mem_reg[9][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][24]/q u_soc/u_core/u_rf/mem_reg[9][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][25]/q u_soc/u_core/u_rf/mem_reg[9][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][26]/q u_soc/u_core/u_rf/mem_reg[9][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][27]/q u_soc/u_core/u_rf/mem_reg[9][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][28]/q u_soc/u_core/u_rf/mem_reg[9][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][29]/q u_soc/u_core/u_rf/mem_reg[9][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][30]/q u_soc/u_core/u_rf/mem_reg[9][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[9][31]/q u_soc/u_core/u_rf/mem_reg[9][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][0]/q u_soc/u_core/u_rf/mem_reg[10][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][1]/q u_soc/u_core/u_rf/mem_reg[10][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][2]/q u_soc/u_core/u_rf/mem_reg[10][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][3]/q u_soc/u_core/u_rf/mem_reg[10][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][4]/q u_soc/u_core/u_rf/mem_reg[10][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][5]/q u_soc/u_core/u_rf/mem_reg[10][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][6]/q u_soc/u_core/u_rf/mem_reg[10][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][7]/q u_soc/u_core/u_rf/mem_reg[10][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][8]/q u_soc/u_core/u_rf/mem_reg[10][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][9]/q u_soc/u_core/u_rf/mem_reg[10][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][10]/q u_soc/u_core/u_rf/mem_reg[10][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][11]/q u_soc/u_core/u_rf/mem_reg[10][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][12]/q u_soc/u_core/u_rf/mem_reg[10][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][13]/q u_soc/u_core/u_rf/mem_reg[10][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][14]/q u_soc/u_core/u_rf/mem_reg[10][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][15]/q u_soc/u_core/u_rf/mem_reg[10][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][16]/q u_soc/u_core/u_rf/mem_reg[10][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][17]/q u_soc/u_core/u_rf/mem_reg[10][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][18]/q u_soc/u_core/u_rf/mem_reg[10][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][19]/q u_soc/u_core/u_rf/mem_reg[10][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][20]/q u_soc/u_core/u_rf/mem_reg[10][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][21]/q u_soc/u_core/u_rf/mem_reg[10][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][22]/q u_soc/u_core/u_rf/mem_reg[10][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][23]/q u_soc/u_core/u_rf/mem_reg[10][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][24]/q u_soc/u_core/u_rf/mem_reg[10][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][25]/q u_soc/u_core/u_rf/mem_reg[10][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][26]/q u_soc/u_core/u_rf/mem_reg[10][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][27]/q u_soc/u_core/u_rf/mem_reg[10][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][28]/q u_soc/u_core/u_rf/mem_reg[10][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][29]/q u_soc/u_core/u_rf/mem_reg[10][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][30]/q u_soc/u_core/u_rf/mem_reg[10][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[10][31]/q u_soc/u_core/u_rf/mem_reg[10][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][0]/q u_soc/u_core/u_rf/mem_reg[11][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][1]/q u_soc/u_core/u_rf/mem_reg[11][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][2]/q u_soc/u_core/u_rf/mem_reg[11][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][3]/q u_soc/u_core/u_rf/mem_reg[11][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][4]/q u_soc/u_core/u_rf/mem_reg[11][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][5]/q u_soc/u_core/u_rf/mem_reg[11][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][6]/q u_soc/u_core/u_rf/mem_reg[11][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][7]/q u_soc/u_core/u_rf/mem_reg[11][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][8]/q u_soc/u_core/u_rf/mem_reg[11][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][9]/q u_soc/u_core/u_rf/mem_reg[11][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][10]/q u_soc/u_core/u_rf/mem_reg[11][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][11]/q u_soc/u_core/u_rf/mem_reg[11][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][12]/q u_soc/u_core/u_rf/mem_reg[11][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][13]/q u_soc/u_core/u_rf/mem_reg[11][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][14]/q u_soc/u_core/u_rf/mem_reg[11][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][15]/q u_soc/u_core/u_rf/mem_reg[11][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][16]/q u_soc/u_core/u_rf/mem_reg[11][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][17]/q u_soc/u_core/u_rf/mem_reg[11][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][18]/q u_soc/u_core/u_rf/mem_reg[11][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][19]/q u_soc/u_core/u_rf/mem_reg[11][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][20]/q u_soc/u_core/u_rf/mem_reg[11][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][21]/q u_soc/u_core/u_rf/mem_reg[11][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][22]/q u_soc/u_core/u_rf/mem_reg[11][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][23]/q u_soc/u_core/u_rf/mem_reg[11][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][24]/q u_soc/u_core/u_rf/mem_reg[11][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][25]/q u_soc/u_core/u_rf/mem_reg[11][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][26]/q u_soc/u_core/u_rf/mem_reg[11][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][27]/q u_soc/u_core/u_rf/mem_reg[11][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][28]/q u_soc/u_core/u_rf/mem_reg[11][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][29]/q u_soc/u_core/u_rf/mem_reg[11][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][30]/q u_soc/u_core/u_rf/mem_reg[11][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[11][31]/q u_soc/u_core/u_rf/mem_reg[11][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][0]/q u_soc/u_core/u_rf/mem_reg[12][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][1]/q u_soc/u_core/u_rf/mem_reg[12][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][2]/q u_soc/u_core/u_rf/mem_reg[12][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][3]/q u_soc/u_core/u_rf/mem_reg[12][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][4]/q u_soc/u_core/u_rf/mem_reg[12][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][5]/q u_soc/u_core/u_rf/mem_reg[12][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][6]/q u_soc/u_core/u_rf/mem_reg[12][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][7]/q u_soc/u_core/u_rf/mem_reg[12][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][8]/q u_soc/u_core/u_rf/mem_reg[12][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][9]/q u_soc/u_core/u_rf/mem_reg[12][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][10]/q u_soc/u_core/u_rf/mem_reg[12][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][11]/q u_soc/u_core/u_rf/mem_reg[12][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][12]/q u_soc/u_core/u_rf/mem_reg[12][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][13]/q u_soc/u_core/u_rf/mem_reg[12][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][14]/q u_soc/u_core/u_rf/mem_reg[12][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][15]/q u_soc/u_core/u_rf/mem_reg[12][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][16]/q u_soc/u_core/u_rf/mem_reg[12][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][17]/q u_soc/u_core/u_rf/mem_reg[12][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][18]/q u_soc/u_core/u_rf/mem_reg[12][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][19]/q u_soc/u_core/u_rf/mem_reg[12][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][20]/q u_soc/u_core/u_rf/mem_reg[12][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][21]/q u_soc/u_core/u_rf/mem_reg[12][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][22]/q u_soc/u_core/u_rf/mem_reg[12][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][23]/q u_soc/u_core/u_rf/mem_reg[12][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][24]/q u_soc/u_core/u_rf/mem_reg[12][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][25]/q u_soc/u_core/u_rf/mem_reg[12][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][26]/q u_soc/u_core/u_rf/mem_reg[12][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][27]/q u_soc/u_core/u_rf/mem_reg[12][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][28]/q u_soc/u_core/u_rf/mem_reg[12][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][29]/q u_soc/u_core/u_rf/mem_reg[12][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][30]/q u_soc/u_core/u_rf/mem_reg[12][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[12][31]/q u_soc/u_core/u_rf/mem_reg[12][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][0]/q u_soc/u_core/u_rf/mem_reg[13][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][1]/q u_soc/u_core/u_rf/mem_reg[13][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][2]/q u_soc/u_core/u_rf/mem_reg[13][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][3]/q u_soc/u_core/u_rf/mem_reg[13][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][4]/q u_soc/u_core/u_rf/mem_reg[13][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][5]/q u_soc/u_core/u_rf/mem_reg[13][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][6]/q u_soc/u_core/u_rf/mem_reg[13][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][7]/q u_soc/u_core/u_rf/mem_reg[13][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][8]/q u_soc/u_core/u_rf/mem_reg[13][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][9]/q u_soc/u_core/u_rf/mem_reg[13][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][10]/q u_soc/u_core/u_rf/mem_reg[13][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][11]/q u_soc/u_core/u_rf/mem_reg[13][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][12]/q u_soc/u_core/u_rf/mem_reg[13][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][13]/q u_soc/u_core/u_rf/mem_reg[13][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][14]/q u_soc/u_core/u_rf/mem_reg[13][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][15]/q u_soc/u_core/u_rf/mem_reg[13][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][16]/q u_soc/u_core/u_rf/mem_reg[13][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][17]/q u_soc/u_core/u_rf/mem_reg[13][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][18]/q u_soc/u_core/u_rf/mem_reg[13][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][19]/q u_soc/u_core/u_rf/mem_reg[13][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][20]/q u_soc/u_core/u_rf/mem_reg[13][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][21]/q u_soc/u_core/u_rf/mem_reg[13][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][22]/q u_soc/u_core/u_rf/mem_reg[13][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][23]/q u_soc/u_core/u_rf/mem_reg[13][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][24]/q u_soc/u_core/u_rf/mem_reg[13][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][25]/q u_soc/u_core/u_rf/mem_reg[13][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][26]/q u_soc/u_core/u_rf/mem_reg[13][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][27]/q u_soc/u_core/u_rf/mem_reg[13][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][28]/q u_soc/u_core/u_rf/mem_reg[13][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][29]/q u_soc/u_core/u_rf/mem_reg[13][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][30]/q u_soc/u_core/u_rf/mem_reg[13][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[13][31]/q u_soc/u_core/u_rf/mem_reg[13][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][0]/q u_soc/u_core/u_rf/mem_reg[14][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][1]/q u_soc/u_core/u_rf/mem_reg[14][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][2]/q u_soc/u_core/u_rf/mem_reg[14][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][3]/q u_soc/u_core/u_rf/mem_reg[14][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][4]/q u_soc/u_core/u_rf/mem_reg[14][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][5]/q u_soc/u_core/u_rf/mem_reg[14][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][6]/q u_soc/u_core/u_rf/mem_reg[14][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][7]/q u_soc/u_core/u_rf/mem_reg[14][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][8]/q u_soc/u_core/u_rf/mem_reg[14][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][9]/q u_soc/u_core/u_rf/mem_reg[14][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][10]/q u_soc/u_core/u_rf/mem_reg[14][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][11]/q u_soc/u_core/u_rf/mem_reg[14][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][12]/q u_soc/u_core/u_rf/mem_reg[14][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][13]/q u_soc/u_core/u_rf/mem_reg[14][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][14]/q u_soc/u_core/u_rf/mem_reg[14][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][15]/q u_soc/u_core/u_rf/mem_reg[14][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][16]/q u_soc/u_core/u_rf/mem_reg[14][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][17]/q u_soc/u_core/u_rf/mem_reg[14][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][18]/q u_soc/u_core/u_rf/mem_reg[14][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][19]/q u_soc/u_core/u_rf/mem_reg[14][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][20]/q u_soc/u_core/u_rf/mem_reg[14][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][21]/q u_soc/u_core/u_rf/mem_reg[14][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][22]/q u_soc/u_core/u_rf/mem_reg[14][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][23]/q u_soc/u_core/u_rf/mem_reg[14][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][24]/q u_soc/u_core/u_rf/mem_reg[14][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][25]/q u_soc/u_core/u_rf/mem_reg[14][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][26]/q u_soc/u_core/u_rf/mem_reg[14][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][27]/q u_soc/u_core/u_rf/mem_reg[14][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][28]/q u_soc/u_core/u_rf/mem_reg[14][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][29]/q u_soc/u_core/u_rf/mem_reg[14][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][30]/q u_soc/u_core/u_rf/mem_reg[14][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[14][31]/q u_soc/u_core/u_rf/mem_reg[14][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][0]/q u_soc/u_core/u_rf/mem_reg[15][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][1]/q u_soc/u_core/u_rf/mem_reg[15][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][2]/q u_soc/u_core/u_rf/mem_reg[15][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][3]/q u_soc/u_core/u_rf/mem_reg[15][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][4]/q u_soc/u_core/u_rf/mem_reg[15][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][5]/q u_soc/u_core/u_rf/mem_reg[15][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][6]/q u_soc/u_core/u_rf/mem_reg[15][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][7]/q u_soc/u_core/u_rf/mem_reg[15][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][8]/q u_soc/u_core/u_rf/mem_reg[15][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][9]/q u_soc/u_core/u_rf/mem_reg[15][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][10]/q u_soc/u_core/u_rf/mem_reg[15][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][11]/q u_soc/u_core/u_rf/mem_reg[15][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][12]/q u_soc/u_core/u_rf/mem_reg[15][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][13]/q u_soc/u_core/u_rf/mem_reg[15][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][14]/q u_soc/u_core/u_rf/mem_reg[15][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][15]/q u_soc/u_core/u_rf/mem_reg[15][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][16]/q u_soc/u_core/u_rf/mem_reg[15][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][17]/q u_soc/u_core/u_rf/mem_reg[15][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][18]/q u_soc/u_core/u_rf/mem_reg[15][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][19]/q u_soc/u_core/u_rf/mem_reg[15][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][20]/q u_soc/u_core/u_rf/mem_reg[15][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][21]/q u_soc/u_core/u_rf/mem_reg[15][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][22]/q u_soc/u_core/u_rf/mem_reg[15][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][23]/q u_soc/u_core/u_rf/mem_reg[15][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][24]/q u_soc/u_core/u_rf/mem_reg[15][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][25]/q u_soc/u_core/u_rf/mem_reg[15][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][26]/q u_soc/u_core/u_rf/mem_reg[15][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][27]/q u_soc/u_core/u_rf/mem_reg[15][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][28]/q u_soc/u_core/u_rf/mem_reg[15][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][29]/q u_soc/u_core/u_rf/mem_reg[15][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][30]/q u_soc/u_core/u_rf/mem_reg[15][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[15][31]/q u_soc/u_core/u_rf/mem_reg[15][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][0]/q u_soc/u_core/u_rf/mem_reg[16][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][1]/q u_soc/u_core/u_rf/mem_reg[16][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][2]/q u_soc/u_core/u_rf/mem_reg[16][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][3]/q u_soc/u_core/u_rf/mem_reg[16][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][4]/q u_soc/u_core/u_rf/mem_reg[16][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][5]/q u_soc/u_core/u_rf/mem_reg[16][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][6]/q u_soc/u_core/u_rf/mem_reg[16][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][7]/q u_soc/u_core/u_rf/mem_reg[16][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][8]/q u_soc/u_core/u_rf/mem_reg[16][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][9]/q u_soc/u_core/u_rf/mem_reg[16][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][10]/q u_soc/u_core/u_rf/mem_reg[16][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][11]/q u_soc/u_core/u_rf/mem_reg[16][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][12]/q u_soc/u_core/u_rf/mem_reg[16][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][13]/q u_soc/u_core/u_rf/mem_reg[16][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][14]/q u_soc/u_core/u_rf/mem_reg[16][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][15]/q u_soc/u_core/u_rf/mem_reg[16][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][16]/q u_soc/u_core/u_rf/mem_reg[16][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][17]/q u_soc/u_core/u_rf/mem_reg[16][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][18]/q u_soc/u_core/u_rf/mem_reg[16][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][19]/q u_soc/u_core/u_rf/mem_reg[16][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][20]/q u_soc/u_core/u_rf/mem_reg[16][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][21]/q u_soc/u_core/u_rf/mem_reg[16][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][22]/q u_soc/u_core/u_rf/mem_reg[16][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][23]/q u_soc/u_core/u_rf/mem_reg[16][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][24]/q u_soc/u_core/u_rf/mem_reg[16][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][25]/q u_soc/u_core/u_rf/mem_reg[16][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][26]/q u_soc/u_core/u_rf/mem_reg[16][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][27]/q u_soc/u_core/u_rf/mem_reg[16][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][28]/q u_soc/u_core/u_rf/mem_reg[16][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][29]/q u_soc/u_core/u_rf/mem_reg[16][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][30]/q u_soc/u_core/u_rf/mem_reg[16][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[16][31]/q u_soc/u_core/u_rf/mem_reg[16][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][0]/q u_soc/u_core/u_rf/mem_reg[17][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][1]/q u_soc/u_core/u_rf/mem_reg[17][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][2]/q u_soc/u_core/u_rf/mem_reg[17][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][3]/q u_soc/u_core/u_rf/mem_reg[17][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][4]/q u_soc/u_core/u_rf/mem_reg[17][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][5]/q u_soc/u_core/u_rf/mem_reg[17][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][6]/q u_soc/u_core/u_rf/mem_reg[17][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][7]/q u_soc/u_core/u_rf/mem_reg[17][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][8]/q u_soc/u_core/u_rf/mem_reg[17][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][9]/q u_soc/u_core/u_rf/mem_reg[17][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][10]/q u_soc/u_core/u_rf/mem_reg[17][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][11]/q u_soc/u_core/u_rf/mem_reg[17][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][12]/q u_soc/u_core/u_rf/mem_reg[17][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][13]/q u_soc/u_core/u_rf/mem_reg[17][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][14]/q u_soc/u_core/u_rf/mem_reg[17][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][15]/q u_soc/u_core/u_rf/mem_reg[17][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][16]/q u_soc/u_core/u_rf/mem_reg[17][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][17]/q u_soc/u_core/u_rf/mem_reg[17][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][18]/q u_soc/u_core/u_rf/mem_reg[17][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][19]/q u_soc/u_core/u_rf/mem_reg[17][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][20]/q u_soc/u_core/u_rf/mem_reg[17][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][21]/q u_soc/u_core/u_rf/mem_reg[17][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][22]/q u_soc/u_core/u_rf/mem_reg[17][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][23]/q u_soc/u_core/u_rf/mem_reg[17][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][24]/q u_soc/u_core/u_rf/mem_reg[17][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][25]/q u_soc/u_core/u_rf/mem_reg[17][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][26]/q u_soc/u_core/u_rf/mem_reg[17][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][27]/q u_soc/u_core/u_rf/mem_reg[17][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][28]/q u_soc/u_core/u_rf/mem_reg[17][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][29]/q u_soc/u_core/u_rf/mem_reg[17][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][30]/q u_soc/u_core/u_rf/mem_reg[17][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[17][31]/q u_soc/u_core/u_rf/mem_reg[17][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][0]/q u_soc/u_core/u_rf/mem_reg[18][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][1]/q u_soc/u_core/u_rf/mem_reg[18][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][2]/q u_soc/u_core/u_rf/mem_reg[18][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][3]/q u_soc/u_core/u_rf/mem_reg[18][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][4]/q u_soc/u_core/u_rf/mem_reg[18][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][5]/q u_soc/u_core/u_rf/mem_reg[18][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][6]/q u_soc/u_core/u_rf/mem_reg[18][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][7]/q u_soc/u_core/u_rf/mem_reg[18][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][8]/q u_soc/u_core/u_rf/mem_reg[18][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][9]/q u_soc/u_core/u_rf/mem_reg[18][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][10]/q u_soc/u_core/u_rf/mem_reg[18][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][11]/q u_soc/u_core/u_rf/mem_reg[18][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][12]/q u_soc/u_core/u_rf/mem_reg[18][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][13]/q u_soc/u_core/u_rf/mem_reg[18][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][14]/q u_soc/u_core/u_rf/mem_reg[18][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][15]/q u_soc/u_core/u_rf/mem_reg[18][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][16]/q u_soc/u_core/u_rf/mem_reg[18][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][17]/q u_soc/u_core/u_rf/mem_reg[18][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][18]/q u_soc/u_core/u_rf/mem_reg[18][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][19]/q u_soc/u_core/u_rf/mem_reg[18][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][20]/q u_soc/u_core/u_rf/mem_reg[18][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][21]/q u_soc/u_core/u_rf/mem_reg[18][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][22]/q u_soc/u_core/u_rf/mem_reg[18][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][23]/q u_soc/u_core/u_rf/mem_reg[18][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][24]/q u_soc/u_core/u_rf/mem_reg[18][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][25]/q u_soc/u_core/u_rf/mem_reg[18][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][26]/q u_soc/u_core/u_rf/mem_reg[18][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][27]/q u_soc/u_core/u_rf/mem_reg[18][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][28]/q u_soc/u_core/u_rf/mem_reg[18][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][29]/q u_soc/u_core/u_rf/mem_reg[18][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][30]/q u_soc/u_core/u_rf/mem_reg[18][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[18][31]/q u_soc/u_core/u_rf/mem_reg[18][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][0]/q u_soc/u_core/u_rf/mem_reg[19][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][1]/q u_soc/u_core/u_rf/mem_reg[19][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][2]/q u_soc/u_core/u_rf/mem_reg[19][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][3]/q u_soc/u_core/u_rf/mem_reg[19][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][4]/q u_soc/u_core/u_rf/mem_reg[19][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][5]/q u_soc/u_core/u_rf/mem_reg[19][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][6]/q u_soc/u_core/u_rf/mem_reg[19][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][7]/q u_soc/u_core/u_rf/mem_reg[19][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][8]/q u_soc/u_core/u_rf/mem_reg[19][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][9]/q u_soc/u_core/u_rf/mem_reg[19][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][10]/q u_soc/u_core/u_rf/mem_reg[19][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][11]/q u_soc/u_core/u_rf/mem_reg[19][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][12]/q u_soc/u_core/u_rf/mem_reg[19][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][13]/q u_soc/u_core/u_rf/mem_reg[19][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][14]/q u_soc/u_core/u_rf/mem_reg[19][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][15]/q u_soc/u_core/u_rf/mem_reg[19][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][16]/q u_soc/u_core/u_rf/mem_reg[19][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][17]/q u_soc/u_core/u_rf/mem_reg[19][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][18]/q u_soc/u_core/u_rf/mem_reg[19][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][19]/q u_soc/u_core/u_rf/mem_reg[19][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][20]/q u_soc/u_core/u_rf/mem_reg[19][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][21]/q u_soc/u_core/u_rf/mem_reg[19][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][22]/q u_soc/u_core/u_rf/mem_reg[19][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][23]/q u_soc/u_core/u_rf/mem_reg[19][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][24]/q u_soc/u_core/u_rf/mem_reg[19][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][25]/q u_soc/u_core/u_rf/mem_reg[19][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][26]/q u_soc/u_core/u_rf/mem_reg[19][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][27]/q u_soc/u_core/u_rf/mem_reg[19][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][28]/q u_soc/u_core/u_rf/mem_reg[19][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][29]/q u_soc/u_core/u_rf/mem_reg[19][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][30]/q u_soc/u_core/u_rf/mem_reg[19][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[19][31]/q u_soc/u_core/u_rf/mem_reg[19][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][0]/q u_soc/u_core/u_rf/mem_reg[20][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][1]/q u_soc/u_core/u_rf/mem_reg[20][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][2]/q u_soc/u_core/u_rf/mem_reg[20][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][3]/q u_soc/u_core/u_rf/mem_reg[20][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][4]/q u_soc/u_core/u_rf/mem_reg[20][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][5]/q u_soc/u_core/u_rf/mem_reg[20][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][6]/q u_soc/u_core/u_rf/mem_reg[20][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][7]/q u_soc/u_core/u_rf/mem_reg[20][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][8]/q u_soc/u_core/u_rf/mem_reg[20][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][9]/q u_soc/u_core/u_rf/mem_reg[20][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][10]/q u_soc/u_core/u_rf/mem_reg[20][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][11]/q u_soc/u_core/u_rf/mem_reg[20][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][12]/q u_soc/u_core/u_rf/mem_reg[20][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][13]/q u_soc/u_core/u_rf/mem_reg[20][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][14]/q u_soc/u_core/u_rf/mem_reg[20][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][15]/q u_soc/u_core/u_rf/mem_reg[20][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][16]/q u_soc/u_core/u_rf/mem_reg[20][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][17]/q u_soc/u_core/u_rf/mem_reg[20][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][18]/q u_soc/u_core/u_rf/mem_reg[20][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][19]/q u_soc/u_core/u_rf/mem_reg[20][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][20]/q u_soc/u_core/u_rf/mem_reg[20][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][21]/q u_soc/u_core/u_rf/mem_reg[20][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][22]/q u_soc/u_core/u_rf/mem_reg[20][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][23]/q u_soc/u_core/u_rf/mem_reg[20][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][24]/q u_soc/u_core/u_rf/mem_reg[20][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][25]/q u_soc/u_core/u_rf/mem_reg[20][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][26]/q u_soc/u_core/u_rf/mem_reg[20][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][27]/q u_soc/u_core/u_rf/mem_reg[20][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][28]/q u_soc/u_core/u_rf/mem_reg[20][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][29]/q u_soc/u_core/u_rf/mem_reg[20][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][30]/q u_soc/u_core/u_rf/mem_reg[20][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[20][31]/q u_soc/u_core/u_rf/mem_reg[20][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][0]/q u_soc/u_core/u_rf/mem_reg[21][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][1]/q u_soc/u_core/u_rf/mem_reg[21][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][2]/q u_soc/u_core/u_rf/mem_reg[21][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][3]/q u_soc/u_core/u_rf/mem_reg[21][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][4]/q u_soc/u_core/u_rf/mem_reg[21][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][5]/q u_soc/u_core/u_rf/mem_reg[21][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][6]/q u_soc/u_core/u_rf/mem_reg[21][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][7]/q u_soc/u_core/u_rf/mem_reg[21][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][8]/q u_soc/u_core/u_rf/mem_reg[21][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][9]/q u_soc/u_core/u_rf/mem_reg[21][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][10]/q u_soc/u_core/u_rf/mem_reg[21][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][11]/q u_soc/u_core/u_rf/mem_reg[21][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][12]/q u_soc/u_core/u_rf/mem_reg[21][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][13]/q u_soc/u_core/u_rf/mem_reg[21][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][14]/q u_soc/u_core/u_rf/mem_reg[21][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][15]/q u_soc/u_core/u_rf/mem_reg[21][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][16]/q u_soc/u_core/u_rf/mem_reg[21][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][17]/q u_soc/u_core/u_rf/mem_reg[21][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][18]/q u_soc/u_core/u_rf/mem_reg[21][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][19]/q u_soc/u_core/u_rf/mem_reg[21][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][20]/q u_soc/u_core/u_rf/mem_reg[21][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][21]/q u_soc/u_core/u_rf/mem_reg[21][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][22]/q u_soc/u_core/u_rf/mem_reg[21][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][23]/q u_soc/u_core/u_rf/mem_reg[21][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][24]/q u_soc/u_core/u_rf/mem_reg[21][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][25]/q u_soc/u_core/u_rf/mem_reg[21][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][26]/q u_soc/u_core/u_rf/mem_reg[21][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][27]/q u_soc/u_core/u_rf/mem_reg[21][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][28]/q u_soc/u_core/u_rf/mem_reg[21][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][29]/q u_soc/u_core/u_rf/mem_reg[21][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][30]/q u_soc/u_core/u_rf/mem_reg[21][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[21][31]/q u_soc/u_core/u_rf/mem_reg[21][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][0]/q u_soc/u_core/u_rf/mem_reg[22][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][1]/q u_soc/u_core/u_rf/mem_reg[22][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][2]/q u_soc/u_core/u_rf/mem_reg[22][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][3]/q u_soc/u_core/u_rf/mem_reg[22][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][4]/q u_soc/u_core/u_rf/mem_reg[22][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][5]/q u_soc/u_core/u_rf/mem_reg[22][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][6]/q u_soc/u_core/u_rf/mem_reg[22][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][7]/q u_soc/u_core/u_rf/mem_reg[22][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][8]/q u_soc/u_core/u_rf/mem_reg[22][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][9]/q u_soc/u_core/u_rf/mem_reg[22][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][10]/q u_soc/u_core/u_rf/mem_reg[22][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][11]/q u_soc/u_core/u_rf/mem_reg[22][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][12]/q u_soc/u_core/u_rf/mem_reg[22][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][13]/q u_soc/u_core/u_rf/mem_reg[22][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][14]/q u_soc/u_core/u_rf/mem_reg[22][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][15]/q u_soc/u_core/u_rf/mem_reg[22][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][16]/q u_soc/u_core/u_rf/mem_reg[22][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][17]/q u_soc/u_core/u_rf/mem_reg[22][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][18]/q u_soc/u_core/u_rf/mem_reg[22][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][19]/q u_soc/u_core/u_rf/mem_reg[22][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][20]/q u_soc/u_core/u_rf/mem_reg[22][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][21]/q u_soc/u_core/u_rf/mem_reg[22][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][22]/q u_soc/u_core/u_rf/mem_reg[22][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][23]/q u_soc/u_core/u_rf/mem_reg[22][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][24]/q u_soc/u_core/u_rf/mem_reg[22][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][25]/q u_soc/u_core/u_rf/mem_reg[22][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][26]/q u_soc/u_core/u_rf/mem_reg[22][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][27]/q u_soc/u_core/u_rf/mem_reg[22][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][28]/q u_soc/u_core/u_rf/mem_reg[22][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][29]/q u_soc/u_core/u_rf/mem_reg[22][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][30]/q u_soc/u_core/u_rf/mem_reg[22][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[22][31]/q u_soc/u_core/u_rf/mem_reg[22][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][0]/q u_soc/u_core/u_rf/mem_reg[23][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][1]/q u_soc/u_core/u_rf/mem_reg[23][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][2]/q u_soc/u_core/u_rf/mem_reg[23][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][3]/q u_soc/u_core/u_rf/mem_reg[23][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][4]/q u_soc/u_core/u_rf/mem_reg[23][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][5]/q u_soc/u_core/u_rf/mem_reg[23][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][6]/q u_soc/u_core/u_rf/mem_reg[23][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][7]/q u_soc/u_core/u_rf/mem_reg[23][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][8]/q u_soc/u_core/u_rf/mem_reg[23][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][9]/q u_soc/u_core/u_rf/mem_reg[23][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][10]/q u_soc/u_core/u_rf/mem_reg[23][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][11]/q u_soc/u_core/u_rf/mem_reg[23][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][12]/q u_soc/u_core/u_rf/mem_reg[23][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][13]/q u_soc/u_core/u_rf/mem_reg[23][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][14]/q u_soc/u_core/u_rf/mem_reg[23][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][15]/q u_soc/u_core/u_rf/mem_reg[23][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][16]/q u_soc/u_core/u_rf/mem_reg[23][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][17]/q u_soc/u_core/u_rf/mem_reg[23][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][18]/q u_soc/u_core/u_rf/mem_reg[23][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][19]/q u_soc/u_core/u_rf/mem_reg[23][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][20]/q u_soc/u_core/u_rf/mem_reg[23][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][21]/q u_soc/u_core/u_rf/mem_reg[23][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][22]/q u_soc/u_core/u_rf/mem_reg[23][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][23]/q u_soc/u_core/u_rf/mem_reg[23][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][24]/q u_soc/u_core/u_rf/mem_reg[23][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][25]/q u_soc/u_core/u_rf/mem_reg[23][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][26]/q u_soc/u_core/u_rf/mem_reg[23][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][27]/q u_soc/u_core/u_rf/mem_reg[23][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][28]/q u_soc/u_core/u_rf/mem_reg[23][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][29]/q u_soc/u_core/u_rf/mem_reg[23][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][30]/q u_soc/u_core/u_rf/mem_reg[23][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[23][31]/q u_soc/u_core/u_rf/mem_reg[23][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][0]/q u_soc/u_core/u_rf/mem_reg[24][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][1]/q u_soc/u_core/u_rf/mem_reg[24][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][2]/q u_soc/u_core/u_rf/mem_reg[24][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][3]/q u_soc/u_core/u_rf/mem_reg[24][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][4]/q u_soc/u_core/u_rf/mem_reg[24][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][5]/q u_soc/u_core/u_rf/mem_reg[24][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][6]/q u_soc/u_core/u_rf/mem_reg[24][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][7]/q u_soc/u_core/u_rf/mem_reg[24][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][8]/q u_soc/u_core/u_rf/mem_reg[24][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][9]/q u_soc/u_core/u_rf/mem_reg[24][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][10]/q u_soc/u_core/u_rf/mem_reg[24][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][11]/q u_soc/u_core/u_rf/mem_reg[24][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][12]/q u_soc/u_core/u_rf/mem_reg[24][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][13]/q u_soc/u_core/u_rf/mem_reg[24][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][14]/q u_soc/u_core/u_rf/mem_reg[24][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][15]/q u_soc/u_core/u_rf/mem_reg[24][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][16]/q u_soc/u_core/u_rf/mem_reg[24][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][17]/q u_soc/u_core/u_rf/mem_reg[24][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][18]/q u_soc/u_core/u_rf/mem_reg[24][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][19]/q u_soc/u_core/u_rf/mem_reg[24][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][20]/q u_soc/u_core/u_rf/mem_reg[24][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][21]/q u_soc/u_core/u_rf/mem_reg[24][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][22]/q u_soc/u_core/u_rf/mem_reg[24][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][23]/q u_soc/u_core/u_rf/mem_reg[24][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][24]/q u_soc/u_core/u_rf/mem_reg[24][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][25]/q u_soc/u_core/u_rf/mem_reg[24][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][26]/q u_soc/u_core/u_rf/mem_reg[24][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][27]/q u_soc/u_core/u_rf/mem_reg[24][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][28]/q u_soc/u_core/u_rf/mem_reg[24][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][29]/q u_soc/u_core/u_rf/mem_reg[24][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][30]/q u_soc/u_core/u_rf/mem_reg[24][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[24][31]/q u_soc/u_core/u_rf/mem_reg[24][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][0]/q u_soc/u_core/u_rf/mem_reg[25][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][1]/q u_soc/u_core/u_rf/mem_reg[25][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][2]/q u_soc/u_core/u_rf/mem_reg[25][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][3]/q u_soc/u_core/u_rf/mem_reg[25][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][4]/q u_soc/u_core/u_rf/mem_reg[25][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][5]/q u_soc/u_core/u_rf/mem_reg[25][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][6]/q u_soc/u_core/u_rf/mem_reg[25][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][7]/q u_soc/u_core/u_rf/mem_reg[25][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][8]/q u_soc/u_core/u_rf/mem_reg[25][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][9]/q u_soc/u_core/u_rf/mem_reg[25][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][10]/q u_soc/u_core/u_rf/mem_reg[25][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][11]/q u_soc/u_core/u_rf/mem_reg[25][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][12]/q u_soc/u_core/u_rf/mem_reg[25][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][13]/q u_soc/u_core/u_rf/mem_reg[25][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][14]/q u_soc/u_core/u_rf/mem_reg[25][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][15]/q u_soc/u_core/u_rf/mem_reg[25][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][16]/q u_soc/u_core/u_rf/mem_reg[25][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][17]/q u_soc/u_core/u_rf/mem_reg[25][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][18]/q u_soc/u_core/u_rf/mem_reg[25][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][19]/q u_soc/u_core/u_rf/mem_reg[25][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][20]/q u_soc/u_core/u_rf/mem_reg[25][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][21]/q u_soc/u_core/u_rf/mem_reg[25][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][22]/q u_soc/u_core/u_rf/mem_reg[25][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][23]/q u_soc/u_core/u_rf/mem_reg[25][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][24]/q u_soc/u_core/u_rf/mem_reg[25][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][25]/q u_soc/u_core/u_rf/mem_reg[25][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][26]/q u_soc/u_core/u_rf/mem_reg[25][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][27]/q u_soc/u_core/u_rf/mem_reg[25][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][28]/q u_soc/u_core/u_rf/mem_reg[25][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][29]/q u_soc/u_core/u_rf/mem_reg[25][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][30]/q u_soc/u_core/u_rf/mem_reg[25][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[25][31]/q u_soc/u_core/u_rf/mem_reg[25][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][0]/q u_soc/u_core/u_rf/mem_reg[26][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][1]/q u_soc/u_core/u_rf/mem_reg[26][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][2]/q u_soc/u_core/u_rf/mem_reg[26][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][3]/q u_soc/u_core/u_rf/mem_reg[26][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][4]/q u_soc/u_core/u_rf/mem_reg[26][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][5]/q u_soc/u_core/u_rf/mem_reg[26][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][6]/q u_soc/u_core/u_rf/mem_reg[26][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][7]/q u_soc/u_core/u_rf/mem_reg[26][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][8]/q u_soc/u_core/u_rf/mem_reg[26][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][9]/q u_soc/u_core/u_rf/mem_reg[26][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][10]/q u_soc/u_core/u_rf/mem_reg[26][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][11]/q u_soc/u_core/u_rf/mem_reg[26][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][12]/q u_soc/u_core/u_rf/mem_reg[26][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][13]/q u_soc/u_core/u_rf/mem_reg[26][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][14]/q u_soc/u_core/u_rf/mem_reg[26][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][15]/q u_soc/u_core/u_rf/mem_reg[26][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][16]/q u_soc/u_core/u_rf/mem_reg[26][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][17]/q u_soc/u_core/u_rf/mem_reg[26][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][18]/q u_soc/u_core/u_rf/mem_reg[26][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][19]/q u_soc/u_core/u_rf/mem_reg[26][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][20]/q u_soc/u_core/u_rf/mem_reg[26][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][21]/q u_soc/u_core/u_rf/mem_reg[26][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][22]/q u_soc/u_core/u_rf/mem_reg[26][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][23]/q u_soc/u_core/u_rf/mem_reg[26][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][24]/q u_soc/u_core/u_rf/mem_reg[26][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][25]/q u_soc/u_core/u_rf/mem_reg[26][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][26]/q u_soc/u_core/u_rf/mem_reg[26][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][27]/q u_soc/u_core/u_rf/mem_reg[26][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][28]/q u_soc/u_core/u_rf/mem_reg[26][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][29]/q u_soc/u_core/u_rf/mem_reg[26][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][30]/q u_soc/u_core/u_rf/mem_reg[26][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[26][31]/q u_soc/u_core/u_rf/mem_reg[26][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][0]/q u_soc/u_core/u_rf/mem_reg[27][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][1]/q u_soc/u_core/u_rf/mem_reg[27][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][2]/q u_soc/u_core/u_rf/mem_reg[27][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][3]/q u_soc/u_core/u_rf/mem_reg[27][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][4]/q u_soc/u_core/u_rf/mem_reg[27][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][5]/q u_soc/u_core/u_rf/mem_reg[27][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][6]/q u_soc/u_core/u_rf/mem_reg[27][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][7]/q u_soc/u_core/u_rf/mem_reg[27][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][8]/q u_soc/u_core/u_rf/mem_reg[27][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][9]/q u_soc/u_core/u_rf/mem_reg[27][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][10]/q u_soc/u_core/u_rf/mem_reg[27][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][11]/q u_soc/u_core/u_rf/mem_reg[27][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][12]/q u_soc/u_core/u_rf/mem_reg[27][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][13]/q u_soc/u_core/u_rf/mem_reg[27][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][14]/q u_soc/u_core/u_rf/mem_reg[27][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][15]/q u_soc/u_core/u_rf/mem_reg[27][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][16]/q u_soc/u_core/u_rf/mem_reg[27][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][17]/q u_soc/u_core/u_rf/mem_reg[27][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][18]/q u_soc/u_core/u_rf/mem_reg[27][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][19]/q u_soc/u_core/u_rf/mem_reg[27][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][20]/q u_soc/u_core/u_rf/mem_reg[27][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][21]/q u_soc/u_core/u_rf/mem_reg[27][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][22]/q u_soc/u_core/u_rf/mem_reg[27][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][23]/q u_soc/u_core/u_rf/mem_reg[27][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][24]/q u_soc/u_core/u_rf/mem_reg[27][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][25]/q u_soc/u_core/u_rf/mem_reg[27][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][26]/q u_soc/u_core/u_rf/mem_reg[27][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][27]/q u_soc/u_core/u_rf/mem_reg[27][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][28]/q u_soc/u_core/u_rf/mem_reg[27][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][29]/q u_soc/u_core/u_rf/mem_reg[27][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][30]/q u_soc/u_core/u_rf/mem_reg[27][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[27][31]/q u_soc/u_core/u_rf/mem_reg[27][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][0]/q u_soc/u_core/u_rf/mem_reg[28][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][1]/q u_soc/u_core/u_rf/mem_reg[28][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][2]/q u_soc/u_core/u_rf/mem_reg[28][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][3]/q u_soc/u_core/u_rf/mem_reg[28][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][4]/q u_soc/u_core/u_rf/mem_reg[28][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][5]/q u_soc/u_core/u_rf/mem_reg[28][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][6]/q u_soc/u_core/u_rf/mem_reg[28][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][7]/q u_soc/u_core/u_rf/mem_reg[28][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][8]/q u_soc/u_core/u_rf/mem_reg[28][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][9]/q u_soc/u_core/u_rf/mem_reg[28][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][10]/q u_soc/u_core/u_rf/mem_reg[28][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][11]/q u_soc/u_core/u_rf/mem_reg[28][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][12]/q u_soc/u_core/u_rf/mem_reg[28][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][13]/q u_soc/u_core/u_rf/mem_reg[28][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][14]/q u_soc/u_core/u_rf/mem_reg[28][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][15]/q u_soc/u_core/u_rf/mem_reg[28][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][16]/q u_soc/u_core/u_rf/mem_reg[28][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][17]/q u_soc/u_core/u_rf/mem_reg[28][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][18]/q u_soc/u_core/u_rf/mem_reg[28][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][19]/q u_soc/u_core/u_rf/mem_reg[28][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][20]/q u_soc/u_core/u_rf/mem_reg[28][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][21]/q u_soc/u_core/u_rf/mem_reg[28][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][22]/q u_soc/u_core/u_rf/mem_reg[28][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][23]/q u_soc/u_core/u_rf/mem_reg[28][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][24]/q u_soc/u_core/u_rf/mem_reg[28][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][25]/q u_soc/u_core/u_rf/mem_reg[28][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][26]/q u_soc/u_core/u_rf/mem_reg[28][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][27]/q u_soc/u_core/u_rf/mem_reg[28][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][28]/q u_soc/u_core/u_rf/mem_reg[28][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][29]/q u_soc/u_core/u_rf/mem_reg[28][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][30]/q u_soc/u_core/u_rf/mem_reg[28][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[28][31]/q u_soc/u_core/u_rf/mem_reg[28][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][0]/q u_soc/u_core/u_rf/mem_reg[29][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][1]/q u_soc/u_core/u_rf/mem_reg[29][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][2]/q u_soc/u_core/u_rf/mem_reg[29][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][3]/q u_soc/u_core/u_rf/mem_reg[29][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][4]/q u_soc/u_core/u_rf/mem_reg[29][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][5]/q u_soc/u_core/u_rf/mem_reg[29][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][6]/q u_soc/u_core/u_rf/mem_reg[29][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][7]/q u_soc/u_core/u_rf/mem_reg[29][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][8]/q u_soc/u_core/u_rf/mem_reg[29][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][9]/q u_soc/u_core/u_rf/mem_reg[29][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][10]/q u_soc/u_core/u_rf/mem_reg[29][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][11]/q u_soc/u_core/u_rf/mem_reg[29][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][12]/q u_soc/u_core/u_rf/mem_reg[29][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][13]/q u_soc/u_core/u_rf/mem_reg[29][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][14]/q u_soc/u_core/u_rf/mem_reg[29][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][15]/q u_soc/u_core/u_rf/mem_reg[29][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][16]/q u_soc/u_core/u_rf/mem_reg[29][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][17]/q u_soc/u_core/u_rf/mem_reg[29][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][18]/q u_soc/u_core/u_rf/mem_reg[29][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][19]/q u_soc/u_core/u_rf/mem_reg[29][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][20]/q u_soc/u_core/u_rf/mem_reg[29][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][21]/q u_soc/u_core/u_rf/mem_reg[29][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][22]/q u_soc/u_core/u_rf/mem_reg[29][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][23]/q u_soc/u_core/u_rf/mem_reg[29][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][24]/q u_soc/u_core/u_rf/mem_reg[29][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][25]/q u_soc/u_core/u_rf/mem_reg[29][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][26]/q u_soc/u_core/u_rf/mem_reg[29][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][27]/q u_soc/u_core/u_rf/mem_reg[29][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][28]/q u_soc/u_core/u_rf/mem_reg[29][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][29]/q u_soc/u_core/u_rf/mem_reg[29][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][30]/q u_soc/u_core/u_rf/mem_reg[29][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[29][31]/q u_soc/u_core/u_rf/mem_reg[29][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][0]/q u_soc/u_core/u_rf/mem_reg[30][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][1]/q u_soc/u_core/u_rf/mem_reg[30][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][2]/q u_soc/u_core/u_rf/mem_reg[30][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][3]/q u_soc/u_core/u_rf/mem_reg[30][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][4]/q u_soc/u_core/u_rf/mem_reg[30][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][5]/q u_soc/u_core/u_rf/mem_reg[30][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][6]/q u_soc/u_core/u_rf/mem_reg[30][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][7]/q u_soc/u_core/u_rf/mem_reg[30][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][8]/q u_soc/u_core/u_rf/mem_reg[30][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][9]/q u_soc/u_core/u_rf/mem_reg[30][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][10]/q u_soc/u_core/u_rf/mem_reg[30][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][11]/q u_soc/u_core/u_rf/mem_reg[30][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][12]/q u_soc/u_core/u_rf/mem_reg[30][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][13]/q u_soc/u_core/u_rf/mem_reg[30][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][14]/q u_soc/u_core/u_rf/mem_reg[30][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][15]/q u_soc/u_core/u_rf/mem_reg[30][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][16]/q u_soc/u_core/u_rf/mem_reg[30][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][17]/q u_soc/u_core/u_rf/mem_reg[30][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][18]/q u_soc/u_core/u_rf/mem_reg[30][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][19]/q u_soc/u_core/u_rf/mem_reg[30][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][20]/q u_soc/u_core/u_rf/mem_reg[30][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][21]/q u_soc/u_core/u_rf/mem_reg[30][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][22]/q u_soc/u_core/u_rf/mem_reg[30][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][23]/q u_soc/u_core/u_rf/mem_reg[30][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][24]/q u_soc/u_core/u_rf/mem_reg[30][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][25]/q u_soc/u_core/u_rf/mem_reg[30][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][26]/q u_soc/u_core/u_rf/mem_reg[30][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][27]/q u_soc/u_core/u_rf/mem_reg[30][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][28]/q u_soc/u_core/u_rf/mem_reg[30][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][29]/q u_soc/u_core/u_rf/mem_reg[30][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][30]/q u_soc/u_core/u_rf/mem_reg[30][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[30][31]/q u_soc/u_core/u_rf/mem_reg[30][31]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][0]/q u_soc/u_core/u_rf/mem_reg[31][0]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][1]/q u_soc/u_core/u_rf/mem_reg[31][1]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][2]/q u_soc/u_core/u_rf/mem_reg[31][2]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][3]/q u_soc/u_core/u_rf/mem_reg[31][3]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][4]/q u_soc/u_core/u_rf/mem_reg[31][4]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][5]/q u_soc/u_core/u_rf/mem_reg[31][5]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][6]/q u_soc/u_core/u_rf/mem_reg[31][6]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][7]/q u_soc/u_core/u_rf/mem_reg[31][7]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][8]/q u_soc/u_core/u_rf/mem_reg[31][8]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][9]/q u_soc/u_core/u_rf/mem_reg[31][9]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][10]/q u_soc/u_core/u_rf/mem_reg[31][10]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][11]/q u_soc/u_core/u_rf/mem_reg[31][11]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][12]/q u_soc/u_core/u_rf/mem_reg[31][12]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][13]/q u_soc/u_core/u_rf/mem_reg[31][13]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][14]/q u_soc/u_core/u_rf/mem_reg[31][14]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][15]/q u_soc/u_core/u_rf/mem_reg[31][15]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][16]/q u_soc/u_core/u_rf/mem_reg[31][16]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][17]/q u_soc/u_core/u_rf/mem_reg[31][17]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][18]/q u_soc/u_core/u_rf/mem_reg[31][18]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][19]/q u_soc/u_core/u_rf/mem_reg[31][19]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][20]/q u_soc/u_core/u_rf/mem_reg[31][20]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][21]/q u_soc/u_core/u_rf/mem_reg[31][21]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][22]/q u_soc/u_core/u_rf/mem_reg[31][22]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][23]/q u_soc/u_core/u_rf/mem_reg[31][23]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][24]/q u_soc/u_core/u_rf/mem_reg[31][24]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][25]/q u_soc/u_core/u_rf/mem_reg[31][25]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][26]/q u_soc/u_core/u_rf/mem_reg[31][26]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][27]/q u_soc/u_core/u_rf/mem_reg[31][27]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][28]/q u_soc/u_core/u_rf/mem_reg[31][28]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][29]/q u_soc/u_core/u_rf/mem_reg[31][29]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][30]/q u_soc/u_core/u_rf/mem_reg[31][30]/Q 
add mapped point u_soc/u_core/u_rf/mem[31][31]/q u_soc/u_core/u_rf/mem_reg[31][31]/Q 
add mapped point u_soc/u_core/u_lsu/state[0]/q u_soc/u_core/u_lsu_state_reg[0]/Q 
add mapped point u_soc/u_core/u_lsu/state[1]/q u_soc/u_core/u_lsu_state_reg[1]/Q 
add mapped point u_soc/u_core/u_lsu/state[1]/q u_soc/u_core/u_lsu_state_reg[1]/QN 
add mapped point u_soc/u_data_bus_arbiter/state[1]/q u_soc/u_data_bus_arbiter/state_reg[1]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[15]/q u_soc/u_data_bus_arbiter/requested_addr_reg[15]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[20]/q u_soc/u_data_bus_arbiter/requested_addr_reg[20]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[19]/q u_soc/u_data_bus_arbiter/requested_addr_reg[19]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[12]/q u_soc/u_data_bus_arbiter/requested_addr_reg[12]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[14]/q u_soc/u_data_bus_arbiter/requested_addr_reg[14]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[16]/q u_soc/u_data_bus_arbiter/requested_addr_reg[16]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[17]/q u_soc/u_data_bus_arbiter/requested_addr_reg[17]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[18]/q u_soc/u_data_bus_arbiter/requested_addr_reg[18]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[30]/q u_soc/u_data_bus_arbiter/requested_addr_reg[30]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[31]/q u_soc/u_data_bus_arbiter/requested_addr_reg[31]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[25]/q u_soc/u_data_bus_arbiter/requested_addr_reg[25]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[22]/q u_soc/u_data_bus_arbiter/requested_addr_reg[22]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[23]/q u_soc/u_data_bus_arbiter/requested_addr_reg[23]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[24]/q u_soc/u_data_bus_arbiter/requested_addr_reg[24]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[21]/q u_soc/u_data_bus_arbiter/requested_addr_reg[21]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[26]/q u_soc/u_data_bus_arbiter/requested_addr_reg[26]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[27]/q u_soc/u_data_bus_arbiter/requested_addr_reg[27]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[28]/q u_soc/u_data_bus_arbiter/requested_addr_reg[28]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[29]/q u_soc/u_data_bus_arbiter/requested_addr_reg[29]/Q 
add mapped point u_soc/u_data_bus_arbiter/requested_addr[13]/q u_soc/u_data_bus_arbiter/requested_addr_reg[13]/Q 
add mapped point u_soc/u_data_ram/dbus.rvalid/q u_soc/u_data_ram/dbus_rvalid_reg/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/rising_edge/q u_soc/u_uart/u_uart_clock_generator/rising_edge_reg/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter[7]/q u_soc/u_uart/u_uart_clock_generator/counter_reg[7]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter[6]/q u_soc/u_uart/u_uart_clock_generator/counter_reg[6]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter[5]/q u_soc/u_uart/u_uart_clock_generator/counter_reg[5]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter[4]/q u_soc/u_uart/u_uart_clock_generator/counter_reg[4]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter[3]/q u_soc/u_uart/u_uart_clock_generator/counter_reg[3]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter[2]/q u_soc/u_uart/u_uart_clock_generator/counter_reg[2]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter[1]/q u_soc/u_uart/u_uart_clock_generator/counter_reg[1]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/sck/q u_soc/u_uart/u_uart_clock_generator/sck_reg/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter_target[1]/q u_soc/u_uart/u_uart_clock_generator/counter_target_reg[1]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter_target[0]/q u_soc/u_uart/u_uart_clock_generator/counter_target_reg[0]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter_target[2]/q u_soc/u_uart/u_uart_clock_generator/counter_target_reg[2]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter_target[5]/q u_soc/u_uart/u_uart_clock_generator/counter_target_reg[5]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter_target[4]/q u_soc/u_uart/u_uart_clock_generator/counter_target_reg[4]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter_target[3]/q u_soc/u_uart/u_uart_clock_generator/counter_target_reg[3]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter_target[6]/q u_soc/u_uart/u_uart_clock_generator/counter_target_reg[6]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter[0]/q u_soc/u_uart/u_uart_clock_generator/counter_reg[0]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter_target[7]/q u_soc/u_uart/u_uart_clock_generator/counter_target_reg[7]/Q 
add mapped point u_soc/u_uart/u_uart_clock_generator/counter_target[7]/q u_soc/u_uart/u_uart_clock_generator/counter_target_reg[7]/QN 
add mapped point u_soc/u_uart/u_uart_receiver/rx_data_valid/q u_soc/u_uart/u_uart_receiver/rx_data_valid_reg/Q 
add mapped point u_soc/u_uart/u_uart_receiver/bits_counter[0]/q u_soc/u_uart/u_uart_receiver/bits_counter_reg[0]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/bits_counter[1]/q u_soc/u_uart/u_uart_receiver/bits_counter_reg[1]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/bits_counter[2]/q u_soc/u_uart/u_uart_receiver/bits_counter_reg[2]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/bits_counter[2]/q u_soc/u_uart/u_uart_receiver/bits_counter_reg[2]/QN 
add mapped point u_soc/u_uart/u_uart_receiver/edges_counter[0]/q u_soc/u_uart/u_uart_receiver/edges_counter_reg[0]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/edges_counter[1]/q u_soc/u_uart/u_uart_receiver/edges_counter_reg[1]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/edges_counter[2]/q u_soc/u_uart/u_uart_receiver/edges_counter_reg[2]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/error/q u_soc/u_uart/u_uart_receiver/error_reg/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_buffer[0]/q u_soc/u_uart/u_uart_receiver/rx_buffer_reg[0]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_buffer[1]/q u_soc/u_uart/u_uart_receiver/rx_buffer_reg[1]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_buffer[2]/q u_soc/u_uart/u_uart_receiver/rx_buffer_reg[2]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_buffer[3]/q u_soc/u_uart/u_uart_receiver/rx_buffer_reg[3]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_buffer[4]/q u_soc/u_uart/u_uart_receiver/rx_buffer_reg[4]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_buffer[5]/q u_soc/u_uart/u_uart_receiver/rx_buffer_reg[5]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_buffer[6]/q u_soc/u_uart/u_uart_receiver/rx_buffer_reg[6]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_buffer[7]/q u_soc/u_uart/u_uart_receiver/rx_buffer_reg[7]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_data[0]/q u_soc/u_uart/u_uart_receiver/rx_data_reg[0]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_data[1]/q u_soc/u_uart/u_uart_receiver/rx_data_reg[1]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_data[2]/q u_soc/u_uart/u_uart_receiver/rx_data_reg[2]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_data[3]/q u_soc/u_uart/u_uart_receiver/rx_data_reg[3]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_data[4]/q u_soc/u_uart/u_uart_receiver/rx_data_reg[4]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_data[5]/q u_soc/u_uart/u_uart_receiver/rx_data_reg[5]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_data[6]/q u_soc/u_uart/u_uart_receiver/rx_data_reg[6]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/rx_data[7]/q u_soc/u_uart/u_uart_receiver/rx_data_reg[7]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/state[1]/q u_soc/u_uart/u_uart_receiver/state_reg[1]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/edges_counter[3]/q u_soc/u_uart/u_uart_receiver/edges_counter_reg[3]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/edges_counter[3]/q u_soc/u_uart/u_uart_receiver/edges_counter_reg[3]/QN 
add mapped point u_soc/u_uart/u_uart_receiver/state[0]/q u_soc/u_uart/u_uart_receiver/state_reg[0]/Q 
add mapped point u_soc/u_uart/u_uart_receiver/state[0]/q u_soc/u_uart/u_uart_receiver/state_reg[0]/QN 
add mapped point u_soc/u_uart/u_uart_transmitter/bits_counter[2]/q u_soc/u_uart/u_uart_transmitter/bits_counter_reg[2]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/bits_counter[2]/q u_soc/u_uart/u_uart_transmitter/bits_counter_reg[2]/QN 
add mapped point u_soc/u_uart/u_uart_transmitter/bits_counter[1]/q u_soc/u_uart/u_uart_transmitter/bits_counter_reg[1]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/edges_counter[3]/q u_soc/u_uart/u_uart_transmitter/edges_counter_reg[3]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/edges_counter[3]/q u_soc/u_uart/u_uart_transmitter/edges_counter_reg[3]/QN 
add mapped point u_soc/u_uart/u_uart_transmitter/tx_buffer[6]/q u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[6]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/tx_buffer[5]/q u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[5]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/sout/q u_soc/u_uart/u_uart_transmitter/sout_reg/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/tx_buffer[0]/q u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[0]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/tx_buffer[3]/q u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[3]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/tx_buffer[2]/q u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[2]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/tx_buffer[1]/q u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[1]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/tx_buffer[4]/q u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[4]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/tx_buffer[7]/q u_soc/u_uart/u_uart_transmitter/tx_buffer_reg[7]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/edges_counter[2]/q u_soc/u_uart/u_uart_transmitter/edges_counter_reg[2]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/state[0]/q u_soc/u_uart/u_uart_transmitter/state_reg[0]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/bits_counter[0]/q u_soc/u_uart/u_uart_transmitter/bits_counter_reg[0]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/edges_counter[1]/q u_soc/u_uart/u_uart_transmitter/edges_counter_reg[1]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/edges_counter[0]/q u_soc/u_uart/u_uart_transmitter/edges_counter_reg[0]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/state[1]/q u_soc/u_uart/u_uart_transmitter/state_reg[1]/Q 
add mapped point u_soc/u_uart/u_uart_transmitter/state[1]/q u_soc/u_uart/u_uart_transmitter/state_reg[1]/QN 
add mapped point u_soc/u_uart/csr.cdr.data[0]/q u_soc/u_uart/csr_reg[cdr][data][0]/Q 
add mapped point u_soc/u_uart/csr.cdr.data[1]/q u_soc/u_uart/csr_reg[cdr][data][1]/Q 
add mapped point u_soc/u_uart/csr.cdr.data[2]/q u_soc/u_uart/csr_reg[cdr][data][2]/Q 
add mapped point u_soc/u_uart/csr.cdr.data[3]/q u_soc/u_uart/csr_reg[cdr][data][3]/Q 
add mapped point u_soc/u_uart/csr.cdr.data[4]/q u_soc/u_uart/csr_reg[cdr][data][4]/Q 
add mapped point u_soc/u_uart/csr.cdr.data[5]/q u_soc/u_uart/csr_reg[cdr][data][5]/Q 
add mapped point u_soc/u_uart/csr.cdr.data[6]/q u_soc/u_uart/csr_reg[cdr][data][6]/Q 
add mapped point u_soc/u_uart/csr.cdr.data[7]/q u_soc/u_uart/csr_reg[cdr][data][7]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[0]/q u_soc/u_uart/csr_reg[cdr][res][0]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[1]/q u_soc/u_uart/csr_reg[cdr][res][1]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[2]/q u_soc/u_uart/csr_reg[cdr][res][2]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[3]/q u_soc/u_uart/csr_reg[cdr][res][3]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[4]/q u_soc/u_uart/csr_reg[cdr][res][4]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[5]/q u_soc/u_uart/csr_reg[cdr][res][5]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[6]/q u_soc/u_uart/csr_reg[cdr][res][6]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[7]/q u_soc/u_uart/csr_reg[cdr][res][7]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[8]/q u_soc/u_uart/csr_reg[cdr][res][8]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[9]/q u_soc/u_uart/csr_reg[cdr][res][9]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[10]/q u_soc/u_uart/csr_reg[cdr][res][10]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[11]/q u_soc/u_uart/csr_reg[cdr][res][11]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[12]/q u_soc/u_uart/csr_reg[cdr][res][12]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[13]/q u_soc/u_uart/csr_reg[cdr][res][13]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[14]/q u_soc/u_uart/csr_reg[cdr][res][14]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[15]/q u_soc/u_uart/csr_reg[cdr][res][15]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[16]/q u_soc/u_uart/csr_reg[cdr][res][16]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[17]/q u_soc/u_uart/csr_reg[cdr][res][17]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[18]/q u_soc/u_uart/csr_reg[cdr][res][18]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[19]/q u_soc/u_uart/csr_reg[cdr][res][19]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[20]/q u_soc/u_uart/csr_reg[cdr][res][20]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[21]/q u_soc/u_uart/csr_reg[cdr][res][21]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[22]/q u_soc/u_uart/csr_reg[cdr][res][22]/Q 
add mapped point u_soc/u_uart/csr.cdr.res[23]/q u_soc/u_uart/csr_reg[cdr][res][23]/Q 
add mapped point u_soc/u_uart/csr.cr.en/q u_soc/u_uart/csr_reg[cr][en]/Q 
add mapped point u_soc/u_uart/csr.cr.res[0]/q u_soc/u_uart/csr_reg[cr][res][0]/Q 
add mapped point u_soc/u_uart/csr.cr.res[1]/q u_soc/u_uart/csr_reg[cr][res][1]/Q 
add mapped point u_soc/u_uart/csr.cr.res[2]/q u_soc/u_uart/csr_reg[cr][res][2]/Q 
add mapped point u_soc/u_uart/csr.cr.res[3]/q u_soc/u_uart/csr_reg[cr][res][3]/Q 
add mapped point u_soc/u_uart/csr.cr.res[4]/q u_soc/u_uart/csr_reg[cr][res][4]/Q 
add mapped point u_soc/u_uart/csr.cr.res[5]/q u_soc/u_uart/csr_reg[cr][res][5]/Q 
add mapped point u_soc/u_uart/csr.cr.res[6]/q u_soc/u_uart/csr_reg[cr][res][6]/Q 
add mapped point u_soc/u_uart/csr.cr.res[7]/q u_soc/u_uart/csr_reg[cr][res][7]/Q 
add mapped point u_soc/u_uart/csr.cr.res[8]/q u_soc/u_uart/csr_reg[cr][res][8]/Q 
add mapped point u_soc/u_uart/csr.cr.res[9]/q u_soc/u_uart/csr_reg[cr][res][9]/Q 
add mapped point u_soc/u_uart/csr.cr.res[10]/q u_soc/u_uart/csr_reg[cr][res][10]/Q 
add mapped point u_soc/u_uart/csr.cr.res[11]/q u_soc/u_uart/csr_reg[cr][res][11]/Q 
add mapped point u_soc/u_uart/csr.cr.res[12]/q u_soc/u_uart/csr_reg[cr][res][12]/Q 
add mapped point u_soc/u_uart/csr.cr.res[13]/q u_soc/u_uart/csr_reg[cr][res][13]/Q 
add mapped point u_soc/u_uart/csr.cr.res[14]/q u_soc/u_uart/csr_reg[cr][res][14]/Q 
add mapped point u_soc/u_uart/csr.cr.res[15]/q u_soc/u_uart/csr_reg[cr][res][15]/Q 
add mapped point u_soc/u_uart/csr.cr.res[16]/q u_soc/u_uart/csr_reg[cr][res][16]/Q 
add mapped point u_soc/u_uart/csr.cr.res[17]/q u_soc/u_uart/csr_reg[cr][res][17]/Q 
add mapped point u_soc/u_uart/csr.cr.res[18]/q u_soc/u_uart/csr_reg[cr][res][18]/Q 
add mapped point u_soc/u_uart/csr.cr.res[19]/q u_soc/u_uart/csr_reg[cr][res][19]/Q 
add mapped point u_soc/u_uart/csr.cr.res[20]/q u_soc/u_uart/csr_reg[cr][res][20]/Q 
add mapped point u_soc/u_uart/csr.cr.res[21]/q u_soc/u_uart/csr_reg[cr][res][21]/Q 
add mapped point u_soc/u_uart/csr.cr.res[22]/q u_soc/u_uart/csr_reg[cr][res][22]/Q 
add mapped point u_soc/u_uart/csr.cr.res[23]/q u_soc/u_uart/csr_reg[cr][res][23]/Q 
add mapped point u_soc/u_uart/csr.cr.res[24]/q u_soc/u_uart/csr_reg[cr][res][24]/Q 
add mapped point u_soc/u_uart/csr.cr.res[25]/q u_soc/u_uart/csr_reg[cr][res][25]/Q 
add mapped point u_soc/u_uart/csr.cr.res[26]/q u_soc/u_uart/csr_reg[cr][res][26]/Q 
add mapped point u_soc/u_uart/csr.cr.res[27]/q u_soc/u_uart/csr_reg[cr][res][27]/Q 
add mapped point u_soc/u_uart/csr.cr.res[28]/q u_soc/u_uart/csr_reg[cr][res][28]/Q 
add mapped point u_soc/u_uart/csr.cr.res[29]/q u_soc/u_uart/csr_reg[cr][res][29]/Q 
add mapped point u_soc/u_uart/csr.cr.res[30]/q u_soc/u_uart/csr_reg[cr][res][30]/Q 
add mapped point u_soc/u_uart/csr.ier.res[0]/q u_soc/u_uart/csr_reg[ier][res][0]/Q 
add mapped point u_soc/u_uart/csr.ier.res[1]/q u_soc/u_uart/csr_reg[ier][res][1]/Q 
add mapped point u_soc/u_uart/csr.ier.res[2]/q u_soc/u_uart/csr_reg[ier][res][2]/Q 
add mapped point u_soc/u_uart/csr.ier.res[3]/q u_soc/u_uart/csr_reg[ier][res][3]/Q 
add mapped point u_soc/u_uart/csr.ier.res[4]/q u_soc/u_uart/csr_reg[ier][res][4]/Q 
add mapped point u_soc/u_uart/csr.ier.res[5]/q u_soc/u_uart/csr_reg[ier][res][5]/Q 
add mapped point u_soc/u_uart/csr.ier.res[6]/q u_soc/u_uart/csr_reg[ier][res][6]/Q 
add mapped point u_soc/u_uart/csr.ier.res[7]/q u_soc/u_uart/csr_reg[ier][res][7]/Q 
add mapped point u_soc/u_uart/csr.ier.res[8]/q u_soc/u_uart/csr_reg[ier][res][8]/Q 
add mapped point u_soc/u_uart/csr.ier.res[9]/q u_soc/u_uart/csr_reg[ier][res][9]/Q 
add mapped point u_soc/u_uart/csr.ier.res[10]/q u_soc/u_uart/csr_reg[ier][res][10]/Q 
add mapped point u_soc/u_uart/csr.ier.res[11]/q u_soc/u_uart/csr_reg[ier][res][11]/Q 
add mapped point u_soc/u_uart/csr.ier.res[12]/q u_soc/u_uart/csr_reg[ier][res][12]/Q 
add mapped point u_soc/u_uart/csr.ier.res[13]/q u_soc/u_uart/csr_reg[ier][res][13]/Q 
add mapped point u_soc/u_uart/csr.ier.res[14]/q u_soc/u_uart/csr_reg[ier][res][14]/Q 
add mapped point u_soc/u_uart/csr.ier.res[15]/q u_soc/u_uart/csr_reg[ier][res][15]/Q 
add mapped point u_soc/u_uart/csr.ier.res[16]/q u_soc/u_uart/csr_reg[ier][res][16]/Q 
add mapped point u_soc/u_uart/csr.ier.res[17]/q u_soc/u_uart/csr_reg[ier][res][17]/Q 
add mapped point u_soc/u_uart/csr.ier.res[18]/q u_soc/u_uart/csr_reg[ier][res][18]/Q 
add mapped point u_soc/u_uart/csr.ier.res[19]/q u_soc/u_uart/csr_reg[ier][res][19]/Q 
add mapped point u_soc/u_uart/csr.ier.res[20]/q u_soc/u_uart/csr_reg[ier][res][20]/Q 
add mapped point u_soc/u_uart/csr.ier.res[21]/q u_soc/u_uart/csr_reg[ier][res][21]/Q 
add mapped point u_soc/u_uart/csr.ier.res[22]/q u_soc/u_uart/csr_reg[ier][res][22]/Q 
add mapped point u_soc/u_uart/csr.ier.res[23]/q u_soc/u_uart/csr_reg[ier][res][23]/Q 
add mapped point u_soc/u_uart/csr.ier.res[24]/q u_soc/u_uart/csr_reg[ier][res][24]/Q 
add mapped point u_soc/u_uart/csr.ier.res[25]/q u_soc/u_uart/csr_reg[ier][res][25]/Q 
add mapped point u_soc/u_uart/csr.ier.res[26]/q u_soc/u_uart/csr_reg[ier][res][26]/Q 
add mapped point u_soc/u_uart/csr.ier.res[27]/q u_soc/u_uart/csr_reg[ier][res][27]/Q 
add mapped point u_soc/u_uart/csr.ier.res[28]/q u_soc/u_uart/csr_reg[ier][res][28]/Q 
add mapped point u_soc/u_uart/csr.ier.res[29]/q u_soc/u_uart/csr_reg[ier][res][29]/Q 
add mapped point u_soc/u_uart/csr.ier.rxneie/q u_soc/u_uart/csr_reg[ier][rxneie]/Q 
add mapped point u_soc/u_uart/csr.ier.txactie/q u_soc/u_uart/csr_reg[ier][txactie]/Q 
add mapped point u_soc/u_uart/csr.isr.res[0]/q u_soc/u_uart/csr_reg[isr][res][0]/Q 
add mapped point u_soc/u_uart/csr.isr.res[1]/q u_soc/u_uart/csr_reg[isr][res][1]/Q 
add mapped point u_soc/u_uart/csr.isr.res[2]/q u_soc/u_uart/csr_reg[isr][res][2]/Q 
add mapped point u_soc/u_uart/csr.isr.res[3]/q u_soc/u_uart/csr_reg[isr][res][3]/Q 
add mapped point u_soc/u_uart/csr.isr.res[4]/q u_soc/u_uart/csr_reg[isr][res][4]/Q 
add mapped point u_soc/u_uart/csr.isr.res[5]/q u_soc/u_uart/csr_reg[isr][res][5]/Q 
add mapped point u_soc/u_uart/csr.isr.res[6]/q u_soc/u_uart/csr_reg[isr][res][6]/Q 
add mapped point u_soc/u_uart/csr.isr.res[7]/q u_soc/u_uart/csr_reg[isr][res][7]/Q 
add mapped point u_soc/u_uart/csr.isr.res[8]/q u_soc/u_uart/csr_reg[isr][res][8]/Q 
add mapped point u_soc/u_uart/csr.isr.res[9]/q u_soc/u_uart/csr_reg[isr][res][9]/Q 
add mapped point u_soc/u_uart/csr.isr.res[10]/q u_soc/u_uart/csr_reg[isr][res][10]/Q 
add mapped point u_soc/u_uart/csr.isr.res[11]/q u_soc/u_uart/csr_reg[isr][res][11]/Q 
add mapped point u_soc/u_uart/csr.isr.res[12]/q u_soc/u_uart/csr_reg[isr][res][12]/Q 
add mapped point u_soc/u_uart/csr.isr.res[13]/q u_soc/u_uart/csr_reg[isr][res][13]/Q 
add mapped point u_soc/u_uart/csr.isr.res[14]/q u_soc/u_uart/csr_reg[isr][res][14]/Q 
add mapped point u_soc/u_uart/csr.isr.res[15]/q u_soc/u_uart/csr_reg[isr][res][15]/Q 
add mapped point u_soc/u_uart/csr.isr.res[16]/q u_soc/u_uart/csr_reg[isr][res][16]/Q 
add mapped point u_soc/u_uart/csr.isr.res[17]/q u_soc/u_uart/csr_reg[isr][res][17]/Q 
add mapped point u_soc/u_uart/csr.isr.res[18]/q u_soc/u_uart/csr_reg[isr][res][18]/Q 
add mapped point u_soc/u_uart/csr.isr.res[19]/q u_soc/u_uart/csr_reg[isr][res][19]/Q 
add mapped point u_soc/u_uart/csr.isr.res[20]/q u_soc/u_uart/csr_reg[isr][res][20]/Q 
add mapped point u_soc/u_uart/csr.isr.res[21]/q u_soc/u_uart/csr_reg[isr][res][21]/Q 
add mapped point u_soc/u_uart/csr.isr.res[22]/q u_soc/u_uart/csr_reg[isr][res][22]/Q 
add mapped point u_soc/u_uart/csr.isr.res[23]/q u_soc/u_uart/csr_reg[isr][res][23]/Q 
add mapped point u_soc/u_uart/csr.isr.res[24]/q u_soc/u_uart/csr_reg[isr][res][24]/Q 
add mapped point u_soc/u_uart/csr.isr.res[25]/q u_soc/u_uart/csr_reg[isr][res][25]/Q 
add mapped point u_soc/u_uart/csr.isr.res[26]/q u_soc/u_uart/csr_reg[isr][res][26]/Q 
add mapped point u_soc/u_uart/csr.isr.res[27]/q u_soc/u_uart/csr_reg[isr][res][27]/Q 
add mapped point u_soc/u_uart/csr.isr.res[28]/q u_soc/u_uart/csr_reg[isr][res][28]/Q 
add mapped point u_soc/u_uart/csr.isr.res[29]/q u_soc/u_uart/csr_reg[isr][res][29]/Q 
add mapped point u_soc/u_uart/csr.isr.rxnef/q u_soc/u_uart/csr_reg[isr][rxnef]/Q 
add mapped point u_soc/u_uart/csr.isr.txactf/q u_soc/u_uart/csr_reg[isr][txactf]/Q 
add mapped point u_soc/u_uart/csr.rdr.data[0]/q u_soc/u_uart/csr_reg[rdr][data][0]/Q 
add mapped point u_soc/u_uart/csr.rdr.data[1]/q u_soc/u_uart/csr_reg[rdr][data][1]/Q 
add mapped point u_soc/u_uart/csr.rdr.data[2]/q u_soc/u_uart/csr_reg[rdr][data][2]/Q 
add mapped point u_soc/u_uart/csr.rdr.data[3]/q u_soc/u_uart/csr_reg[rdr][data][3]/Q 
add mapped point u_soc/u_uart/csr.rdr.data[4]/q u_soc/u_uart/csr_reg[rdr][data][4]/Q 
add mapped point u_soc/u_uart/csr.rdr.data[5]/q u_soc/u_uart/csr_reg[rdr][data][5]/Q 
add mapped point u_soc/u_uart/csr.rdr.data[6]/q u_soc/u_uart/csr_reg[rdr][data][6]/Q 
add mapped point u_soc/u_uart/csr.rdr.data[7]/q u_soc/u_uart/csr_reg[rdr][data][7]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[0]/q u_soc/u_uart/csr_reg[rdr][res][0]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[1]/q u_soc/u_uart/csr_reg[rdr][res][1]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[2]/q u_soc/u_uart/csr_reg[rdr][res][2]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[3]/q u_soc/u_uart/csr_reg[rdr][res][3]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[4]/q u_soc/u_uart/csr_reg[rdr][res][4]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[5]/q u_soc/u_uart/csr_reg[rdr][res][5]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[6]/q u_soc/u_uart/csr_reg[rdr][res][6]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[7]/q u_soc/u_uart/csr_reg[rdr][res][7]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[8]/q u_soc/u_uart/csr_reg[rdr][res][8]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[9]/q u_soc/u_uart/csr_reg[rdr][res][9]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[10]/q u_soc/u_uart/csr_reg[rdr][res][10]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[11]/q u_soc/u_uart/csr_reg[rdr][res][11]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[12]/q u_soc/u_uart/csr_reg[rdr][res][12]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[13]/q u_soc/u_uart/csr_reg[rdr][res][13]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[14]/q u_soc/u_uart/csr_reg[rdr][res][14]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[15]/q u_soc/u_uart/csr_reg[rdr][res][15]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[16]/q u_soc/u_uart/csr_reg[rdr][res][16]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[17]/q u_soc/u_uart/csr_reg[rdr][res][17]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[18]/q u_soc/u_uart/csr_reg[rdr][res][18]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[19]/q u_soc/u_uart/csr_reg[rdr][res][19]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[20]/q u_soc/u_uart/csr_reg[rdr][res][20]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[21]/q u_soc/u_uart/csr_reg[rdr][res][21]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[22]/q u_soc/u_uart/csr_reg[rdr][res][22]/Q 
add mapped point u_soc/u_uart/csr.rdr.res[23]/q u_soc/u_uart/csr_reg[rdr][res][23]/Q 
add mapped point u_soc/u_uart/csr.sr.res[0]/q u_soc/u_uart/csr_reg[sr][res][0]/Q 
add mapped point u_soc/u_uart/csr.sr.res[1]/q u_soc/u_uart/csr_reg[sr][res][1]/Q 
add mapped point u_soc/u_uart/csr.sr.res[2]/q u_soc/u_uart/csr_reg[sr][res][2]/Q 
add mapped point u_soc/u_uart/csr.sr.res[3]/q u_soc/u_uart/csr_reg[sr][res][3]/Q 
add mapped point u_soc/u_uart/csr.sr.res[4]/q u_soc/u_uart/csr_reg[sr][res][4]/Q 
add mapped point u_soc/u_uart/csr.sr.res[5]/q u_soc/u_uart/csr_reg[sr][res][5]/Q 
add mapped point u_soc/u_uart/csr.sr.res[6]/q u_soc/u_uart/csr_reg[sr][res][6]/Q 
add mapped point u_soc/u_uart/csr.sr.res[7]/q u_soc/u_uart/csr_reg[sr][res][7]/Q 
add mapped point u_soc/u_uart/csr.sr.res[8]/q u_soc/u_uart/csr_reg[sr][res][8]/Q 
add mapped point u_soc/u_uart/csr.sr.res[9]/q u_soc/u_uart/csr_reg[sr][res][9]/Q 
add mapped point u_soc/u_uart/csr.sr.res[10]/q u_soc/u_uart/csr_reg[sr][res][10]/Q 
add mapped point u_soc/u_uart/csr.sr.res[11]/q u_soc/u_uart/csr_reg[sr][res][11]/Q 
add mapped point u_soc/u_uart/csr.sr.res[12]/q u_soc/u_uart/csr_reg[sr][res][12]/Q 
add mapped point u_soc/u_uart/csr.sr.res[13]/q u_soc/u_uart/csr_reg[sr][res][13]/Q 
add mapped point u_soc/u_uart/csr.sr.res[14]/q u_soc/u_uart/csr_reg[sr][res][14]/Q 
add mapped point u_soc/u_uart/csr.sr.res[15]/q u_soc/u_uart/csr_reg[sr][res][15]/Q 
add mapped point u_soc/u_uart/csr.sr.res[16]/q u_soc/u_uart/csr_reg[sr][res][16]/Q 
add mapped point u_soc/u_uart/csr.sr.res[17]/q u_soc/u_uart/csr_reg[sr][res][17]/Q 
add mapped point u_soc/u_uart/csr.sr.res[18]/q u_soc/u_uart/csr_reg[sr][res][18]/Q 
add mapped point u_soc/u_uart/csr.sr.res[19]/q u_soc/u_uart/csr_reg[sr][res][19]/Q 
add mapped point u_soc/u_uart/csr.sr.res[20]/q u_soc/u_uart/csr_reg[sr][res][20]/Q 
add mapped point u_soc/u_uart/csr.sr.res[21]/q u_soc/u_uart/csr_reg[sr][res][21]/Q 
add mapped point u_soc/u_uart/csr.sr.res[22]/q u_soc/u_uart/csr_reg[sr][res][22]/Q 
add mapped point u_soc/u_uart/csr.sr.res[23]/q u_soc/u_uart/csr_reg[sr][res][23]/Q 
add mapped point u_soc/u_uart/csr.sr.res[24]/q u_soc/u_uart/csr_reg[sr][res][24]/Q 
add mapped point u_soc/u_uart/csr.sr.res[25]/q u_soc/u_uart/csr_reg[sr][res][25]/Q 
add mapped point u_soc/u_uart/csr.sr.res[26]/q u_soc/u_uart/csr_reg[sr][res][26]/Q 
add mapped point u_soc/u_uart/csr.sr.res[27]/q u_soc/u_uart/csr_reg[sr][res][27]/Q 
add mapped point u_soc/u_uart/csr.sr.res[28]/q u_soc/u_uart/csr_reg[sr][res][28]/Q 
add mapped point u_soc/u_uart/csr.sr.rxerr/q u_soc/u_uart/csr_reg[sr][rxerr]/Q 
add mapped point u_soc/u_uart/csr.sr.rxne/q u_soc/u_uart/csr_reg[sr][rxne]/Q 
add mapped point u_soc/u_uart/csr.tdr.data[0]/q u_soc/u_uart/csr_reg[tdr][data][0]/Q 
add mapped point u_soc/u_uart/csr.tdr.data[1]/q u_soc/u_uart/csr_reg[tdr][data][1]/Q 
add mapped point u_soc/u_uart/csr.tdr.data[2]/q u_soc/u_uart/csr_reg[tdr][data][2]/Q 
add mapped point u_soc/u_uart/csr.tdr.data[3]/q u_soc/u_uart/csr_reg[tdr][data][3]/Q 
add mapped point u_soc/u_uart/csr.tdr.data[4]/q u_soc/u_uart/csr_reg[tdr][data][4]/Q 
add mapped point u_soc/u_uart/csr.tdr.data[5]/q u_soc/u_uart/csr_reg[tdr][data][5]/Q 
add mapped point u_soc/u_uart/csr.tdr.data[6]/q u_soc/u_uart/csr_reg[tdr][data][6]/Q 
add mapped point u_soc/u_uart/csr.tdr.data[7]/q u_soc/u_uart/csr_reg[tdr][data][7]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[0]/q u_soc/u_uart/csr_reg[tdr][res][0]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[1]/q u_soc/u_uart/csr_reg[tdr][res][1]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[2]/q u_soc/u_uart/csr_reg[tdr][res][2]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[3]/q u_soc/u_uart/csr_reg[tdr][res][3]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[4]/q u_soc/u_uart/csr_reg[tdr][res][4]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[5]/q u_soc/u_uart/csr_reg[tdr][res][5]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[6]/q u_soc/u_uart/csr_reg[tdr][res][6]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[7]/q u_soc/u_uart/csr_reg[tdr][res][7]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[8]/q u_soc/u_uart/csr_reg[tdr][res][8]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[9]/q u_soc/u_uart/csr_reg[tdr][res][9]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[10]/q u_soc/u_uart/csr_reg[tdr][res][10]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[11]/q u_soc/u_uart/csr_reg[tdr][res][11]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[12]/q u_soc/u_uart/csr_reg[tdr][res][12]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[13]/q u_soc/u_uart/csr_reg[tdr][res][13]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[14]/q u_soc/u_uart/csr_reg[tdr][res][14]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[15]/q u_soc/u_uart/csr_reg[tdr][res][15]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[16]/q u_soc/u_uart/csr_reg[tdr][res][16]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[17]/q u_soc/u_uart/csr_reg[tdr][res][17]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[18]/q u_soc/u_uart/csr_reg[tdr][res][18]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[19]/q u_soc/u_uart/csr_reg[tdr][res][19]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[20]/q u_soc/u_uart/csr_reg[tdr][res][20]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[21]/q u_soc/u_uart/csr_reg[tdr][res][21]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[22]/q u_soc/u_uart/csr_reg[tdr][res][22]/Q 
add mapped point u_soc/u_uart/csr.tdr.res[23]/q u_soc/u_uart/csr_reg[tdr][res][23]/Q 
add mapped point u_soc/u_uart/dbus.rdata[0]/q u_soc/u_uart/dbus_rdata_reg[0]/Q 
add mapped point u_soc/u_uart/dbus.rdata[1]/q u_soc/u_uart/dbus_rdata_reg[1]/Q 
add mapped point u_soc/u_uart/dbus.rdata[2]/q u_soc/u_uart/dbus_rdata_reg[2]/Q 
add mapped point u_soc/u_uart/dbus.rdata[3]/q u_soc/u_uart/dbus_rdata_reg[3]/Q 
add mapped point u_soc/u_uart/dbus.rdata[4]/q u_soc/u_uart/dbus_rdata_reg[4]/Q 
add mapped point u_soc/u_uart/dbus.rdata[5]/q u_soc/u_uart/dbus_rdata_reg[5]/Q 
add mapped point u_soc/u_uart/dbus.rdata[6]/q u_soc/u_uart/dbus_rdata_reg[6]/Q 
add mapped point u_soc/u_uart/dbus.rdata[7]/q u_soc/u_uart/dbus_rdata_reg[7]/Q 
add mapped point u_soc/u_uart/dbus.rdata[8]/q u_soc/u_uart/dbus_rdata_reg[8]/Q 
add mapped point u_soc/u_uart/dbus.rdata[9]/q u_soc/u_uart/dbus_rdata_reg[9]/Q 
add mapped point u_soc/u_uart/dbus.rdata[10]/q u_soc/u_uart/dbus_rdata_reg[10]/Q 
add mapped point u_soc/u_uart/dbus.rdata[11]/q u_soc/u_uart/dbus_rdata_reg[11]/Q 
add mapped point u_soc/u_uart/dbus.rdata[12]/q u_soc/u_uart/dbus_rdata_reg[12]/Q 
add mapped point u_soc/u_uart/dbus.rdata[13]/q u_soc/u_uart/dbus_rdata_reg[13]/Q 
add mapped point u_soc/u_uart/dbus.rdata[14]/q u_soc/u_uart/dbus_rdata_reg[14]/Q 
add mapped point u_soc/u_uart/dbus.rdata[15]/q u_soc/u_uart/dbus_rdata_reg[15]/Q 
add mapped point u_soc/u_uart/dbus.rdata[16]/q u_soc/u_uart/dbus_rdata_reg[16]/Q 
add mapped point u_soc/u_uart/dbus.rdata[17]/q u_soc/u_uart/dbus_rdata_reg[17]/Q 
add mapped point u_soc/u_uart/dbus.rdata[18]/q u_soc/u_uart/dbus_rdata_reg[18]/Q 
add mapped point u_soc/u_uart/dbus.rdata[19]/q u_soc/u_uart/dbus_rdata_reg[19]/Q 
add mapped point u_soc/u_uart/dbus.rdata[20]/q u_soc/u_uart/dbus_rdata_reg[20]/Q 
add mapped point u_soc/u_uart/dbus.rdata[21]/q u_soc/u_uart/dbus_rdata_reg[21]/Q 
add mapped point u_soc/u_uart/dbus.rdata[22]/q u_soc/u_uart/dbus_rdata_reg[22]/Q 
add mapped point u_soc/u_uart/dbus.rdata[23]/q u_soc/u_uart/dbus_rdata_reg[23]/Q 
add mapped point u_soc/u_uart/dbus.rdata[24]/q u_soc/u_uart/dbus_rdata_reg[24]/Q 
add mapped point u_soc/u_uart/dbus.rdata[25]/q u_soc/u_uart/dbus_rdata_reg[25]/Q 
add mapped point u_soc/u_uart/dbus.rdata[26]/q u_soc/u_uart/dbus_rdata_reg[26]/Q 
add mapped point u_soc/u_uart/dbus.rdata[27]/q u_soc/u_uart/dbus_rdata_reg[27]/Q 
add mapped point u_soc/u_uart/dbus.rdata[28]/q u_soc/u_uart/dbus_rdata_reg[28]/Q 
add mapped point u_soc/u_uart/dbus.rdata[29]/q u_soc/u_uart/dbus_rdata_reg[29]/Q 
add mapped point u_soc/u_uart/dbus.rdata[30]/q u_soc/u_uart/dbus_rdata_reg[30]/Q 
add mapped point u_soc/u_uart/dbus.rdata[31]/q u_soc/u_uart/dbus_rdata_reg[31]/Q 
add mapped point u_soc/u_uart/clk_divider_valid/q u_soc/u_uart/clk_divider_valid_reg/Q 
add mapped point u_soc/u_uart/tx_data_valid/q u_soc/u_uart/tx_data_valid_reg/Q 
add mapped point u_soc/u_uart/dbus.rvalid/q u_soc/u_uart/dbus_rvalid_reg/Q 
add mapped point u_soc/u_uart/csr.sr.txact/q u_soc/u_uart/csr_reg[sr][txact]/Q 
add mapped point u_soc/u_boot_rom/ibus.rvalid/q u_soc/u_boot_rom_ibus_rvalid_reg/Q 
add mapped point u_soc/u_code_ram/ibus.rvalid/q u_soc/u_code_ram_ibus_rvalid_reg/Q 
add mapped point u_soc/u_gpio/csr.odr[0]/q u_soc/u_gpio_csr_reg[odr][0]/Q 
add mapped point u_soc/u_gpio/csr.odr[1]/q u_soc/u_gpio_csr_reg[odr][1]/Q 
add mapped point u_soc/u_gpio/csr.odr[2]/q u_soc/u_gpio_csr_reg[odr][2]/Q 
add mapped point u_soc/u_gpio/csr.odr[3]/q u_soc/u_gpio_csr_reg[odr][3]/Q 
add mapped point u_soc/u_gpio/csr.odr[4]/q u_soc/u_gpio_csr_reg[odr][4]/Q 
add mapped point u_soc/u_gpio/csr.odr[5]/q u_soc/u_gpio_csr_reg[odr][5]/Q 
add mapped point u_soc/u_gpio/csr.odr[6]/q u_soc/u_gpio_csr_reg[odr][6]/Q 
add mapped point u_soc/u_gpio/csr.odr[7]/q u_soc/u_gpio_csr_reg[odr][7]/Q 
add mapped point u_soc/u_gpio/csr.odr[8]/q u_soc/u_gpio_csr_reg[odr][8]/Q 
add mapped point u_soc/u_gpio/csr.odr[9]/q u_soc/u_gpio_csr_reg[odr][9]/Q 
add mapped point u_soc/u_gpio/csr.odr[10]/q u_soc/u_gpio_csr_reg[odr][10]/Q 
add mapped point u_soc/u_gpio/csr.odr[11]/q u_soc/u_gpio_csr_reg[odr][11]/Q 
add mapped point u_soc/u_gpio/csr.odr[12]/q u_soc/u_gpio_csr_reg[odr][12]/Q 
add mapped point u_soc/u_gpio/csr.odr[13]/q u_soc/u_gpio_csr_reg[odr][13]/Q 
add mapped point u_soc/u_gpio/csr.odr[14]/q u_soc/u_gpio_csr_reg[odr][14]/Q 
add mapped point u_soc/u_gpio/csr.odr[15]/q u_soc/u_gpio_csr_reg[odr][15]/Q 
add mapped point u_soc/u_gpio/csr.odr[16]/q u_soc/u_gpio_csr_reg[odr][16]/Q 
add mapped point u_soc/u_gpio/csr.odr[17]/q u_soc/u_gpio_csr_reg[odr][17]/Q 
add mapped point u_soc/u_gpio/csr.odr[18]/q u_soc/u_gpio_csr_reg[odr][18]/Q 
add mapped point u_soc/u_gpio/csr.odr[19]/q u_soc/u_gpio_csr_reg[odr][19]/Q 
add mapped point u_soc/u_gpio/csr.odr[20]/q u_soc/u_gpio_csr_reg[odr][20]/Q 
add mapped point u_soc/u_gpio/csr.odr[21]/q u_soc/u_gpio_csr_reg[odr][21]/Q 
add mapped point u_soc/u_gpio/csr.odr[22]/q u_soc/u_gpio_csr_reg[odr][22]/Q 
add mapped point u_soc/u_gpio/csr.odr[23]/q u_soc/u_gpio_csr_reg[odr][23]/Q 
add mapped point u_soc/u_gpio/csr.odr[24]/q u_soc/u_gpio_csr_reg[odr][24]/Q 
add mapped point u_soc/u_gpio/csr.odr[25]/q u_soc/u_gpio_csr_reg[odr][25]/Q 
add mapped point u_soc/u_gpio/csr.odr[26]/q u_soc/u_gpio_csr_reg[odr][26]/Q 
add mapped point u_soc/u_gpio/csr.odr[27]/q u_soc/u_gpio_csr_reg[odr][27]/Q 
add mapped point u_soc/u_gpio/csr.odr[28]/q u_soc/u_gpio_csr_reg[odr][28]/Q 
add mapped point u_soc/u_gpio/csr.odr[29]/q u_soc/u_gpio_csr_reg[odr][29]/Q 
add mapped point u_soc/u_gpio/csr.odr[30]/q u_soc/u_gpio_csr_reg[odr][30]/Q 
add mapped point u_soc/u_gpio/csr.odr[31]/q u_soc/u_gpio_csr_reg[odr][31]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[0]/q u_soc/u_gpio_dbus_rdata_reg[0]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[1]/q u_soc/u_gpio_dbus_rdata_reg[1]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[2]/q u_soc/u_gpio_dbus_rdata_reg[2]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[3]/q u_soc/u_gpio_dbus_rdata_reg[3]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[4]/q u_soc/u_gpio_dbus_rdata_reg[4]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[5]/q u_soc/u_gpio_dbus_rdata_reg[5]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[6]/q u_soc/u_gpio_dbus_rdata_reg[6]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[7]/q u_soc/u_gpio_dbus_rdata_reg[7]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[8]/q u_soc/u_gpio_dbus_rdata_reg[8]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[9]/q u_soc/u_gpio_dbus_rdata_reg[9]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[10]/q u_soc/u_gpio_dbus_rdata_reg[10]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[11]/q u_soc/u_gpio_dbus_rdata_reg[11]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[12]/q u_soc/u_gpio_dbus_rdata_reg[12]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[13]/q u_soc/u_gpio_dbus_rdata_reg[13]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[14]/q u_soc/u_gpio_dbus_rdata_reg[14]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[15]/q u_soc/u_gpio_dbus_rdata_reg[15]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[16]/q u_soc/u_gpio_dbus_rdata_reg[16]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[17]/q u_soc/u_gpio_dbus_rdata_reg[17]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[18]/q u_soc/u_gpio_dbus_rdata_reg[18]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[19]/q u_soc/u_gpio_dbus_rdata_reg[19]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[20]/q u_soc/u_gpio_dbus_rdata_reg[20]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[21]/q u_soc/u_gpio_dbus_rdata_reg[21]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[22]/q u_soc/u_gpio_dbus_rdata_reg[22]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[23]/q u_soc/u_gpio_dbus_rdata_reg[23]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[24]/q u_soc/u_gpio_dbus_rdata_reg[24]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[25]/q u_soc/u_gpio_dbus_rdata_reg[25]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[26]/q u_soc/u_gpio_dbus_rdata_reg[26]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[27]/q u_soc/u_gpio_dbus_rdata_reg[27]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[28]/q u_soc/u_gpio_dbus_rdata_reg[28]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[29]/q u_soc/u_gpio_dbus_rdata_reg[29]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[30]/q u_soc/u_gpio_dbus_rdata_reg[30]/Q 
add mapped point u_soc/u_gpio/dbus.rdata[31]/q u_soc/u_gpio_dbus_rdata_reg[31]/Q 
add mapped point u_soc/u_instr_bus_arbiter/responding_slave[0]/q u_soc/u_instr_bus_arbiter_responding_slave_reg[0]/Q 
add mapped point u_soc/u_instr_bus_arbiter/responding_slave[1]/q u_soc/u_instr_bus_arbiter_responding_slave_reg[1]/Q 
add mapped point u_soc/u_boot_rom/dbus.rvalid/q u_soc/u_boot_rom_dbus_rvalid_reg/Q 
add mapped point u_soc/u_code_ram/dbus.rvalid/q u_soc/u_code_ram_dbus_rvalid_reg/Q 
add mapped point u_soc/u_gpio/dbus.rvalid/q u_soc/u_gpio_dbus_rvalid_reg/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[27]/q u_soc/u_boot_rom_dbus_rdata_reg[27]/Q 
add mapped point u_soc/u_gpio/csr.idr[3]/q u_soc/u_gpio_csr_reg[idr][3]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[1]/q u_soc/u_boot_rom_dbus_rdata_reg[1]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[2]/q u_soc/u_boot_rom_dbus_rdata_reg[2]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[3]/q u_soc/u_boot_rom_dbus_rdata_reg[3]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[31]/q u_soc/u_boot_rom_dbus_rdata_reg[31]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[4]/q u_soc/u_boot_rom_dbus_rdata_reg[4]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[5]/q u_soc/u_boot_rom_dbus_rdata_reg[5]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[6]/q u_soc/u_boot_rom_dbus_rdata_reg[6]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[0]/q u_soc/u_boot_rom_dbus_rdata_reg[0]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[7]/q u_soc/u_boot_rom_dbus_rdata_reg[7]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[8]/q u_soc/u_boot_rom_dbus_rdata_reg[8]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[9]/q u_soc/u_boot_rom_dbus_rdata_reg[9]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[10]/q u_soc/u_boot_rom_dbus_rdata_reg[10]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[11]/q u_soc/u_boot_rom_dbus_rdata_reg[11]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[12]/q u_soc/u_boot_rom_dbus_rdata_reg[12]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[13]/q u_soc/u_boot_rom_dbus_rdata_reg[13]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[19]/q u_soc/u_boot_rom_dbus_rdata_reg[19]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[24]/q u_soc/u_boot_rom_dbus_rdata_reg[24]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[15]/q u_soc/u_boot_rom_dbus_rdata_reg[15]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[16]/q u_soc/u_boot_rom_dbus_rdata_reg[16]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[17]/q u_soc/u_boot_rom_dbus_rdata_reg[17]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[18]/q u_soc/u_boot_rom_dbus_rdata_reg[18]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[20]/q u_soc/u_boot_rom_dbus_rdata_reg[20]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[21]/q u_soc/u_boot_rom_dbus_rdata_reg[21]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[22]/q u_soc/u_boot_rom_dbus_rdata_reg[22]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[23]/q u_soc/u_boot_rom_dbus_rdata_reg[23]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[14]/q u_soc/u_boot_rom_dbus_rdata_reg[14]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[25]/q u_soc/u_boot_rom_dbus_rdata_reg[25]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[26]/q u_soc/u_boot_rom_dbus_rdata_reg[26]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[28]/q u_soc/u_boot_rom_dbus_rdata_reg[28]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[29]/q u_soc/u_boot_rom_dbus_rdata_reg[29]/Q 
add mapped point u_soc/u_boot_rom/dbus.rdata[30]/q u_soc/u_boot_rom_dbus_rdata_reg[30]/Q 
add mapped point u_soc/u_gpio/csr.idr[0]/q u_soc/u_gpio_csr_reg[idr][0]/Q 
add mapped point u_soc/u_gpio/csr.idr[1]/q u_soc/u_gpio_csr_reg[idr][1]/Q 
add mapped point u_soc/u_gpio/csr.idr[2]/q u_soc/u_gpio_csr_reg[idr][2]/Q 



//Black Boxes
add mapped point u_pads_pwr/VDD2POC u_pads_pwr/VDD2POC
add mapped point u_pads_pwr/VDD2_0_ u_pads_pwr/VDD2_0_
add mapped point u_soc/u_code_ram/u_ram/u_TS1N40LPB4096X32M4M u_soc/u_code_ram_u_ram/u_TS1N40LPB4096X32M4M
add mapped point u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M u_soc/u_data_ram/u_ram/u_TS1N40LPB4096X32M4M



//Empty Modules as Blackboxes
