# Verilog_xilinx_Designs
<h2>Verilog Designs on xilinx</h2>
The included projects are:
<ul>
<li>Combinational ckts</li>
  <ul>
  <li>Day1:Half_adder</li>
  <li>Day2:Full_adder</li>
  <li>Day3:Half_subtractor</li>
  <li>Day4:Full_subtractor</li>
  <li>Day5:Multiplier</li>
  <li>Day6:Ripple_carry_adder</li>
  <li>Day7:Carry_look_ahead_adder</li>
  <li>Day8:16_bit_adder</li>
  <li>Day9:16to1_mux using 4to1_mux And 2to1_mux</li>
  <li>Day10:4to1_Demux</li>
  <li>Day11:N-bit_comparator</li>
  <li>Day12:8to3_encoder</li>
  <li>Day13:N_1_Mux</li>
  <li>Day14:Priority Encoder</li>
  <li>Day15:Seven Segment Decoder</li>
  </ul><br>
<li>Sequential ckts</li>
    <ul>
  <li>Day16:Clock Divider</li>
  <li>Day17:Positive Edge Detector</li>
  <li>Day18:S-R Latch</li>
  <li>Day19:J-K Latch</li>
  <li>Day20:D Latch</li>
  <li>Day21:T-Latch</li>
  <li>Day22:S-R FlipFlop</li>
  <li>Day23:J-K FlipFlop</li>
  <li>Day24:D FlipFlop</li>
  <li>Day25:T FlipFlop</li>
  <li>Day26:Master Slave FlipFlop</li>
  <li>Day27:Synchronous Up Counter</li>
  <li>Day28:Synchronous Down Counter/li>
  <li>Day29:ASynchronous Up Counter</li>
  <li>Day30:ASynchronous Down Counter</li>
  <li>Day31:Mod 10 Up Counter</li>
  <li>Day32:Mod 5 Down Counter/li>
  <li>Day33:Mod-N Up/Down Counter</li>
  <li>Day34:Ring Counter</li>
  <li>Day35:Johnson Counter</li>
  <li>Day36:Synchronous Up/Down Counter/li>
  <li>Day37:ASynchronous Up/Down Counter</li>
  <li>Day38:SISO REGISTER</li>
  <li>Day39:SIPO REGISTER</li>
  <li>Day40:PIPO REGISTER</li>
  <li>Day41:PISO REGISTER</li>
  <li>Day42:Bidirectional Shift REGISTER</li>
  </ul><br>
  <ul>
<li>Finite State Machine</li>
  <ul>
  <li>Day43:Cyclic Lamb</li>
  <li>Day44:Parity Detector</li>
  <li>Day45:Sequence Detector</li>
  </ul><br>
<li>Computer Architecture</li>
  <ul>
  <li>Day46:Alu Simple</li>
  <li>Day47:Alu Advance</li>
  <li>Day48:Memory</li>
  <li>Day49:Pipelining</li>
  <li>Day50:Single Port Ram</li>
  <li>Day51:Dual Port Ram</li>
  </ul><br>
<li>Control/Data Path</li>
  <ul>
  <li>Day52:Multipilcation Using Addition</li>
  <li>Day53:GCD Computution</li>
  <li>Day54:Booth's Multiplication</li>
  <li>Day55:Pipelining</li>
  <li>Day56:Single Port Ram</li>
  <li>Day57:Dual Port Ram</li>
  </ul><br>
<li>Advance Ideas</li>
  <ul>
  <li>Day58:Frequency Divider By Odd Number</li>
  <li>Day59:Operators Circuit</li>
  <li>Day60:BCD Square</li>
  </ul><br>
</ul>

The simulations are performed in Xilinx and iverilog, gtkwave is used to code and debug.

Add a Star ðŸŒŸ to this ðŸ‘† Repository


For Sponsor or Project Enquiry
Email - gunasaikiran8055@gmail.com

Follow Me on
LinkedIn - <a href="https://www.linkedin.com/in/guna-sai-kiran-b526a2220/">Guna Sai Kiran</a>
