[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnsizedArray/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 40
LIB: work
FILE: ${SURELOG_DIR}/tests/UnsizedArray/dut.sv
n<> u<39> t<Top_level_rule> c<1> l<1:1> el<5:1>
  n<> u<1> t<Null_rule> p<39> s<38> l<1:1>
  n<> u<38> t<Source_text> p<39> c<37> l<1:1> el<4:10>
    n<> u<37> t<Description> p<38> c<36> l<1:1> el<4:10>
      n<> u<36> t<Module_declaration> p<37> c<5> l<1:1> el<4:10>
        n<> u<5> t<Module_ansi_header> p<36> c<2> s<34> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<34> t<Non_port_module_item> p<36> c<33> s<35> l<2:4> el<2:25>
          n<> u<33> t<Module_or_generate_item> p<34> c<32> l<2:4> el<2:25>
            n<> u<32> t<Module_common_item> p<33> c<31> l<2:4> el<2:25>
              n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<2:4> el<2:25>
                n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<2:4> el<2:25>
                  n<> u<29> t<Data_declaration> p<30> c<28> l<2:4> el<2:25>
                    n<> u<28> t<Variable_declaration> p<29> c<7> l<2:4> el<2:25>
                      n<> u<7> t<Data_type> p<28> c<6> s<27> l<2:4> el<2:8>
                        n<> u<6> t<IntegerAtomType_Byte> p<7> l<2:4> el<2:8>
                      n<> u<27> t<Variable_decl_assignment_list> p<28> c<26> l<2:9> el<2:24>
                        n<> u<26> t<Variable_decl_assignment> p<27> c<8> l<2:9> el<2:24>
                          n<b> u<8> t<STRING_CONST> p<26> s<10> l<2:9> el<2:10>
                          n<> u<10> t<Variable_dimension> p<26> c<9> s<25> l<2:10> el<2:12>
                            n<> u<9> t<Unsized_dimension> p<10> l<2:10> el<2:12>
                          n<> u<25> t<Expression> p<26> c<24> l<2:15> el<2:24>
                            n<> u<24> t<Primary> p<25> c<23> l<2:15> el<2:24>
                              n<> u<23> t<Concatenation> p<24> c<14> l<2:15> el<2:24>
                                n<> u<14> t<Expression> p<23> c<13> s<18> l<2:16> el<2:17>
                                  n<> u<13> t<Primary> p<14> c<12> l<2:16> el<2:17>
                                    n<> u<12> t<Primary_literal> p<13> c<11> l<2:16> el<2:17>
                                      n<1> u<11> t<INT_CONST> p<12> l<2:16> el<2:17>
                                n<> u<18> t<Expression> p<23> c<17> s<22> l<2:19> el<2:20>
                                  n<> u<17> t<Primary> p<18> c<16> l<2:19> el<2:20>
                                    n<> u<16> t<Primary_literal> p<17> c<15> l<2:19> el<2:20>
                                      n<1> u<15> t<INT_CONST> p<16> l<2:19> el<2:20>
                                n<> u<22> t<Expression> p<23> c<21> l<2:22> el<2:23>
                                  n<> u<21> t<Primary> p<22> c<20> l<2:22> el<2:23>
                                    n<> u<20> t<Primary_literal> p<21> c<19> l<2:22> el<2:23>
                                      n<1> u<19> t<INT_CONST> p<20> l<2:22> el<2:23>
        n<> u<35> t<ENDMODULE> p<36> l<4:1> el<4:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizedArray/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnsizedArray/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
ArrayTypespec                                          1
ByteTypespec                                           1
Constant                                               5
Design                                                 1
Identifier                                             1
Module                                                 2
ModuleTypespec                                         1
Operation                                              1
Range                                                  1
RefTypespec                                            2
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsizedArray/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
    |vpiName:work@top
  |vpiTypedef:
  \_ByteTypespec: , line:2:4, endln:2:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
    |vpiSigned:1
  |vpiTypedef:
  \_ArrayTypespec: , line:2:4, endln:2:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
    |vpiArrayType:2
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:2:4, endln:2:8
      |vpiParent:
      \_ArrayTypespec: , line:2:4, endln:2:24
      |vpiFullName:work@top
      |vpiActual:
      \_ByteTypespec: , line:2:4, endln:2:8
  |vpiImportTypespec:
  \_ByteTypespec: , line:2:4, endln:2:8
  |vpiImportTypespec:
  \_ArrayTypespec: , line:2:4, endln:2:24
  |vpiImportTypespec:
  \_ArrayNet: (work@top.b), line:2:9, endln:2:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:2:4, endln:2:8
      |vpiParent:
      \_ArrayNet: (work@top.b), line:2:9, endln:2:10
      |vpiFullName:work@top.b
      |vpiActual:
      \_ArrayTypespec: , line:2:4, endln:2:24
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiSigned:1
  |vpiDefName:work@top
  |vpiArrayNet:
  \_ArrayNet: (work@top.b), line:2:9, endln:2:10
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
