INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/sim/bf_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_mul/sim/bf_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/align_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mean_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/process_mean_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_mean_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/var_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module var_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/cal_var_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cal_var_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/acc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/gen_tlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_tlast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/ip/axis_broadcaster_0/hdl/tdata_axis_broadcaster_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_axis_broadcaster_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/ip/axis_broadcaster_0/hdl/tuser_axis_broadcaster_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_axis_broadcaster_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/ip/axis_broadcaster_0/hdl/top_axis_broadcaster_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axis_broadcaster_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/ip/axis_broadcaster_0/sim/axis_broadcaster_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_broadcaster_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/ip/axis_broadcaster_0/sim/axis_broadcaster_0.v:86]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/ip/axis_broadcaster_0/sim/axis_broadcaster_0.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/axis_broadcaster_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_broadcaster_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/RMSnorm.gen/sources_1/ip/bf_add/sim/bf_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/bf_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/import/rms_sqrt_top/inv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/import/rms_sqrt_top/inv_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/import/rms_sqrt_top/inv_sqrt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sqrt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/import/rms_sqrt_top/rms_norm_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rms_norm_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/import/parallel_squarev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_squarev2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/import/squaresum_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squaresum_acc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/import/sum_keep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_keep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/rms_sum_nofifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rms_sum_nofifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_process_mean_top_0_0/sim/Layernorm_process_mean_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layernorm_process_mean_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_cal_var_top_0_0/sim/Layernorm_cal_var_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layernorm_cal_var_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_accumulator_0_0/sim/Layernorm_accumulator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layernorm_accumulator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_axis_broadcaster_top_0_0/sim/Layernorm_axis_broadcaster_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layernorm_axis_broadcaster_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_rms_norm_top_0_0/sim/Layernorm_rms_norm_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layernorm_rms_norm_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.ip_user_files/bd/Layernorm/sim/Layernorm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layernorm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_rms_sum_nofifo_0_0/sim/Layernorm_rms_sum_nofifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layernorm_rms_sum_nofifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/bd/Layernorm/hdl/Layernorm_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layernorm_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/Layer_matrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_tb
