{"vcs1":{"timestamp_begin":1730984633.656079052, "rt":3.19, "ut":1.58, "st":0.34}}
{"vcselab":{"timestamp_begin":1730984636.942633213, "rt":1.70, "ut":0.32, "st":0.23}}
{"link":{"timestamp_begin":1730984638.737052679, "rt":0.39, "ut":0.12, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730984632.878025121}
{"VCS_COMP_START_TIME": 1730984632.878025121}
{"VCS_COMP_END_TIME": 1730984653.599326826}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 335712}}
{"stitch_vcselab": {"peak_mem": 231600}}
