https://github.com/mohamedamine99/Digital-Lock-with-VHDL-state-machine/blob/main/vhdl%20digital%20lock%20results/result%201st%20config%20-4.PNG?raw=true
