

================================================================
== Vivado HLS Report for 'slot_boundary_timing'
================================================================
* Date:           Thu Nov 19 12:13:14 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.017 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_start_timer_fu_53  |start_timer  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     51|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|     42|    158|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     89|    -|
|Register         |        -|      -|     17|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|     59|    298|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+-------+----+-----+-----+
    |        Instance       |    Module   | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------------------+-------------+---------+-------+----+-----+-----+
    |grp_start_timer_fu_53  |start_timer  |        0|      0|  42|  158|    0|
    +-----------------------+-------------+---------+-------+----+-----+-----+
    |Total                  |             |        0|      0|  42|  158|    0|
    +-----------------------+-------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_predicate_op33_call_state6    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op35_call_state6    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln187_fu_64_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln203_fu_70_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln213_fu_76_p2              |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln229_fu_82_p2              |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln239_fu_88_p2              |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state6_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  51|          18|          13|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  47|         10|    1|         10|
    |ap_phi_mux_idle_waiting_write_a_phi_fu_32_p16  |   9|          2|    1|          2|
    |ap_return                                      |   9|          2|    1|          2|
    |grp_start_timer_fu_53_count_idle               |  15|          3|    1|          3|
    |idle_waiting_write_a_reg_28                    |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  89|         19|    5|         19|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  9|   0|    9|          0|
    |ap_return_preg                      |  1|   0|    1|          0|
    |grp_start_timer_fu_53_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln187_reg_94                   |  1|   0|    1|          0|
    |icmp_ln203_reg_98                   |  1|   0|    1|          0|
    |icmp_ln213_reg_102                  |  1|   0|    1|          0|
    |idle_waiting_write_a_reg_28         |  1|   0|    1|          0|
    |sifs_timeout_1_reg_122              |  1|   0|    1|          0|
    |sifs_timeout_reg_131                |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 17|   0|   17|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | slot_boundary_timing | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | slot_boundary_timing | return value |
|ap_start      |  in |    1| ap_ctrl_hs | slot_boundary_timing | return value |
|ap_done       | out |    1| ap_ctrl_hs | slot_boundary_timing | return value |
|ap_idle       | out |    1| ap_ctrl_hs | slot_boundary_timing | return value |
|ap_ready      | out |    1| ap_ctrl_hs | slot_boundary_timing | return value |
|ap_return     | out |    1| ap_ctrl_hs | slot_boundary_timing | return value |
|timing_mode   |  in |    3|   ap_none  |      timing_mode     |    scalar    |
|medium_state  |  in |    1|   ap_none  |     medium_state     |    pointer   |
+--------------+-----+-----+------------+----------------------+--------------+

