<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Arria® V FPGAs and SoC FPGAs</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_arria_series_arria_V_FPGAs_and_SoC_FPGAs_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_arria_series_arria_series.html">Intel® Arria® Series FPGA and SoC FPGA</a></li>
                    <li><p class="mb-0">Intel® Arria® Series FPGA and SoC FPGA</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Arria® V FPGA and SoC FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/arria-framed-badge.png.rendition.intel.web.480.270.png" alt="">
                        </div>
                        <p>The Arria® V FPGA family offers the highest bandwidth and delivers the lowest total power for midrange applications, such as remote radio units, 10G/40G line cards, and broadcast studio equipment. There are five targeted variants, including SoC variants with a dual-core ARM* Cortex*-A9 hard processor system (HPS) to best meet your performance, power, and integration needs.</p>
                        <p>See also: <a href="">FPGA Design Software</a>, <a href="">Design Store</a>, <a href="">Downloads</a>, <a href="">Community</a>, and <a href="">Support</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/arria-framed-badge.png.rendition.intel.web.480.270.png" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_arria_series_arria_V_FPGAs_and_SoC_FPGAs_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_arria_series_arria_V_FPGAs_and_SoC_FPGAs_feature.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Features</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!--------------------------------- Arria® V GZ FPGA ------------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_learn_more_con">
                    <div class="row">
                        <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="/darshit/dk_product/arria_V_GZ_FPGA.html">Arria® V GZ FPGA</a></h4>
                            <p class="mb-0">Offers the lowest power-per-bandwidth for midrange applications, and are ideal for power-sensitive designs that require transceivers up to 12.5 Gbps.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Arria® V GT FPGA</a></h4>
                            <p class="mb-0">Offers the lowest total power for mid-range applications and the lowest power transceivers for speeds up to 10.3125 Gbps.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Arria® V GX FPGA</a></h4>
                            <p class="mb-0">Offers the lowest total power for mid-range applications and the lowest power transceivers for speeds up to 10.3125 Gbps.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="/darshit/dk_product/arria_V_ST_SoC_FPGA.html">Arria® V ST SoC FPGA</a></h4>
                            <p class="mb-0">Intel® SoC FPGA with ARM*-based HPS and 10.3125 Gbps transceivers.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="/darshit/dk_product/arria_V_SX_SoC_FPGA.html">Arria® V SX SoC FPGA</a></h4>
                            <p class="mb-0">Intel® SoC FPGA with ARM*-based HPS and 6.5536 Gbps backplane-capable transceivers.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!----------------------------- Benefits -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Intel® Stratix® 10 FPGA Features and Benefits</h2>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Industry's Lowest Power</h4>
                        <p class="mb-2"><b>Arria® V GZ FPGA</b> offers the lowest power-per-bandwidth for mid-range applications, and is ideal for power-sensitive designs that require transceivers up to 12.5 Gbps. At 10G data rates, Arria® V GZ FPGA consumes less than 180 mW per channel and at 12.5 Gbps consume less than 200 mW per channel. Arria® V GZ FPGA also offers a lower static power offering with a -3L speed grade.</p>
                        <p class="mb-0"><b>Arria® V GX and GT FPGA</b> offers the lowest total power for mid-range applications by using the 28 nm low power process to deliver the lowest static power, offering the lowest power transceivers for speeds up to 10.3125 Gbps, and providing superior fabric with hard IP designed to lower dynamic power. Arria® V devices provide a 40% on average power reduction compared to the previous generation of midrange FPGA.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Customizable ARM* Processor-Based SoC FPGA</h4>
                        <p class="mb-2">Intel® SoC FPGA lets you reduce system power, system cost, and board space by integrating a hard processor system (HPS) – consisting of processors, peripherals, and memory controller – with the FPGA fabric using a high-bandwidth interconnect backbone. The combination of the HPS with Intel's 28 nm low-power FPGA fabric provides the performance and ecosystem of an applications-class ARM* processor with the flexibility and digital signal processing (DSP) richness of the Arria® V FPGA.</p>
                        <ul>
                            <li><a class="b_special_a1" href="">HPS (for SoC FPGA)</a></li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Easy Migration Path to Intel® Arria® 10 SoC FPGA</h4>
                        <p class="mb-0">The Arria® V SoC FPGA and Intel® Arria® 10 SoC FPGA utilize the same dual-core ARM* Cortex*-A9 MPCore* processor. Therefore, when your Arria® V SoC FPGA design is ready for a performance upgrade you can easily migrate your software to the Intel® Arria® 10 SoC FPGA. Based on the TSMC 20 nm process, the Intel® Arria® 10 SoC FPGA offers for a performance upgrade path for Arria® V SoC FPGA designs with easy software migration.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Industry’s Highest -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Industry’s Highest Performance 28 nm SoC FPGA</h4>
                        <ul>
                            <li>Up to 1.05 GHz dual-core ARM* Cortex*-A9 MPCore* processor</li>
                            <li>Four hardened 32-bit memory controllers with up to 533 MHz memory bus speed and optional error correction code (ECC)</li>
                            <li>Processor to FPGA interconnect with >125 Gbps peak total bandwidth</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <ul>
                            <li>Integration of multiple components into a single chip</li>
                            <li>Lowest power transceivers with speeds up to 10.3125 Gbps</li>
                            <li>Based on low power TSMC 28LP process</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Multiple Benefits to System Cost</h4>
                        <ul>
                            <li>Integration of <a class="b_special_a1" href="">multiple components into a single chip</a></li>
                            <li>PCB cost and trace savings from integration of processor, FPGA and DSP into a single device</li>
                            <li><a class="b_special_a1" href="">No power-off sequencing requirements</a></li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Not All SoC -------------------------------->
    <section>
        <div class="mv_not_all_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-3">Not All SoC FPGA Are Created Equal. Architecture Matters.</h2>
                <p>SoC FPGA are more than the sum of their parts. It is critically important to understand how the processor and FPGA systems work together to accomplish each task. When you choose an SoC FPGA for your next design, architecture matters. Intel® SoC FPGA are designed to:</p>
                <ul class="mb-2">
                    <li>Preserve the flexibility of processor boot / FPGA configuration sequence, system response to processor reset, and independent memory interfaces of a two-chip solution.</li>
                    <li>Maintain data integrity and reliability with integrated <a class="b_special_a1" href="">ECC</a>.</li>
                    <li>Protect DRAM memory shared by the processor and FPGA with an integrated memory protection unit.</li>
                    <li>Enable system-level debug with Intel's <a class="b_special_a1" href="">FPGA-adaptive debugging</a> for unmatched visibility and control of the whole device.</li>
                </ul>
                <p class="mb-0">Learn how to choose the right SoC FPGA for your application from our extensive set of resources, including a short series of videos from processor expert Jim Turley.</p>
            </div> 
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- ALM ---------------------------------->
    <section>
        <div class="mv_block_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-7 col-lg-7 col-md-7">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/arria-v-soc-floorplan-16x9.jpg.rendition.intel.web.1072.603.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Features -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Features</h2>
                    <a class="mv_view_all_btn" href="">View all features</a>
                </div>
                <div class="row justify-content-center">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Flexible Transceivers</h4>
                        <p class="mb-0">Whether you need a few channels of transceivers, or up to 36, Arria® V FPGA provides transceiver solutions to meet your performance and power requirements to deliver exactly what you need to succeed.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Variable-Precision DSP Block</h4>
                        <p class="mb-0">Arria® V FPGA and SoC FPGA feature the industry's first variable-precision digital signal processing (DSP) block.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">SoC FPGA Hard Processor System</h4>
                        <p class="mb-0">Intel® SoC FPGA integrates an ARM* -based hard processor system (HPS) consisting of processor, peripherals, and memory interfaces with the FPGA fabric using a high-bandwidth interconnect backbone.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Temperature Support</h4>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- System Overview -------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_block_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">Arria® V SoC FPGA Hard Processor System Overview</h1>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------- Device table ------------------------------->
    <section>
        <div class="mv_product_padd">
            <div class="container">
                <table class="mv_product_table w-100">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Device</p>
                            </th>
                            <th>
                                <p class="mb-2">All Arria® V SoC FPGA Devices (SX, ST)</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td><p class="mb-2"><b>Processor</b></p></td>
                            <td>
                                <p class="mb-2">	
                                Dual-core ARM* Cortex*-A9 MPCore* processor with ARM* CoreSight* debug and trace technology
                                    <ul class="mb-0">
                                        <li>1.05 GHz CPU clock rate in -I3 speed grade</li>
                                        <li>925 MHz CPU clock rate in -C4 speed grade</li>
                                        <li>800 MHz CPU clock rate in -C5, -I5 speed grades</li>
                                        <li>700 MHz CPU clock rate in -C6 speed grade</li>
                                    </ul>
                                </p>
                            </td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Coprocessors</b></p></td>
                            <td><p class="mb-2">ARM* NEON* media processing engine with Vector Floating-Point (VFP) v3 double-precision floating point unit for each processor, Snoop Control Unit (SCU), Acceleration Coherency Port (ACP)</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Level 1 cache</b></p></td>
                            <td><p class="mb-2">32 KB L1 instruction cache, 32 KB L1 data cache</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Level 2 cache</b></p></td>
                            <td><p class="mb-2">512 KB shared L2 cache</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>On-Chip Memory</b></p></td>
                            <td><p class="mb-2">64 KB on-chip RAM, 64 KB on-chip ROM</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>HPS hard memory controller</b></p></td>
                            <td><p class="mb-2">Multiport SDRAM controller with support for DDR2, DDR3, DDR3L, and LPDDR2 with optional error correction code (ECC) support<br>
                                533 MHz/1066 Mbps external memory interface <br>
                                User-configurable memory width of 8, 16, 16+ECC, 32, 32+EEC <br>
                                Up to 4 GB address range, with built-in memory protection control</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Quad serial peripheral interface (SPI) flash controller</b></p></td>
                            <td><p class="mb-2">Supports SPIx1, SPIx2, or SPIx4 (quad SPI) serial NOR flash devices <br>
                                Up to four chip selects</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>SD/SDIO/MMC controller</b></p></td>
                            <td><p class="mb-2">Supports SD, eSD, SDIO, eSDIO, MMC, eMMC, and CE-ATA with integrated DMA</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>NAND flash controller</b></p></td>
                            <td><p class="mb-2">Supports 8 bit ONFI 1.0 NAND flash devices <br>
                                Programmable hardware ECC for Single-Level Cell (SLC) and Multi-Level Cell (MLC) devices</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Ethernet media access controller (EMAC)</b></p></td>
                            <td><p class="mb-2">2 x 10/100/1000 EMAC with RGMII external PHY interface and integrated DMA</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>USB On-The-Go controller (OTG)</b></p></td>
                            <td><p class="mb-2">2 x USB 2.0 OTG controllers with ULPI external PHY interface and integrated DMA</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>UART controller</b></p></td>
                            <td><p class="mb-2">2 x UART 16550 compatible</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>SPI controller</b></p></td>
                            <td><p class="mb-2">2 x SPI masters <br>
                                2 x SPI slaves</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>I2C controller</b></p></td>
                            <td><p class="mb-2">4 x I2C</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>General-purpose I/O (GPIO)</b></p></td>
                            <td><p class="mb-2">Up to 71 GPIO and 14 input-only pins, with digital de-bounce and configurable interrupt mode</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Direct memory access (DMA) controller</b></p></td>
                            <td><p class="mb-2">	8-channel direct memory access (DMA) <br>
                                Supports flow control with 31 peripheral handshake interfaces</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Timers</b></p></td>
                            <td><p class="mb-2">Private interval and watchdog timer for each processor <br>
                                Global timer for processor subsystem <br>
                                4X general-purpose timers <br>
                                2X watchdog timers</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Maximum HPS I/O</b></p></td>
                            <td><p class="mb-2">208</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>HPS phased-locked loops (PLLs)</b></p></td>
                            <td><p class="mb-2">3</p></td>
                        </tr>
                    </tbody>
                </table>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->
     
    <!----------------------------- Ecosystem -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Ecosystem</h2>
                    <p>Intel® SoC FPGA are ARM* processor-based and inherit the strength of the ARM* ecosystem. Intel, our ecosystem partners, and the Intel® SoC FPGA user community provide a wide range of options to meet your SoC FPGA development needs. There are a number of options for operating systems, development tools, intellectual property (IP) cores, and professional services. Many are provided by ecosystem partners.</p>
                    <a class="mv_view_all_btn" href="">Learn more</a>
                </div>
                <div class="row justify-content-center">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Operating Systems</a></h4>
                        <p class="mb-0">Arria® V SoC FPGA includes a sophisticated high-performance multicore ARM* Cortex*-A9 MPCore* processor. This processor can be used for a wide range of functions from very simple bare-metal applications running on one of the available cores to high-bandwidth, low-latency , real-time operations.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Development Tools</a></h4>
                        <p class="mb-0">For professional quality development tools including JTAG debuggers and instruction trace functions.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">IP Cores</a></h4>
                        <p class="mb-0">Intel® SoC FPGA is supported by a wide range of Intel® FPGA and third-party soft Intellectual Property (IP) cores. These blocks can be instantiated in the FPGA portion of the SoC FPGA device.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Nios® II Soft Processor</a></h4>
                        <p class="mb-0">The Nios® II processor, the world's most versatile processor, according to Gartner Research, is the most widely used soft processor in the FPGA industry.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Design Services Network</a></h4>
                        <p class="mb-0">Design Service Network (DSN) members offer an extensive portfolio of design services, IP, and products that can help customers meet challenging product development needs, lower risk, and accelerate time to market.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Boards</a></h4>
                        <p class="mb-0">Intel® SoC FPGA-based boards are available from Intel and ecosystem partners. Boards can be standalone or system on module (SoM) configuration.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Applications -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_block_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">Applications</h1>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Wireless Communications -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Wireless Communications</a></h4>
                        <p class="mb-0">Remote radioheads, RF cards and channel cards, Mobile backhaul.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Wireline Communications</a></h4>
                        <p class="mb-0">20G/40G bridging and switching, 20G packet processing, Gigabit-capable passive optical network (GPON).</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Broadcast</a></h4>
                        <p class="mb-0">Digital modulation equipment (including EdgeQAM and satellite and terrestrial broadcast), Pro audio/visual (A/V) switches, Video conferencing, PCIe capture and cameras.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Computer & Storage</a></h4>
                        <p class="mb-0">Custom storage, Flash memory cache, Plug-in cards.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Military</a></h4>
                        <p class="mb-0">Guidance control, Tactical electronic warfare, Custom storage, Electro-optical/infrared (OR/IR) systems.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Test & Medical</h4>
                        <p class="mb-2">Ultrasound, CT scanning, Other diagnostic imaging, Portable and wireless tests.</p>
                        <p class="mb-2"><a class="b_special_a1" href="">Learn more about test</a></p>
                        <p class="mb-0"><a class="b_special_a1" href="">Learn more about medical</a></p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Industrial & Consumer</h4>
                        <p class="mb-2">Human-machine interface, I/O companion, High-end display, High-end video surveillance.</p>
                        <p class="mb-2"><a class="b_special_a1" href="">Learn more about industrial</a></p>
                        <p class="mb-0"><a class="b_special_a1" href="">Learn more about consumer</a></p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Design Tools -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_block_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">Design Tools</h1>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------- Intel® Quartus ----------------------------------->
    <section>
        <div class="mv_block_padd">
            <div class="container">
                <div class="row mv_intel_quartus">
                    <div class="col-md-7">
                        <h1 style="font-weight: 350;">Intel® Quartus® Prime Software Suite</h1>
                        <p>Intel® Quartus® Prime Software Suite provides everything you need to design with Intel® SoC FPGA. It is a complete development package that comes with a user-friendly GUI and technology to help you turn your ideas into reality. The Intel® Quartus® Prime software includes productivity tools to make it easy to build your design, such as:</p>
                        <ul>
                            <li>Intel® FPGA SDK for OpenCL™ Technology</li>
                            <li>Platform Designer (formerly Qsys)</li>
                            <li>System Console debugging toolkit</li>
                            <li>Transceiver Toolkit</li>
                            <li>Timing Analyzer</li>
                            <li>Power Analyzer</li>
                        </ul>
                        <a class="mv_view_all_btn" href="">Learn more<i style="margin-left: 10px;" class="fa-solid fa-arrow-right"></i></a>
                    </div>
                    <div class="col-md-5 align-content-center">
                        <img class="w-100 mb-2" src="/img/mv_image/175371277-quartus-16x9_1920-1080.avif" alt="">
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------- Intel® SoC ----------------------------------->
    <section>
        <div class="mv_block_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-5 align-content-center">
                        <img class="w-100 mb-2" src="/img/mv_image/a10-soc-benefits-quartus-16x9_1920-1080.avif" alt="">
                    </div>
                    <div class="col-md-7">
                        <h1 style="font-weight: 350;">Intel® SoC FPGA Embedded Development Suite</h1>
                        <p>Jump start your firmware and application software development with our Intel® SoC FPGA Embedded Development Suite (SoC EDS), a comprehensive tool suite with:</p>
                        <ul>
                            <li>Development tools</li>
                            <li>Utility programs</li>
                            <li>Run-time software</li>
                            <li>Application examples</li>
                        </ul>
                        <p>At the heart of the SoC EDS is the exclusive ARM* Development Studio 5* (DS-5*) Intel® SoC FPGA Edition. This toolkit combines the ARM* DS-5* advanced multicore debugging capabilities with FPGA-adaptivity for unprecedented full-chip debugging visibility and control.</p>
                        <a class="mv_view_all_btn" href="">Learn more<i style="margin-left: 10px;" class="fa-solid fa-arrow-right"></i></a>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- ALM -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/arria-v-soc-floorplan-16x9.jpg.rendition.intel.web.1920.1080.jpg" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ---------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>