// Generated by CIRCT unknown git version
module SLL(	// file.cleaned.mlir:2:3
  input  [5:0] Functcode,	// file.cleaned.mlir:2:21
               Opcode,	// file.cleaned.mlir:2:41
  output       Y	// file.cleaned.mlir:2:59
);

  wire SYNTHESIZED_WIRE_7;	// file.cleaned.mlir:28:11
  wire SYNTHESIZED_WIRE_4;	// file.cleaned.mlir:26:11
  wire SYNTHESIZED_WIRE_3;	// file.cleaned.mlir:24:11
  wire SYNTHESIZED_WIRE_0;	// file.cleaned.mlir:22:11
  wire SYNTHESIZED_WIRE_5;	// file.cleaned.mlir:20:11
  wire SYNTHESIZED_WIRE_2;	// file.cleaned.mlir:18:11
  wire SYNTHESIZED_WIRE_1;	// file.cleaned.mlir:16:11
  assign SYNTHESIZED_WIRE_1 = ~(Opcode[0]);	// file.cleaned.mlir:15:11, :16:11
  assign SYNTHESIZED_WIRE_2 = ~(Opcode[1]);	// file.cleaned.mlir:17:11, :18:11
  assign SYNTHESIZED_WIRE_5 = ~(Opcode[5]);	// file.cleaned.mlir:19:11, :20:11
  assign SYNTHESIZED_WIRE_0 = ~(Opcode[2]);	// file.cleaned.mlir:21:11, :22:11
  assign SYNTHESIZED_WIRE_3 = ~(Opcode[3]);	// file.cleaned.mlir:23:11, :24:11
  assign SYNTHESIZED_WIRE_4 = ~(Opcode[4]);	// file.cleaned.mlir:25:11, :26:11
  assign SYNTHESIZED_WIRE_7 = ~(Functcode[5]);	// file.cleaned.mlir:27:11, :28:11
  assign Y =
    SYNTHESIZED_WIRE_0 & SYNTHESIZED_WIRE_1 & SYNTHESIZED_WIRE_2 & SYNTHESIZED_WIRE_3
    & SYNTHESIZED_WIRE_4 & SYNTHESIZED_WIRE_5 & ~(Functcode[3]) & SYNTHESIZED_WIRE_7
    & ~(Functcode[4]) & ~(Functcode[2]) & ~(Functcode[1]) & ~(Functcode[0]);	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :16:11, :18:11, :20:11, :22:11, :24:11, :26:11, :28:11, :29:5
endmodule

