[globals/init_openram]: Initializing OpenRAM...
[globals/setup_paths]: Temporary files saved in /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/tmp/
[globals/read_config]: Configuration file is /home/jcirimel/sky130_fd_bd_sram/macros/configs/sky130_sram_4kbyte_1rw_32x1024_8.py
[globals/read_config]: Output saved in /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/
[globals/import_tech]: Adding technology path: /home/jcirimel/openram/technology
[globals/import_tech]: Adding technology path: /home/jcirimel/sky130_fd_bd_sram/tools/openram/technology
[globals/init_paths]: Creating temp directory: /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/tmp/
[globals/setup_bitcell]: Using bitcell: bitcell_1port
[characterizer/<module>]: Initializing characterizer...
[characterizer/<module>]: Analytical model enabled.
[verify/<module>]: Initializing verify...
[verify/<module>]: LVS/DRC/PEX disabled.
[globals/setup_bitcell]: Using bitcell: bitcell_1port
|==============================================================================|
|=========                      OpenRAM v1.1.15                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========Temp dir: /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/tmp/=========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 07/09/2021 13:24:42
Technology: sky130
Total size: 32768 bits
Word size: 32
Words: 1024
Banks: 1
Write size: 8
RW ports: 1
R-only ports: 0
W-only ports: 0
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
[sram_config/recompute_sizes]: Recomputing with words per row: 8
[sram_config/recompute_sizes]: Rows: 128 Cols: 256
[sram_config/recompute_sizes]: Row addr size: 8 Col addr size: 3 Bank addr size: 11
[sram_config/compute_sizes]: Set SRAM Words Per Row=8
Words per row: 8
Output files are: 
/home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.lvs
/home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.sp
/home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.v
/home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.lib
/home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.py
/home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.html
/home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.log
/home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.lef
/home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.gds
[bitcell_base_array/__init__]: Creating sky130_replica_bitcell_array 129 x 257
[sky130_bitcell_base_array/__init__]: Creating sky130_replica_bitcell_array 129 x 257
[replica_bitcell_array/__init__]: Creating sky130_replica_bitcell_array 129 x 257 rbls: None left_rbl: None right_rbl: None
[bitcell_base_array/__init__]: Creating sky130_bitcell_array 129 x 257
[sky130_bitcell_base_array/__init__]: Creating sky130_bitcell_array 129 x 257
[sky130_bitcell_array/__init__]: Creating sky130_bitcell_array 129 x 257
[bitcell_base_array/__init__]: Creating sky130_replica_column 130 x 1
[sky130_bitcell_base_array/__init__]: Creating sky130_replica_column 130 x 1
[bitcell_base_array/__init__]: Creating sky130_dummy_array 1 x 257
[sky130_bitcell_base_array/__init__]: Creating sky130_dummy_array 1 x 257
[bitcell_base_array/__init__]: Creating sky130_col_cap_array 1 x 257
[sky130_bitcell_base_array/__init__]: Creating sky130_col_cap_array 1 x 257
[bitcell_base_array/__init__]: Creating sky130_col_cap_array_0 1 x 257
[sky130_bitcell_base_array/__init__]: Creating sky130_col_cap_array_0 1 x 257
[bitcell_base_array/__init__]: Creating sky130_row_cap_array 130 x 1
[sky130_bitcell_base_array/__init__]: Creating sky130_row_cap_array 130 x 1
[bitcell_base_array/__init__]: Creating sky130_row_cap_array_0 130 x 1
[sky130_bitcell_base_array/__init__]: Creating sky130_row_cap_array_0 130 x 1
[and2_dec/__init__]: Creating and2_dec and2_dec
[and3_dec/__init__]: Creating and3_dec and3_dec
[and4_dec/__init__]: Creating and4_dec and4_dec
[wordline_driver_array/__init__]: Creating wordline_driver_array
[wordline_driver/__init__]: Creating wordline_driver wordline_driver
[and2_dec/__init__]: Creating and2_dec and2_dec_0
[precharge_array/__init__]: Creating precharge_array
[sense_amp_array/__init__]: Creating sense_amp_array
[column_mux_array/__init__]: Creating column_mux_array
[write_driver_array/__init__]: Creating write_driver_array
[write_mask_and_array/__init__]: Creating write_mask_and_array
[pand2/__init__]: Creating pand2 pand2
[pdriver/__init__]: creating pdriver pdriver
[pand3/__init__]: Creating pand3 pand3
[pdriver/__init__]: creating pdriver pdriver_0
[dff_array/__init__]: Creating row_addr_dff rows=8 cols=1
[dff_array/__init__]: Creating col_addr_dff rows=1 cols=3
[dff_array/__init__]: Creating data_dff rows=1 cols=33
[dff_array/__init__]: Creating wmask_dff rows=1 cols=4
[dff_array/__init__]: Creating spare_wen_dff rows=1 cols=1
[control_logic/__init__]: Creating control_logic_rw
[dff_buf/__init__]: Creating dff_buf
[dff_buf_array/__init__]: Creating dff_buf_array
[dff_buf/__init__]: Creating dff_buf_0
[pand2/__init__]: Creating pand2 pand2_0
[pdriver/__init__]: creating pdriver pdriver_1
[pbuf/__init__]: creating pbuf with size of 257
[pdriver/__init__]: creating pdriver pdriver_2
[pdriver/__init__]: creating pdriver pdriver_3
[pand3/__init__]: Creating pand3 pand3_0
[pdriver/__init__]: creating pdriver pdriver_4
[pand3/__init__]: Creating pand3 pand3_1
[pdriver/__init__]: creating pdriver pdriver_5
[pdriver/__init__]: creating pdriver pdriver_6
[delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
** Submodules: 20.4 seconds
** Placement: 0.1 seconds
[router_tech/__init__]: Minimum track width: 0.680
[router_tech/__init__]: Minimum track space: 0.300
[router_tech/__init__]: Minimum track wire width: 0.380
[hierarchy_layout/get_bbox]: Size: 789.8950000000001 x 336.33 with perimeter big margin 0.6799999999999999 little margin 0
[hierarchy_layout/get_bbox]: Size: 789.8950000000001 x 336.33 with perimeter big margin 8.16 little margin 1.3599999999999999
[router_tech/__init__]: Minimum track width: 0.680
[router_tech/__init__]: Minimum track space: 0.300
[router_tech/__init__]: Minimum track wire width: 0.380
[grid/__init__]: BBOX coords: ll=v[-80.88,-55.370000000000005] ur=v[725.335,297.28000000000003]
[grid/__init__]: BBOX grids: ll=v3d[-119, -81, 0.0] ur=v3d[1067, 437, 0.0]
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
[router/find_blockages]: Finding blockages.
**** Finding blockages: 6.5 seconds
[router/convert_blockages]: Converting blockages.
**** Converting blockages: 0.3 seconds
**** Converting pins: 0.3 seconds
**** Separating adjacent pins: 0.0 seconds
**** Enclosing pins: 0.1 seconds
*** Finding pins and blockages: 174.3 seconds
[signal_escape_router/route_signal]: Escape routing csb0 with scale 5
[signal_escape_router/route_signal]: Escape routing web0 with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[32] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[0] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[1] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[2] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[3] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[4] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[5] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[6] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[7] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[8] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[9] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[10] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[11] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[12] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[13] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[14] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[15] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[16] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[17] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[18] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[19] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[20] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[21] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[22] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[23] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[24] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[25] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[26] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[27] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[28] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[29] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[30] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[31] with scale 5
[signal_escape_router/route_signal]: Escape routing din0[32] with scale 5
[signal_escape_router/route_signal]: Escape routing addr0[0] with scale 5
[signal_escape_router/route_signal]: Escape routing addr0[1] with scale 5
[signal_escape_router/route_signal]: Escape routing addr0[2] with scale 5
[signal_escape_router/route_signal]: Escape routing wmask0[0] with scale 5
[signal_escape_router/route_signal]: Escape routing wmask0[1] with scale 5
[signal_escape_router/route_signal]: Escape routing wmask0[2] with scale 5
[signal_escape_router/route_signal]: Escape routing wmask0[3] with scale 5
[signal_escape_router/route_signal]: Escape routing spare_wen0 with scale 5
[signal_escape_router/route_signal]: Escape routing clk0 with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[31] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[30] with scale 5
[signal_escape_router/route_signal]: Escape routing addr0[3] with scale 5
[signal_escape_router/route_signal]: Escape routing addr0[4] with scale 5
[signal_escape_router/route_signal]: Escape routing addr0[5] with scale 5
[signal_escape_router/route_signal]: Escape routing addr0[6] with scale 5
[signal_escape_router/route_signal]: Escape routing addr0[7] with scale 5
[signal_escape_router/route_signal]: Escape routing addr0[8] with scale 5
[signal_escape_router/route_signal]: Escape routing addr0[9] with scale 5
[signal_escape_router/route_signal]: Escape routing addr0[10] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[29] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[0] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[1] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[2] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[3] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[4] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[5] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[6] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[7] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[8] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[9] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[10] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[11] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[12] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[13] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[14] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[15] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[16] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[17] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[18] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[19] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[20] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[21] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[22] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[23] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[24] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[25] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[26] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[27] with scale 5
[signal_escape_router/route_signal]: Escape routing dout0[28] with scale 5
*** Maze routing pins: 267.8 seconds
[router_tech/__init__]: Minimum track width: 0.680
[router_tech/__init__]: Minimum track space: 0.300
[router_tech/__init__]: Minimum track wire width: 0.380
[supply_tree_router/route]: Running supply router on vdd and gnd...
[grid/__init__]: BBOX coords: ll=v[-73.4,-47.89] ur=v[717.855,289.8]
[grid/__init__]: BBOX grids: ll=v3d[-108, -70, 0.0] ur=v3d[1056, 426, 0.0]
**** Retrieving pins: 0.1 seconds
**** Analyzing pins: 2.9 seconds
[router/find_blockages]: Finding blockages.
**** Finding blockages: 17.0 seconds
[router/convert_blockages]: Converting blockages.
**** Converting blockages: 0.2 seconds
**** Converting pins: 6.7 seconds
**** Separating adjacent pins: 4.9 seconds
**** Enclosing pins: 7.6 seconds
*** Finding pins and blockages: 212.2 seconds
[supply_tree_router/route_pins]: Routing vdd with 1157 pins.
[supply_tree_router/route_pins]: 0 supply segments routed, 1156 remaining.
[supply_tree_router/route_pins]: 100 supply segments routed, 1056 remaining.
[supply_tree_router/route_pins]: 200 supply segments routed, 956 remaining.
[supply_tree_router/route_pins]: 300 supply segments routed, 856 remaining.
[supply_tree_router/route_pins]: 400 supply segments routed, 756 remaining.
[supply_tree_router/route_pins]: 500 supply segments routed, 656 remaining.
[supply_tree_router/route_pins]: 600 supply segments routed, 556 remaining.
[supply_tree_router/route_pins]: 700 supply segments routed, 456 remaining.
[supply_tree_router/route_pins]: 800 supply segments routed, 356 remaining.
[supply_tree_router/route_pins]: 900 supply segments routed, 256 remaining.
[supply_tree_router/route_pins]: 1000 supply segments routed, 156 remaining.
[supply_tree_router/route_pins]: 1100 supply segments routed, 56 remaining.
[supply_tree_router/route_pins]: Routing gnd with 658 pins.
[supply_tree_router/route_pins]: 0 supply segments routed, 657 remaining.
[supply_tree_router/route_pins]: 100 supply segments routed, 557 remaining.
[supply_tree_router/route_pins]: 200 supply segments routed, 457 remaining.
[supply_tree_router/route_pins]: 300 supply segments routed, 357 remaining.
[supply_tree_router/route_pins]: 400 supply segments routed, 257 remaining.
[supply_tree_router/route_pins]: 500 supply segments routed, 157 remaining.
[supply_tree_router/route_pins]: 600 supply segments routed, 57 remaining.
*** Maze routing supplies: 743.3 seconds
** Routing: 2225.8 seconds
** Verification: 0.0 seconds
** SRAM creation: 2246.4 seconds
SP: Writing to /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.sp
** Spice writing: 1.8 seconds
GDS: Writing to /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.gds
** GDS: 2.0 seconds
LEF: Writing to /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.lef
** LEF: 0.0 seconds
LVS: Writing to /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.lvs.sp
** LVS writing: 0.2 seconds
LIB: Characterizing... 
[characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[characterizer.lib/prepare_tables]: Loads: [ 1.7225  6.89   27.56  ]
[characterizer.lib/prepare_tables]: self.load_slews : [(1.7225, 0.00125), (6.89, 0.00125), (27.56, 0.00125), (1.7225, 0.005), (6.89, 0.005), (27.56, 0.005), (1.7225, 0.04), (6.89, 0.04), (27.56, 0.04)]
[characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.8, 25)]
[characterizer.lib/characterize_corners]: Corner: ('TT', 1.8, 25)
[characterizer.lib/characterize_corners]: Writing to /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8_TT_1p8V_25C.lib
[characterizer.elmore/analytical_power]: Dynamic Power: 13.325293889553615 mW
[characterizer.elmore/analytical_power]: Leakage Power: 0.033875 mW
[characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[characterizer.elmore/get_lib_values]: 0.00125, 1.7225, 0.44314218849441983, 0.00167765625
[characterizer.elmore/get_lib_values]: 0.00125, 6.89, 0.4722093759944198, 0.004584374999999999
[characterizer.elmore/get_lib_values]: 0.00125, 27.56, 0.5884781259944197, 0.016211249999999996
[characterizer.elmore/get_lib_values]: 0.005, 1.7225, 0.44314218849441983, 0.00167765625
[characterizer.elmore/get_lib_values]: 0.005, 6.89, 0.4722093759944198, 0.004584374999999999
[characterizer.elmore/get_lib_values]: 0.005, 27.56, 0.5884781259944197, 0.016211249999999996
[characterizer.elmore/get_lib_values]: 0.04, 1.7225, 0.44314218849441983, 0.00167765625
[characterizer.elmore/get_lib_values]: 0.04, 6.89, 0.4722093759944198, 0.004584374999999999
[characterizer.elmore/get_lib_values]: 0.04, 27.56, 0.5884781259944197, 0.016211249999999996
** Characterization: 2.0 seconds
Config: Writing to /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.py
** Config: 0.0 seconds
Datasheet: Writing to /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.html
** Datasheet: 0.0 seconds
Verilog: Writing to /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/sky130_sram_4kbyte_1rw_32x1024_8.v
** Verilog: 0.0 seconds
[globals/cleanup_paths]: Preserving temp directory: /home/jcirimel/sky130_fd_bd_sram/macros/sky130_sram_4kbyte_1rw_32x1024_8/tmp/
** End: 2252.4 seconds
