{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766869127235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766869127235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 27 12:58:47 2025 " "Processing started: Sat Dec 27 12:58:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766869127235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766869127235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ahb_apb_bridge -c ahb_apb_bridge " "Command: quartus_map --read_settings_files=on --write_settings_files=off ahb_apb_bridge -c ahb_apb_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766869127235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766869127394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766869127394 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/verilog/bus_matrix_regs.sv " "Can't analyze file -- file ../rtl/verilog/bus_matrix_regs.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1766869132503 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/verilog/bus_matrix_core.sv " "Can't analyze file -- file ../rtl/verilog/bus_matrix_core.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1766869132503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_apb_bridge " "Found entity 1: ahb_apb_bridge" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766869132505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766869132505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_matrix_pkg (SystemVerilog) " "Found design unit 1: bus_matrix_pkg (SystemVerilog)" {  } { { "../rtl/verilog/bus_matrix_pkg.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_pkg.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766869132506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766869132506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ahb_apb_bridge " "Elaborating entity \"ahb_apb_bridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766869132549 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HRESP\[1\] GND " "Pin \"HRESP\[1\]\" is stuck at GND" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766869132973 "|ahb_apb_bridge|HRESP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PSTRB\[0\] VCC " "Pin \"PSTRB\[0\]\" is stuck at VCC" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766869132973 "|ahb_apb_bridge|PSTRB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PSTRB\[1\] VCC " "Pin \"PSTRB\[1\]\" is stuck at VCC" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766869132973 "|ahb_apb_bridge|PSTRB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PSTRB\[2\] VCC " "Pin \"PSTRB\[2\]\" is stuck at VCC" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766869132973 "|ahb_apb_bridge|PSTRB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PSTRB\[3\] VCC " "Pin \"PSTRB\[3\]\" is stuck at VCC" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766869132973 "|ahb_apb_bridge|PSTRB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPROT\[0\] VCC " "Pin \"PPROT\[0\]\" is stuck at VCC" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766869132973 "|ahb_apb_bridge|PPROT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPROT\[1\] GND " "Pin \"PPROT\[1\]\" is stuck at GND" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766869132973 "|ahb_apb_bridge|PPROT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPROT\[2\] GND " "Pin \"PPROT\[2\]\" is stuck at GND" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766869132973 "|ahb_apb_bridge|PPROT[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1766869132973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766869133050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766869133476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766869133476 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HTRANS\[0\] " "No output dependent on input pin \"HTRANS\[0\]\"" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766869133512 "|ahb_apb_bridge|HTRANS[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSIZE\[0\] " "No output dependent on input pin \"HSIZE\[0\]\"" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766869133512 "|ahb_apb_bridge|HSIZE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSIZE\[1\] " "No output dependent on input pin \"HSIZE\[1\]\"" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766869133512 "|ahb_apb_bridge|HSIZE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSIZE\[2\] " "No output dependent on input pin \"HSIZE\[2\]\"" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766869133512 "|ahb_apb_bridge|HSIZE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HBURST\[0\] " "No output dependent on input pin \"HBURST\[0\]\"" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766869133512 "|ahb_apb_bridge|HBURST[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HBURST\[1\] " "No output dependent on input pin \"HBURST\[1\]\"" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766869133512 "|ahb_apb_bridge|HBURST[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HBURST\[2\] " "No output dependent on input pin \"HBURST\[2\]\"" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766869133512 "|ahb_apb_bridge|HBURST[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPROT\[0\] " "No output dependent on input pin \"HPROT\[0\]\"" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766869133512 "|ahb_apb_bridge|HPROT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPROT\[1\] " "No output dependent on input pin \"HPROT\[1\]\"" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766869133512 "|ahb_apb_bridge|HPROT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPROT\[2\] " "No output dependent on input pin \"HPROT\[2\]\"" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766869133512 "|ahb_apb_bridge|HPROT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPROT\[3\] " "No output dependent on input pin \"HPROT\[3\]\"" {  } { { "../rtl/verilog/ahb_apb_bridge.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766869133512 "|ahb_apb_bridge|HPROT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1766869133512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "115 " "Implemented 115 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766869133513 ""} { "Info" "ICUT_CUT_TM_OPINS" "109 " "Implemented 109 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766869133513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766869133513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766869133513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766869133520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 27 12:58:53 2025 " "Processing ended: Sat Dec 27 12:58:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766869133520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766869133520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766869133520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766869133520 ""}
