// Seed: 453014676
module module_0 (
    input wand id_0#(.id_13(1)),
    output tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input uwire id_8,
    input wire id_9,
    input uwire id_10,
    input wand id_11
);
  assign id_13 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output wire id_8,
    input tri0 id_9,
    output wor id_10,
    output uwire id_11,
    output tri1 id_12,
    output wor id_13,
    input supply0 id_14
);
  wire id_16;
  module_0(
      id_6, id_10, id_14, id_3, id_1, id_3, id_14, id_4, id_14, id_14, id_3, id_6
  );
endmodule
