<profile>

<ReportVersion>
<Version>2019.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>kintex7</ProductFamily>
<Part>xc7k70t-fbv676-1</Part>
<TopModelName>bin_conv</TopModelName>
<TargetClockPeriod>12.00</TargetClockPeriod>
<ClockUncertainty>1.50</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>6.858</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>312078</Best-caseLatency>
<Average-caseLatency>330983</Average-caseLatency>
<Worst-caseLatency>345728</Worst-caseLatency>
<Interval-min>312078</Interval-min>
<Interval-max>345728</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>8</TripCount>
<Latency>8</Latency>
<IterationLatency>1</IterationLatency>
</Loop1>
<Loop2>
<TripCount>32</TripCount>
<Latency>2112</Latency>
<IterationLatency>66</IterationLatency>
<Loop2.1>
<TripCount>64</TripCount>
<Latency>64</Latency>
<IterationLatency>1</IterationLatency>
</Loop2.1>
</Loop2>
<LOOP_WORDS_IN_PHASE>
<TripCount>64</TripCount>
<Latency>
<range>
<min>305536</min>
<max>339136</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4774</min>
<max>5299</max>
</range>
</IterationLatency>
<LOOP_WT_WORDS>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
</LOOP_WT_WORDS>
<LOOP_LOAD_WTS>
<TripCount>2</TripCount>
<Latency>34</Latency>
<IterationLatency>17</IterationLatency>
<LOOP_LOAD_WTS.1>
<TripCount>3</TripCount>
<Latency>15</Latency>
<IterationLatency>5</IterationLatency>
<LOOP_LOAD_WTS.1.1>
<TripCount>3</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
</LOOP_LOAD_WTS.1.1>
</LOOP_LOAD_WTS.1>
</LOOP_LOAD_WTS>
<LOOP_CONVOLVER_LOAD>
<TripCount>2</TripCount>
<Latency>166</Latency>
<IterationLatency>83</IterationLatency>
<LOOP_CONVOLVER_LOAD.1>
<TripCount>8</TripCount>
<Latency>80</Latency>
<IterationLatency>10</IterationLatency>
<LOOP_CONVOLVER_LOAD.1.1>
<TripCount>8</TripCount>
<Latency>8</Latency>
<IterationLatency>1</IterationLatency>
</LOOP_CONVOLVER_LOAD.1.1>
</LOOP_CONVOLVER_LOAD.1>
</LOOP_CONVOLVER_LOAD>
<LOOP_CONVOLVERS>
<TripCount>2</TripCount>
<Latency>4284</Latency>
<IterationLatency>2142</IterationLatency>
</LOOP_CONVOLVERS>
<LOOP_WORDS_IN_PHASE.5>
<TripCount>2</TripCount>
<Latency>356</Latency>
<IterationLatency>178</IterationLatency>
<LOOP_WORDS_IN_PHASE.5.1>
<TripCount>8</TripCount>
<Latency>176</Latency>
<IterationLatency>22</IterationLatency>
<LOOP_WORDS_IN_PHASE.5.1.1>
<TripCount>10</TripCount>
<Latency>20</Latency>
<IterationLatency>2</IterationLatency>
</LOOP_WORDS_IN_PHASE.5.1.1>
</LOOP_WORDS_IN_PHASE.5.1>
</LOOP_WORDS_IN_PHASE.5>
<LOOP_WORDS_IN_PHASE.6>
<TripCount>64</TripCount>
<Latency>
<range>
<min>128</min>
<max>448</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>7</max>
</range>
</IterationLatency>
<LOOP_WORDS_IN_PHASE.6.1>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
</LOOP_WORDS_IN_PHASE.6.1>
</LOOP_WORDS_IN_PHASE.6>
</LOOP_WORDS_IN_PHASE>
<Loop4>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
</Loop4>
<LOOP_ACC_PHASES_I>
<TripCount>31</TripCount>
<Latency>4030</Latency>
<IterationLatency>130</IterationLatency>
<LOOP_ACC_PHASES_I.1>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
</LOOP_ACC_PHASES_I.1>
</LOOP_ACC_PHASES_I>
<Loop6>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
</Loop6>
<Loop7>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
</Loop7>
<Loop8>
<TripCount>32</TripCount>
<Latency>32</Latency>
<IterationLatency>1</IterationLatency>
</Loop8>
<Loop9>
<TripCount>16</TripCount>
<Latency>16</Latency>
<IterationLatency>1</IterationLatency>
</Loop9>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<DSP48E>1</DSP48E>
<FF>1603</FF>
<LUT>4617</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>270</BRAM_18K>
<DSP48E>240</DSP48E>
<FF>82000</FF>
<LUT>41000</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>bin_conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>bin_conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>bin_conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>bin_conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>bin_conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>bin_conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>wt_mem_V_2_address0</name>
<Object>wt_mem_V_2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>wt_mem_V_2_ce0</name>
<Object>wt_mem_V_2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>wt_mem_V_2_q0</name>
<Object>wt_mem_V_2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>nc_V</name>
<Object>nc_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>dmem_V_2_address0</name>
<Object>dmem_V_2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>dmem_V_2_ce0</name>
<Object>dmem_V_2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>dmem_V_2_we0</name>
<Object>dmem_V_2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>dmem_V_2_d0</name>
<Object>dmem_V_2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>dmem_V_2_q0</name>
<Object>dmem_V_2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>d_i_idx_V</name>
<Object>d_i_idx_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>d_o_idx_V</name>
<Object>d_o_idx_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>o_index_V_2</name>
<Object>o_index_V_2</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_mode_V</name>
<Object>width_mode_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>norm_mode_V</name>
<Object>norm_mode_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
