Warning (10268): Verilog HDL information at clock_switch_out.v(10): always construct contains both blocking and non-blocking assignments File: J:/Project/Audio Player/FPGA/clock_switch_out.v Line: 10
