
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e70  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08003010  08003010  00013010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800306c  0800306c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800306c  0800306c  0001306c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003074  08003074  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003074  08003074  00013074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003078  08003078  00013078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800307c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  20000070  080030ec  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  080030ec  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000084aa  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000166f  00000000  00000000  0002854a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c8  00000000  00000000  00029bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000640  00000000  00000000  0002a288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014c94  00000000  00000000  0002a8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000888b  00000000  00000000  0003f55c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083846  00000000  00000000  00047de7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cb62d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e88  00000000  00000000  000cb680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002ff8 	.word	0x08002ff8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08002ff8 	.word	0x08002ff8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b08a      	sub	sp, #40	; 0x28
 8000598:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059a:	f000 fa5d 	bl	8000a58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059e:	f000 f84b 	bl	8000638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a2:	f000 f8f1 	bl	8000788 <MX_GPIO_Init>
  MX_DMA_Init();
 80005a6:	f000 f8cf 	bl	8000748 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005aa:	f000 f8a3 	bl	80006f4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  char  txdata [35];
	 	 sprintf(txdata, "%c%u \r\n",'a',60);
 80005ae:	1d38      	adds	r0, r7, #4
 80005b0:	233c      	movs	r3, #60	; 0x3c
 80005b2:	2261      	movs	r2, #97	; 0x61
 80005b4:	491e      	ldr	r1, [pc, #120]	; (8000630 <main+0x9c>)
 80005b6:	f002 f8b1 	bl	800271c <siprintf>
	 	 HAL_UART_Transmit(&huart2,(uint8_t *) txdata, strlen(txdata), 10);
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff fe0f 	bl	80001e0 <strlen>
 80005c2:	4603      	mov	r3, r0
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	1d39      	adds	r1, r7, #4
 80005c8:	230a      	movs	r3, #10
 80005ca:	481a      	ldr	r0, [pc, #104]	; (8000634 <main+0xa0>)
 80005cc:	f001 fcff 	bl	8001fce <HAL_UART_Transmit>
	 	 HAL_Delay(1000);
 80005d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005d4:	f000 fab2 	bl	8000b3c <HAL_Delay>
	 	sprintf(txdata, "%c%u \r\n",'b',70);
 80005d8:	1d38      	adds	r0, r7, #4
 80005da:	2346      	movs	r3, #70	; 0x46
 80005dc:	2262      	movs	r2, #98	; 0x62
 80005de:	4914      	ldr	r1, [pc, #80]	; (8000630 <main+0x9c>)
 80005e0:	f002 f89c 	bl	800271c <siprintf>
	 		 	 HAL_UART_Transmit(&huart2,(uint8_t *) txdata, strlen(txdata), 10);
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	4618      	mov	r0, r3
 80005e8:	f7ff fdfa 	bl	80001e0 <strlen>
 80005ec:	4603      	mov	r3, r0
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	1d39      	adds	r1, r7, #4
 80005f2:	230a      	movs	r3, #10
 80005f4:	480f      	ldr	r0, [pc, #60]	; (8000634 <main+0xa0>)
 80005f6:	f001 fcea 	bl	8001fce <HAL_UART_Transmit>
	 		 	 HAL_Delay(1000);
 80005fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005fe:	f000 fa9d 	bl	8000b3c <HAL_Delay>
	 		 	sprintf(txdata, "%c%u \r\n",'c',80);
 8000602:	1d38      	adds	r0, r7, #4
 8000604:	2350      	movs	r3, #80	; 0x50
 8000606:	2263      	movs	r2, #99	; 0x63
 8000608:	4909      	ldr	r1, [pc, #36]	; (8000630 <main+0x9c>)
 800060a:	f002 f887 	bl	800271c <siprintf>
	 		 		 	 HAL_UART_Transmit(&huart2,(uint8_t *) txdata, strlen(txdata), 10);
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff fde5 	bl	80001e0 <strlen>
 8000616:	4603      	mov	r3, r0
 8000618:	b29a      	uxth	r2, r3
 800061a:	1d39      	adds	r1, r7, #4
 800061c:	230a      	movs	r3, #10
 800061e:	4805      	ldr	r0, [pc, #20]	; (8000634 <main+0xa0>)
 8000620:	f001 fcd5 	bl	8001fce <HAL_UART_Transmit>
	 		 		 	 HAL_Delay(1000);
 8000624:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000628:	f000 fa88 	bl	8000b3c <HAL_Delay>
  {
 800062c:	e7bf      	b.n	80005ae <main+0x1a>
 800062e:	bf00      	nop
 8000630:	08003010 	.word	0x08003010
 8000634:	2000008c 	.word	0x2000008c

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b094      	sub	sp, #80	; 0x50
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	f107 0320 	add.w	r3, r7, #32
 8000642:	2230      	movs	r2, #48	; 0x30
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f002 f860 	bl	800270c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	f107 030c 	add.w	r3, r7, #12
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800065c:	2300      	movs	r3, #0
 800065e:	60bb      	str	r3, [r7, #8]
 8000660:	4b22      	ldr	r3, [pc, #136]	; (80006ec <SystemClock_Config+0xb4>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000664:	4a21      	ldr	r2, [pc, #132]	; (80006ec <SystemClock_Config+0xb4>)
 8000666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800066a:	6413      	str	r3, [r2, #64]	; 0x40
 800066c:	4b1f      	ldr	r3, [pc, #124]	; (80006ec <SystemClock_Config+0xb4>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000678:	2300      	movs	r3, #0
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	4b1c      	ldr	r3, [pc, #112]	; (80006f0 <SystemClock_Config+0xb8>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a1b      	ldr	r2, [pc, #108]	; (80006f0 <SystemClock_Config+0xb8>)
 8000682:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000686:	6013      	str	r3, [r2, #0]
 8000688:	4b19      	ldr	r3, [pc, #100]	; (80006f0 <SystemClock_Config+0xb8>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000694:	2302      	movs	r3, #2
 8000696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000698:	2301      	movs	r3, #1
 800069a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800069c:	2310      	movs	r3, #16
 800069e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a0:	2300      	movs	r3, #0
 80006a2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a4:	f107 0320 	add.w	r3, r7, #32
 80006a8:	4618      	mov	r0, r3
 80006aa:	f000 ffeb 	bl	8001684 <HAL_RCC_OscConfig>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006b4:	f000 f882 	bl	80007bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b8:	230f      	movs	r3, #15
 80006ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006bc:	2300      	movs	r3, #0
 80006be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f001 fa4e 	bl	8001b74 <HAL_RCC_ClockConfig>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006de:	f000 f86d 	bl	80007bc <Error_Handler>
  }
}
 80006e2:	bf00      	nop
 80006e4:	3750      	adds	r7, #80	; 0x50
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40007000 	.word	0x40007000

080006f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006f8:	4b11      	ldr	r3, [pc, #68]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 80006fa:	4a12      	ldr	r2, [pc, #72]	; (8000744 <MX_USART2_UART_Init+0x50>)
 80006fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006fe:	4b10      	ldr	r3, [pc, #64]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000700:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000704:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000706:	4b0e      	ldr	r3, [pc, #56]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800070c:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000712:	4b0b      	ldr	r3, [pc, #44]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000718:	4b09      	ldr	r3, [pc, #36]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 800071a:	220c      	movs	r2, #12
 800071c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800071e:	4b08      	ldr	r3, [pc, #32]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000720:	2200      	movs	r2, #0
 8000722:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000724:	4b06      	ldr	r3, [pc, #24]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000726:	2200      	movs	r2, #0
 8000728:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800072a:	4805      	ldr	r0, [pc, #20]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 800072c:	f001 fc02 	bl	8001f34 <HAL_UART_Init>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000736:	f000 f841 	bl	80007bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	2000008c 	.word	0x2000008c
 8000744:	40004400 	.word	0x40004400

08000748 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	4b0c      	ldr	r3, [pc, #48]	; (8000784 <MX_DMA_Init+0x3c>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4a0b      	ldr	r2, [pc, #44]	; (8000784 <MX_DMA_Init+0x3c>)
 8000758:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
 800075e:	4b09      	ldr	r3, [pc, #36]	; (8000784 <MX_DMA_Init+0x3c>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800076a:	2200      	movs	r2, #0
 800076c:	2100      	movs	r1, #0
 800076e:	2010      	movs	r0, #16
 8000770:	f000 fae3 	bl	8000d3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000774:	2010      	movs	r0, #16
 8000776:	f000 fafc 	bl	8000d72 <HAL_NVIC_EnableIRQ>

}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40023800 	.word	0x40023800

08000788 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	607b      	str	r3, [r7, #4]
 8000792:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <MX_GPIO_Init+0x30>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	4a08      	ldr	r2, [pc, #32]	; (80007b8 <MX_GPIO_Init+0x30>)
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	6313      	str	r3, [r2, #48]	; 0x30
 800079e:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <MX_GPIO_Init+0x30>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]

}
 80007aa:	bf00      	nop
 80007ac:	370c      	adds	r7, #12
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40023800 	.word	0x40023800

080007bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c0:	b672      	cpsid	i
}
 80007c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007c4:	e7fe      	b.n	80007c4 <Error_Handler+0x8>
	...

080007c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	607b      	str	r3, [r7, #4]
 80007d2:	4b10      	ldr	r3, [pc, #64]	; (8000814 <HAL_MspInit+0x4c>)
 80007d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007d6:	4a0f      	ldr	r2, [pc, #60]	; (8000814 <HAL_MspInit+0x4c>)
 80007d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007dc:	6453      	str	r3, [r2, #68]	; 0x44
 80007de:	4b0d      	ldr	r3, [pc, #52]	; (8000814 <HAL_MspInit+0x4c>)
 80007e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	603b      	str	r3, [r7, #0]
 80007ee:	4b09      	ldr	r3, [pc, #36]	; (8000814 <HAL_MspInit+0x4c>)
 80007f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f2:	4a08      	ldr	r2, [pc, #32]	; (8000814 <HAL_MspInit+0x4c>)
 80007f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f8:	6413      	str	r3, [r2, #64]	; 0x40
 80007fa:	4b06      	ldr	r3, [pc, #24]	; (8000814 <HAL_MspInit+0x4c>)
 80007fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000802:	603b      	str	r3, [r7, #0]
 8000804:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000806:	bf00      	nop
 8000808:	370c      	adds	r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	40023800 	.word	0x40023800

08000818 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b08a      	sub	sp, #40	; 0x28
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	605a      	str	r2, [r3, #4]
 800082a:	609a      	str	r2, [r3, #8]
 800082c:	60da      	str	r2, [r3, #12]
 800082e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a30      	ldr	r2, [pc, #192]	; (80008f8 <HAL_UART_MspInit+0xe0>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d159      	bne.n	80008ee <HAL_UART_MspInit+0xd6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]
 800083e:	4b2f      	ldr	r3, [pc, #188]	; (80008fc <HAL_UART_MspInit+0xe4>)
 8000840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000842:	4a2e      	ldr	r2, [pc, #184]	; (80008fc <HAL_UART_MspInit+0xe4>)
 8000844:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000848:	6413      	str	r3, [r2, #64]	; 0x40
 800084a:	4b2c      	ldr	r3, [pc, #176]	; (80008fc <HAL_UART_MspInit+0xe4>)
 800084c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000852:	613b      	str	r3, [r7, #16]
 8000854:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	60fb      	str	r3, [r7, #12]
 800085a:	4b28      	ldr	r3, [pc, #160]	; (80008fc <HAL_UART_MspInit+0xe4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	4a27      	ldr	r2, [pc, #156]	; (80008fc <HAL_UART_MspInit+0xe4>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	6313      	str	r3, [r2, #48]	; 0x30
 8000866:	4b25      	ldr	r3, [pc, #148]	; (80008fc <HAL_UART_MspInit+0xe4>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000872:	230c      	movs	r3, #12
 8000874:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000876:	2302      	movs	r3, #2
 8000878:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087e:	2303      	movs	r3, #3
 8000880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000882:	2307      	movs	r3, #7
 8000884:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000886:	f107 0314 	add.w	r3, r7, #20
 800088a:	4619      	mov	r1, r3
 800088c:	481c      	ldr	r0, [pc, #112]	; (8000900 <HAL_UART_MspInit+0xe8>)
 800088e:	f000 fd75 	bl	800137c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000892:	4b1c      	ldr	r3, [pc, #112]	; (8000904 <HAL_UART_MspInit+0xec>)
 8000894:	4a1c      	ldr	r2, [pc, #112]	; (8000908 <HAL_UART_MspInit+0xf0>)
 8000896:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000898:	4b1a      	ldr	r3, [pc, #104]	; (8000904 <HAL_UART_MspInit+0xec>)
 800089a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800089e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008a0:	4b18      	ldr	r3, [pc, #96]	; (8000904 <HAL_UART_MspInit+0xec>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80008a6:	4b17      	ldr	r3, [pc, #92]	; (8000904 <HAL_UART_MspInit+0xec>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80008ac:	4b15      	ldr	r3, [pc, #84]	; (8000904 <HAL_UART_MspInit+0xec>)
 80008ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008b2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80008b4:	4b13      	ldr	r3, [pc, #76]	; (8000904 <HAL_UART_MspInit+0xec>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80008ba:	4b12      	ldr	r3, [pc, #72]	; (8000904 <HAL_UART_MspInit+0xec>)
 80008bc:	2200      	movs	r2, #0
 80008be:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80008c0:	4b10      	ldr	r3, [pc, #64]	; (8000904 <HAL_UART_MspInit+0xec>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80008c6:	4b0f      	ldr	r3, [pc, #60]	; (8000904 <HAL_UART_MspInit+0xec>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80008cc:	4b0d      	ldr	r3, [pc, #52]	; (8000904 <HAL_UART_MspInit+0xec>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80008d2:	480c      	ldr	r0, [pc, #48]	; (8000904 <HAL_UART_MspInit+0xec>)
 80008d4:	f000 fa68 	bl	8000da8 <HAL_DMA_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80008de:	f7ff ff6d 	bl	80007bc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4a07      	ldr	r2, [pc, #28]	; (8000904 <HAL_UART_MspInit+0xec>)
 80008e6:	639a      	str	r2, [r3, #56]	; 0x38
 80008e8:	4a06      	ldr	r2, [pc, #24]	; (8000904 <HAL_UART_MspInit+0xec>)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008ee:	bf00      	nop
 80008f0:	3728      	adds	r7, #40	; 0x28
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40004400 	.word	0x40004400
 80008fc:	40023800 	.word	0x40023800
 8000900:	40020000 	.word	0x40020000
 8000904:	200000d0 	.word	0x200000d0
 8000908:	40026088 	.word	0x40026088

0800090c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000910:	e7fe      	b.n	8000910 <NMI_Handler+0x4>

08000912 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000912:	b480      	push	{r7}
 8000914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000916:	e7fe      	b.n	8000916 <HardFault_Handler+0x4>

08000918 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800091c:	e7fe      	b.n	800091c <MemManage_Handler+0x4>

0800091e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800091e:	b480      	push	{r7}
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000922:	e7fe      	b.n	8000922 <BusFault_Handler+0x4>

08000924 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000928:	e7fe      	b.n	8000928 <UsageFault_Handler+0x4>

0800092a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800092a:	b480      	push	{r7}
 800092c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800092e:	bf00      	nop
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr

08000938 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800093c:	bf00      	nop
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr

08000946 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000946:	b480      	push	{r7}
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr

08000954 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000958:	f000 f8d0 	bl	8000afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800095c:	bf00      	nop
 800095e:	bd80      	pop	{r7, pc}

08000960 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000964:	4802      	ldr	r0, [pc, #8]	; (8000970 <DMA1_Stream5_IRQHandler+0x10>)
 8000966:	f000 facd 	bl	8000f04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	200000d0 	.word	0x200000d0

08000974 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800097c:	4a14      	ldr	r2, [pc, #80]	; (80009d0 <_sbrk+0x5c>)
 800097e:	4b15      	ldr	r3, [pc, #84]	; (80009d4 <_sbrk+0x60>)
 8000980:	1ad3      	subs	r3, r2, r3
 8000982:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000988:	4b13      	ldr	r3, [pc, #76]	; (80009d8 <_sbrk+0x64>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d102      	bne.n	8000996 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000990:	4b11      	ldr	r3, [pc, #68]	; (80009d8 <_sbrk+0x64>)
 8000992:	4a12      	ldr	r2, [pc, #72]	; (80009dc <_sbrk+0x68>)
 8000994:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000996:	4b10      	ldr	r3, [pc, #64]	; (80009d8 <_sbrk+0x64>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4413      	add	r3, r2
 800099e:	693a      	ldr	r2, [r7, #16]
 80009a0:	429a      	cmp	r2, r3
 80009a2:	d207      	bcs.n	80009b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009a4:	f001 fe88 	bl	80026b8 <__errno>
 80009a8:	4603      	mov	r3, r0
 80009aa:	220c      	movs	r2, #12
 80009ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009ae:	f04f 33ff 	mov.w	r3, #4294967295
 80009b2:	e009      	b.n	80009c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009b4:	4b08      	ldr	r3, [pc, #32]	; (80009d8 <_sbrk+0x64>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ba:	4b07      	ldr	r3, [pc, #28]	; (80009d8 <_sbrk+0x64>)
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4413      	add	r3, r2
 80009c2:	4a05      	ldr	r2, [pc, #20]	; (80009d8 <_sbrk+0x64>)
 80009c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009c6:	68fb      	ldr	r3, [r7, #12]
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	3718      	adds	r7, #24
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	20020000 	.word	0x20020000
 80009d4:	00000400 	.word	0x00000400
 80009d8:	20000130 	.word	0x20000130
 80009dc:	20000148 	.word	0x20000148

080009e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009e4:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <SystemInit+0x20>)
 80009e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009ea:	4a05      	ldr	r2, [pc, #20]	; (8000a00 <SystemInit+0x20>)
 80009ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009f4:	bf00      	nop
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	e000ed00 	.word	0xe000ed00

08000a04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a3c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a08:	480d      	ldr	r0, [pc, #52]	; (8000a40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a0a:	490e      	ldr	r1, [pc, #56]	; (8000a44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a0c:	4a0e      	ldr	r2, [pc, #56]	; (8000a48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a10:	e002      	b.n	8000a18 <LoopCopyDataInit>

08000a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a16:	3304      	adds	r3, #4

08000a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a1c:	d3f9      	bcc.n	8000a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a1e:	4a0b      	ldr	r2, [pc, #44]	; (8000a4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a20:	4c0b      	ldr	r4, [pc, #44]	; (8000a50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a24:	e001      	b.n	8000a2a <LoopFillZerobss>

08000a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a28:	3204      	adds	r2, #4

08000a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a2c:	d3fb      	bcc.n	8000a26 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a2e:	f7ff ffd7 	bl	80009e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a32:	f001 fe47 	bl	80026c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a36:	f7ff fdad 	bl	8000594 <main>
  bx  lr    
 8000a3a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a44:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a48:	0800307c 	.word	0x0800307c
  ldr r2, =_sbss
 8000a4c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a50:	20000148 	.word	0x20000148

08000a54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a54:	e7fe      	b.n	8000a54 <ADC_IRQHandler>
	...

08000a58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a5c:	4b0e      	ldr	r3, [pc, #56]	; (8000a98 <HAL_Init+0x40>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a0d      	ldr	r2, [pc, #52]	; (8000a98 <HAL_Init+0x40>)
 8000a62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a68:	4b0b      	ldr	r3, [pc, #44]	; (8000a98 <HAL_Init+0x40>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a0a      	ldr	r2, [pc, #40]	; (8000a98 <HAL_Init+0x40>)
 8000a6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a74:	4b08      	ldr	r3, [pc, #32]	; (8000a98 <HAL_Init+0x40>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a07      	ldr	r2, [pc, #28]	; (8000a98 <HAL_Init+0x40>)
 8000a7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a80:	2003      	movs	r0, #3
 8000a82:	f000 f94f 	bl	8000d24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a86:	200f      	movs	r0, #15
 8000a88:	f000 f808 	bl	8000a9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a8c:	f7ff fe9c 	bl	80007c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a90:	2300      	movs	r3, #0
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40023c00 	.word	0x40023c00

08000a9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aa4:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <HAL_InitTick+0x54>)
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <HAL_InitTick+0x58>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	4619      	mov	r1, r3
 8000aae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ab2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aba:	4618      	mov	r0, r3
 8000abc:	f000 f967 	bl	8000d8e <HAL_SYSTICK_Config>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	e00e      	b.n	8000ae8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	2b0f      	cmp	r3, #15
 8000ace:	d80a      	bhi.n	8000ae6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	6879      	ldr	r1, [r7, #4]
 8000ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad8:	f000 f92f 	bl	8000d3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000adc:	4a06      	ldr	r2, [pc, #24]	; (8000af8 <HAL_InitTick+0x5c>)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	e000      	b.n	8000ae8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3708      	adds	r7, #8
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000000 	.word	0x20000000
 8000af4:	20000008 	.word	0x20000008
 8000af8:	20000004 	.word	0x20000004

08000afc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b00:	4b06      	ldr	r3, [pc, #24]	; (8000b1c <HAL_IncTick+0x20>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	461a      	mov	r2, r3
 8000b06:	4b06      	ldr	r3, [pc, #24]	; (8000b20 <HAL_IncTick+0x24>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	4a04      	ldr	r2, [pc, #16]	; (8000b20 <HAL_IncTick+0x24>)
 8000b0e:	6013      	str	r3, [r2, #0]
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	20000008 	.word	0x20000008
 8000b20:	20000134 	.word	0x20000134

08000b24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  return uwTick;
 8000b28:	4b03      	ldr	r3, [pc, #12]	; (8000b38 <HAL_GetTick+0x14>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	20000134 	.word	0x20000134

08000b3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b44:	f7ff ffee 	bl	8000b24 <HAL_GetTick>
 8000b48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b54:	d005      	beq.n	8000b62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b56:	4b0a      	ldr	r3, [pc, #40]	; (8000b80 <HAL_Delay+0x44>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	4413      	add	r3, r2
 8000b60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b62:	bf00      	nop
 8000b64:	f7ff ffde 	bl	8000b24 <HAL_GetTick>
 8000b68:	4602      	mov	r2, r0
 8000b6a:	68bb      	ldr	r3, [r7, #8]
 8000b6c:	1ad3      	subs	r3, r2, r3
 8000b6e:	68fa      	ldr	r2, [r7, #12]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d8f7      	bhi.n	8000b64 <HAL_Delay+0x28>
  {
  }
}
 8000b74:	bf00      	nop
 8000b76:	bf00      	nop
 8000b78:	3710      	adds	r7, #16
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	20000008 	.word	0x20000008

08000b84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	f003 0307 	and.w	r3, r3, #7
 8000b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b94:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000b96:	68db      	ldr	r3, [r3, #12]
 8000b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b9a:	68ba      	ldr	r2, [r7, #8]
 8000b9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bb6:	4a04      	ldr	r2, [pc, #16]	; (8000bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	60d3      	str	r3, [r2, #12]
}
 8000bbc:	bf00      	nop
 8000bbe:	3714      	adds	r7, #20
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	e000ed00 	.word	0xe000ed00

08000bcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bd0:	4b04      	ldr	r3, [pc, #16]	; (8000be4 <__NVIC_GetPriorityGrouping+0x18>)
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	0a1b      	lsrs	r3, r3, #8
 8000bd6:	f003 0307 	and.w	r3, r3, #7
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	db0b      	blt.n	8000c12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	f003 021f 	and.w	r2, r3, #31
 8000c00:	4907      	ldr	r1, [pc, #28]	; (8000c20 <__NVIC_EnableIRQ+0x38>)
 8000c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c06:	095b      	lsrs	r3, r3, #5
 8000c08:	2001      	movs	r0, #1
 8000c0a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c12:	bf00      	nop
 8000c14:	370c      	adds	r7, #12
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	e000e100 	.word	0xe000e100

08000c24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	6039      	str	r1, [r7, #0]
 8000c2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	db0a      	blt.n	8000c4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	b2da      	uxtb	r2, r3
 8000c3c:	490c      	ldr	r1, [pc, #48]	; (8000c70 <__NVIC_SetPriority+0x4c>)
 8000c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c42:	0112      	lsls	r2, r2, #4
 8000c44:	b2d2      	uxtb	r2, r2
 8000c46:	440b      	add	r3, r1
 8000c48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c4c:	e00a      	b.n	8000c64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	b2da      	uxtb	r2, r3
 8000c52:	4908      	ldr	r1, [pc, #32]	; (8000c74 <__NVIC_SetPriority+0x50>)
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	f003 030f 	and.w	r3, r3, #15
 8000c5a:	3b04      	subs	r3, #4
 8000c5c:	0112      	lsls	r2, r2, #4
 8000c5e:	b2d2      	uxtb	r2, r2
 8000c60:	440b      	add	r3, r1
 8000c62:	761a      	strb	r2, [r3, #24]
}
 8000c64:	bf00      	nop
 8000c66:	370c      	adds	r7, #12
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	e000e100 	.word	0xe000e100
 8000c74:	e000ed00 	.word	0xe000ed00

08000c78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b089      	sub	sp, #36	; 0x24
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	60f8      	str	r0, [r7, #12]
 8000c80:	60b9      	str	r1, [r7, #8]
 8000c82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	f003 0307 	and.w	r3, r3, #7
 8000c8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c8c:	69fb      	ldr	r3, [r7, #28]
 8000c8e:	f1c3 0307 	rsb	r3, r3, #7
 8000c92:	2b04      	cmp	r3, #4
 8000c94:	bf28      	it	cs
 8000c96:	2304      	movcs	r3, #4
 8000c98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c9a:	69fb      	ldr	r3, [r7, #28]
 8000c9c:	3304      	adds	r3, #4
 8000c9e:	2b06      	cmp	r3, #6
 8000ca0:	d902      	bls.n	8000ca8 <NVIC_EncodePriority+0x30>
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	3b03      	subs	r3, #3
 8000ca6:	e000      	b.n	8000caa <NVIC_EncodePriority+0x32>
 8000ca8:	2300      	movs	r3, #0
 8000caa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cac:	f04f 32ff 	mov.w	r2, #4294967295
 8000cb0:	69bb      	ldr	r3, [r7, #24]
 8000cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb6:	43da      	mvns	r2, r3
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	401a      	ands	r2, r3
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cc0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cca:	43d9      	mvns	r1, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd0:	4313      	orrs	r3, r2
         );
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3724      	adds	r7, #36	; 0x24
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
	...

08000ce0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	3b01      	subs	r3, #1
 8000cec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cf0:	d301      	bcc.n	8000cf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	e00f      	b.n	8000d16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cf6:	4a0a      	ldr	r2, [pc, #40]	; (8000d20 <SysTick_Config+0x40>)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	3b01      	subs	r3, #1
 8000cfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cfe:	210f      	movs	r1, #15
 8000d00:	f04f 30ff 	mov.w	r0, #4294967295
 8000d04:	f7ff ff8e 	bl	8000c24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d08:	4b05      	ldr	r3, [pc, #20]	; (8000d20 <SysTick_Config+0x40>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d0e:	4b04      	ldr	r3, [pc, #16]	; (8000d20 <SysTick_Config+0x40>)
 8000d10:	2207      	movs	r2, #7
 8000d12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d14:	2300      	movs	r3, #0
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	e000e010 	.word	0xe000e010

08000d24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d2c:	6878      	ldr	r0, [r7, #4]
 8000d2e:	f7ff ff29 	bl	8000b84 <__NVIC_SetPriorityGrouping>
}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}

08000d3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	b086      	sub	sp, #24
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	4603      	mov	r3, r0
 8000d42:	60b9      	str	r1, [r7, #8]
 8000d44:	607a      	str	r2, [r7, #4]
 8000d46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d4c:	f7ff ff3e 	bl	8000bcc <__NVIC_GetPriorityGrouping>
 8000d50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d52:	687a      	ldr	r2, [r7, #4]
 8000d54:	68b9      	ldr	r1, [r7, #8]
 8000d56:	6978      	ldr	r0, [r7, #20]
 8000d58:	f7ff ff8e 	bl	8000c78 <NVIC_EncodePriority>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d62:	4611      	mov	r1, r2
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff ff5d 	bl	8000c24 <__NVIC_SetPriority>
}
 8000d6a:	bf00      	nop
 8000d6c:	3718      	adds	r7, #24
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	4603      	mov	r3, r0
 8000d7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff ff31 	bl	8000be8 <__NVIC_EnableIRQ>
}
 8000d86:	bf00      	nop
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b082      	sub	sp, #8
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f7ff ffa2 	bl	8000ce0 <SysTick_Config>
 8000d9c:	4603      	mov	r3, r0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
	...

08000da8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000db4:	f7ff feb6 	bl	8000b24 <HAL_GetTick>
 8000db8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d101      	bne.n	8000dc4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	e099      	b.n	8000ef8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2202      	movs	r2, #2
 8000dc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2200      	movs	r2, #0
 8000dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f022 0201 	bic.w	r2, r2, #1
 8000de2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000de4:	e00f      	b.n	8000e06 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000de6:	f7ff fe9d 	bl	8000b24 <HAL_GetTick>
 8000dea:	4602      	mov	r2, r0
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	2b05      	cmp	r3, #5
 8000df2:	d908      	bls.n	8000e06 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2220      	movs	r2, #32
 8000df8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2203      	movs	r2, #3
 8000dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000e02:	2303      	movs	r3, #3
 8000e04:	e078      	b.n	8000ef8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0301 	and.w	r3, r3, #1
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d1e8      	bne.n	8000de6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000e1c:	697a      	ldr	r2, [r7, #20]
 8000e1e:	4b38      	ldr	r3, [pc, #224]	; (8000f00 <HAL_DMA_Init+0x158>)
 8000e20:	4013      	ands	r3, r2
 8000e22:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	685a      	ldr	r2, [r3, #4]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	691b      	ldr	r3, [r3, #16]
 8000e38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6a1b      	ldr	r3, [r3, #32]
 8000e50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e52:	697a      	ldr	r2, [r7, #20]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5c:	2b04      	cmp	r3, #4
 8000e5e:	d107      	bne.n	8000e70 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	697a      	ldr	r2, [r7, #20]
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	697a      	ldr	r2, [r7, #20]
 8000e76:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	695b      	ldr	r3, [r3, #20]
 8000e7e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	f023 0307 	bic.w	r3, r3, #7
 8000e86:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e8c:	697a      	ldr	r2, [r7, #20]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e96:	2b04      	cmp	r3, #4
 8000e98:	d117      	bne.n	8000eca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e9e:	697a      	ldr	r2, [r7, #20]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d00e      	beq.n	8000eca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f000 f9e9 	bl	8001284 <DMA_CheckFifoParam>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d008      	beq.n	8000eca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2240      	movs	r2, #64	; 0x40
 8000ebc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e016      	b.n	8000ef8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	697a      	ldr	r2, [r7, #20]
 8000ed0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f000 f9a0 	bl	8001218 <DMA_CalcBaseAndBitshift>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ee0:	223f      	movs	r2, #63	; 0x3f
 8000ee2:	409a      	lsls	r2, r3
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2200      	movs	r2, #0
 8000eec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3718      	adds	r7, #24
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	f010803f 	.word	0xf010803f

08000f04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000f10:	4b8e      	ldr	r3, [pc, #568]	; (800114c <HAL_DMA_IRQHandler+0x248>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a8e      	ldr	r2, [pc, #568]	; (8001150 <HAL_DMA_IRQHandler+0x24c>)
 8000f16:	fba2 2303 	umull	r2, r3, r2, r3
 8000f1a:	0a9b      	lsrs	r3, r3, #10
 8000f1c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f22:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f2e:	2208      	movs	r2, #8
 8000f30:	409a      	lsls	r2, r3
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	4013      	ands	r3, r2
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d01a      	beq.n	8000f70 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0304 	and.w	r3, r3, #4
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d013      	beq.n	8000f70 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f022 0204 	bic.w	r2, r2, #4
 8000f56:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f5c:	2208      	movs	r2, #8
 8000f5e:	409a      	lsls	r2, r3
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f68:	f043 0201 	orr.w	r2, r3, #1
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f74:	2201      	movs	r2, #1
 8000f76:	409a      	lsls	r2, r3
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d012      	beq.n	8000fa6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	695b      	ldr	r3, [r3, #20]
 8000f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d00b      	beq.n	8000fa6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f92:	2201      	movs	r2, #1
 8000f94:	409a      	lsls	r2, r3
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f9e:	f043 0202 	orr.w	r2, r3, #2
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000faa:	2204      	movs	r2, #4
 8000fac:	409a      	lsls	r2, r3
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d012      	beq.n	8000fdc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f003 0302 	and.w	r3, r3, #2
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d00b      	beq.n	8000fdc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fc8:	2204      	movs	r2, #4
 8000fca:	409a      	lsls	r2, r3
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000fd4:	f043 0204 	orr.w	r2, r3, #4
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fe0:	2210      	movs	r2, #16
 8000fe2:	409a      	lsls	r2, r3
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d043      	beq.n	8001074 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f003 0308 	and.w	r3, r3, #8
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d03c      	beq.n	8001074 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ffe:	2210      	movs	r2, #16
 8001000:	409a      	lsls	r2, r3
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d018      	beq.n	8001046 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800101e:	2b00      	cmp	r3, #0
 8001020:	d108      	bne.n	8001034 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	2b00      	cmp	r3, #0
 8001028:	d024      	beq.n	8001074 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	4798      	blx	r3
 8001032:	e01f      	b.n	8001074 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001038:	2b00      	cmp	r3, #0
 800103a:	d01b      	beq.n	8001074 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	4798      	blx	r3
 8001044:	e016      	b.n	8001074 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001050:	2b00      	cmp	r3, #0
 8001052:	d107      	bne.n	8001064 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f022 0208 	bic.w	r2, r2, #8
 8001062:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001068:	2b00      	cmp	r3, #0
 800106a:	d003      	beq.n	8001074 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001078:	2220      	movs	r2, #32
 800107a:	409a      	lsls	r2, r3
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	4013      	ands	r3, r2
 8001080:	2b00      	cmp	r3, #0
 8001082:	f000 808f 	beq.w	80011a4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f003 0310 	and.w	r3, r3, #16
 8001090:	2b00      	cmp	r3, #0
 8001092:	f000 8087 	beq.w	80011a4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800109a:	2220      	movs	r2, #32
 800109c:	409a      	lsls	r2, r3
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b05      	cmp	r3, #5
 80010ac:	d136      	bne.n	800111c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f022 0216 	bic.w	r2, r2, #22
 80010bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	695a      	ldr	r2, [r3, #20]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d103      	bne.n	80010de <HAL_DMA_IRQHandler+0x1da>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d007      	beq.n	80010ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f022 0208 	bic.w	r2, r2, #8
 80010ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010f2:	223f      	movs	r2, #63	; 0x3f
 80010f4:	409a      	lsls	r2, r3
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2201      	movs	r2, #1
 80010fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800110e:	2b00      	cmp	r3, #0
 8001110:	d07e      	beq.n	8001210 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	4798      	blx	r3
        }
        return;
 800111a:	e079      	b.n	8001210 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d01d      	beq.n	8001166 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001134:	2b00      	cmp	r3, #0
 8001136:	d10d      	bne.n	8001154 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113c:	2b00      	cmp	r3, #0
 800113e:	d031      	beq.n	80011a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	4798      	blx	r3
 8001148:	e02c      	b.n	80011a4 <HAL_DMA_IRQHandler+0x2a0>
 800114a:	bf00      	nop
 800114c:	20000000 	.word	0x20000000
 8001150:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001158:	2b00      	cmp	r3, #0
 800115a:	d023      	beq.n	80011a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	4798      	blx	r3
 8001164:	e01e      	b.n	80011a4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001170:	2b00      	cmp	r3, #0
 8001172:	d10f      	bne.n	8001194 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f022 0210 	bic.w	r2, r2, #16
 8001182:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2201      	movs	r2, #1
 8001188:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2200      	movs	r2, #0
 8001190:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001198:	2b00      	cmp	r3, #0
 800119a:	d003      	beq.n	80011a4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d032      	beq.n	8001212 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011b0:	f003 0301 	and.w	r3, r3, #1
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d022      	beq.n	80011fe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2205      	movs	r2, #5
 80011bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f022 0201 	bic.w	r2, r2, #1
 80011ce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	3301      	adds	r3, #1
 80011d4:	60bb      	str	r3, [r7, #8]
 80011d6:	697a      	ldr	r2, [r7, #20]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d307      	bcc.n	80011ec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1f2      	bne.n	80011d0 <HAL_DMA_IRQHandler+0x2cc>
 80011ea:	e000      	b.n	80011ee <HAL_DMA_IRQHandler+0x2ea>
          break;
 80011ec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2201      	movs	r2, #1
 80011f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001202:	2b00      	cmp	r3, #0
 8001204:	d005      	beq.n	8001212 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	4798      	blx	r3
 800120e:	e000      	b.n	8001212 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001210:	bf00      	nop
    }
  }
}
 8001212:	3718      	adds	r7, #24
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	3b10      	subs	r3, #16
 8001228:	4a14      	ldr	r2, [pc, #80]	; (800127c <DMA_CalcBaseAndBitshift+0x64>)
 800122a:	fba2 2303 	umull	r2, r3, r2, r3
 800122e:	091b      	lsrs	r3, r3, #4
 8001230:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001232:	4a13      	ldr	r2, [pc, #76]	; (8001280 <DMA_CalcBaseAndBitshift+0x68>)
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4413      	add	r3, r2
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	461a      	mov	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	2b03      	cmp	r3, #3
 8001244:	d909      	bls.n	800125a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800124e:	f023 0303 	bic.w	r3, r3, #3
 8001252:	1d1a      	adds	r2, r3, #4
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	659a      	str	r2, [r3, #88]	; 0x58
 8001258:	e007      	b.n	800126a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001262:	f023 0303 	bic.w	r3, r3, #3
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800126e:	4618      	mov	r0, r3
 8001270:	3714      	adds	r7, #20
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	aaaaaaab 	.word	0xaaaaaaab
 8001280:	08003030 	.word	0x08003030

08001284 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001284:	b480      	push	{r7}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800128c:	2300      	movs	r3, #0
 800128e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001294:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d11f      	bne.n	80012de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	2b03      	cmp	r3, #3
 80012a2:	d856      	bhi.n	8001352 <DMA_CheckFifoParam+0xce>
 80012a4:	a201      	add	r2, pc, #4	; (adr r2, 80012ac <DMA_CheckFifoParam+0x28>)
 80012a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012aa:	bf00      	nop
 80012ac:	080012bd 	.word	0x080012bd
 80012b0:	080012cf 	.word	0x080012cf
 80012b4:	080012bd 	.word	0x080012bd
 80012b8:	08001353 	.word	0x08001353
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d046      	beq.n	8001356 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80012cc:	e043      	b.n	8001356 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80012d6:	d140      	bne.n	800135a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80012dc:	e03d      	b.n	800135a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	699b      	ldr	r3, [r3, #24]
 80012e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80012e6:	d121      	bne.n	800132c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	2b03      	cmp	r3, #3
 80012ec:	d837      	bhi.n	800135e <DMA_CheckFifoParam+0xda>
 80012ee:	a201      	add	r2, pc, #4	; (adr r2, 80012f4 <DMA_CheckFifoParam+0x70>)
 80012f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012f4:	08001305 	.word	0x08001305
 80012f8:	0800130b 	.word	0x0800130b
 80012fc:	08001305 	.word	0x08001305
 8001300:	0800131d 	.word	0x0800131d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	73fb      	strb	r3, [r7, #15]
      break;
 8001308:	e030      	b.n	800136c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800130e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d025      	beq.n	8001362 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800131a:	e022      	b.n	8001362 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001320:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001324:	d11f      	bne.n	8001366 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800132a:	e01c      	b.n	8001366 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	2b02      	cmp	r3, #2
 8001330:	d903      	bls.n	800133a <DMA_CheckFifoParam+0xb6>
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	2b03      	cmp	r3, #3
 8001336:	d003      	beq.n	8001340 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001338:	e018      	b.n	800136c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	73fb      	strb	r3, [r7, #15]
      break;
 800133e:	e015      	b.n	800136c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001344:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d00e      	beq.n	800136a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	73fb      	strb	r3, [r7, #15]
      break;
 8001350:	e00b      	b.n	800136a <DMA_CheckFifoParam+0xe6>
      break;
 8001352:	bf00      	nop
 8001354:	e00a      	b.n	800136c <DMA_CheckFifoParam+0xe8>
      break;
 8001356:	bf00      	nop
 8001358:	e008      	b.n	800136c <DMA_CheckFifoParam+0xe8>
      break;
 800135a:	bf00      	nop
 800135c:	e006      	b.n	800136c <DMA_CheckFifoParam+0xe8>
      break;
 800135e:	bf00      	nop
 8001360:	e004      	b.n	800136c <DMA_CheckFifoParam+0xe8>
      break;
 8001362:	bf00      	nop
 8001364:	e002      	b.n	800136c <DMA_CheckFifoParam+0xe8>
      break;   
 8001366:	bf00      	nop
 8001368:	e000      	b.n	800136c <DMA_CheckFifoParam+0xe8>
      break;
 800136a:	bf00      	nop
    }
  } 
  
  return status; 
 800136c:	7bfb      	ldrb	r3, [r7, #15]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3714      	adds	r7, #20
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop

0800137c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800137c:	b480      	push	{r7}
 800137e:	b089      	sub	sp, #36	; 0x24
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800138a:	2300      	movs	r3, #0
 800138c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800138e:	2300      	movs	r3, #0
 8001390:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001392:	2300      	movs	r3, #0
 8001394:	61fb      	str	r3, [r7, #28]
 8001396:	e159      	b.n	800164c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001398:	2201      	movs	r2, #1
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	697a      	ldr	r2, [r7, #20]
 80013a8:	4013      	ands	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80013ac:	693a      	ldr	r2, [r7, #16]
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	f040 8148 	bne.w	8001646 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f003 0303 	and.w	r3, r3, #3
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d005      	beq.n	80013ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d130      	bne.n	8001430 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	2203      	movs	r2, #3
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	43db      	mvns	r3, r3
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	4013      	ands	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	68da      	ldr	r2, [r3, #12]
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	69ba      	ldr	r2, [r7, #24]
 80013fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001404:	2201      	movs	r2, #1
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	fa02 f303 	lsl.w	r3, r2, r3
 800140c:	43db      	mvns	r3, r3
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	4013      	ands	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	091b      	lsrs	r3, r3, #4
 800141a:	f003 0201 	and.w	r2, r3, #1
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	fa02 f303 	lsl.w	r3, r2, r3
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	4313      	orrs	r3, r2
 8001428:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	69ba      	ldr	r2, [r7, #24]
 800142e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f003 0303 	and.w	r3, r3, #3
 8001438:	2b03      	cmp	r3, #3
 800143a:	d017      	beq.n	800146c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	2203      	movs	r2, #3
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	43db      	mvns	r3, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4013      	ands	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	689a      	ldr	r2, [r3, #8]
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	69ba      	ldr	r2, [r7, #24]
 8001462:	4313      	orrs	r3, r2
 8001464:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	69ba      	ldr	r2, [r7, #24]
 800146a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f003 0303 	and.w	r3, r3, #3
 8001474:	2b02      	cmp	r3, #2
 8001476:	d123      	bne.n	80014c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	08da      	lsrs	r2, r3, #3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	3208      	adds	r2, #8
 8001480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001484:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	f003 0307 	and.w	r3, r3, #7
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	220f      	movs	r2, #15
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	43db      	mvns	r3, r3
 8001496:	69ba      	ldr	r2, [r7, #24]
 8001498:	4013      	ands	r3, r2
 800149a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	691a      	ldr	r2, [r3, #16]
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	f003 0307 	and.w	r3, r3, #7
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	08da      	lsrs	r2, r3, #3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3208      	adds	r2, #8
 80014ba:	69b9      	ldr	r1, [r7, #24]
 80014bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	2203      	movs	r2, #3
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	43db      	mvns	r3, r3
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	4013      	ands	r3, r2
 80014d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f003 0203 	and.w	r2, r3, #3
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	fa02 f303 	lsl.w	r3, r2, r3
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	4313      	orrs	r3, r2
 80014ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f000 80a2 	beq.w	8001646 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	4b57      	ldr	r3, [pc, #348]	; (8001664 <HAL_GPIO_Init+0x2e8>)
 8001508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150a:	4a56      	ldr	r2, [pc, #344]	; (8001664 <HAL_GPIO_Init+0x2e8>)
 800150c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001510:	6453      	str	r3, [r2, #68]	; 0x44
 8001512:	4b54      	ldr	r3, [pc, #336]	; (8001664 <HAL_GPIO_Init+0x2e8>)
 8001514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001516:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800151e:	4a52      	ldr	r2, [pc, #328]	; (8001668 <HAL_GPIO_Init+0x2ec>)
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	089b      	lsrs	r3, r3, #2
 8001524:	3302      	adds	r3, #2
 8001526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800152a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	f003 0303 	and.w	r3, r3, #3
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	220f      	movs	r2, #15
 8001536:	fa02 f303 	lsl.w	r3, r2, r3
 800153a:	43db      	mvns	r3, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4013      	ands	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4a49      	ldr	r2, [pc, #292]	; (800166c <HAL_GPIO_Init+0x2f0>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d019      	beq.n	800157e <HAL_GPIO_Init+0x202>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4a48      	ldr	r2, [pc, #288]	; (8001670 <HAL_GPIO_Init+0x2f4>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d013      	beq.n	800157a <HAL_GPIO_Init+0x1fe>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a47      	ldr	r2, [pc, #284]	; (8001674 <HAL_GPIO_Init+0x2f8>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d00d      	beq.n	8001576 <HAL_GPIO_Init+0x1fa>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4a46      	ldr	r2, [pc, #280]	; (8001678 <HAL_GPIO_Init+0x2fc>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d007      	beq.n	8001572 <HAL_GPIO_Init+0x1f6>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a45      	ldr	r2, [pc, #276]	; (800167c <HAL_GPIO_Init+0x300>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d101      	bne.n	800156e <HAL_GPIO_Init+0x1f2>
 800156a:	2304      	movs	r3, #4
 800156c:	e008      	b.n	8001580 <HAL_GPIO_Init+0x204>
 800156e:	2307      	movs	r3, #7
 8001570:	e006      	b.n	8001580 <HAL_GPIO_Init+0x204>
 8001572:	2303      	movs	r3, #3
 8001574:	e004      	b.n	8001580 <HAL_GPIO_Init+0x204>
 8001576:	2302      	movs	r3, #2
 8001578:	e002      	b.n	8001580 <HAL_GPIO_Init+0x204>
 800157a:	2301      	movs	r3, #1
 800157c:	e000      	b.n	8001580 <HAL_GPIO_Init+0x204>
 800157e:	2300      	movs	r3, #0
 8001580:	69fa      	ldr	r2, [r7, #28]
 8001582:	f002 0203 	and.w	r2, r2, #3
 8001586:	0092      	lsls	r2, r2, #2
 8001588:	4093      	lsls	r3, r2
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	4313      	orrs	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001590:	4935      	ldr	r1, [pc, #212]	; (8001668 <HAL_GPIO_Init+0x2ec>)
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	089b      	lsrs	r3, r3, #2
 8001596:	3302      	adds	r3, #2
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800159e:	4b38      	ldr	r3, [pc, #224]	; (8001680 <HAL_GPIO_Init+0x304>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	43db      	mvns	r3, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4013      	ands	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d003      	beq.n	80015c2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	4313      	orrs	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015c2:	4a2f      	ldr	r2, [pc, #188]	; (8001680 <HAL_GPIO_Init+0x304>)
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015c8:	4b2d      	ldr	r3, [pc, #180]	; (8001680 <HAL_GPIO_Init+0x304>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	43db      	mvns	r3, r3
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	4013      	ands	r3, r2
 80015d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d003      	beq.n	80015ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015ec:	4a24      	ldr	r2, [pc, #144]	; (8001680 <HAL_GPIO_Init+0x304>)
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80015f2:	4b23      	ldr	r3, [pc, #140]	; (8001680 <HAL_GPIO_Init+0x304>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	43db      	mvns	r3, r3
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	4013      	ands	r3, r2
 8001600:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800160a:	2b00      	cmp	r3, #0
 800160c:	d003      	beq.n	8001616 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	4313      	orrs	r3, r2
 8001614:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001616:	4a1a      	ldr	r2, [pc, #104]	; (8001680 <HAL_GPIO_Init+0x304>)
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800161c:	4b18      	ldr	r3, [pc, #96]	; (8001680 <HAL_GPIO_Init+0x304>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	43db      	mvns	r3, r3
 8001626:	69ba      	ldr	r2, [r7, #24]
 8001628:	4013      	ands	r3, r2
 800162a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d003      	beq.n	8001640 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001638:	69ba      	ldr	r2, [r7, #24]
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	4313      	orrs	r3, r2
 800163e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001640:	4a0f      	ldr	r2, [pc, #60]	; (8001680 <HAL_GPIO_Init+0x304>)
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	3301      	adds	r3, #1
 800164a:	61fb      	str	r3, [r7, #28]
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	2b0f      	cmp	r3, #15
 8001650:	f67f aea2 	bls.w	8001398 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001654:	bf00      	nop
 8001656:	bf00      	nop
 8001658:	3724      	adds	r7, #36	; 0x24
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	40023800 	.word	0x40023800
 8001668:	40013800 	.word	0x40013800
 800166c:	40020000 	.word	0x40020000
 8001670:	40020400 	.word	0x40020400
 8001674:	40020800 	.word	0x40020800
 8001678:	40020c00 	.word	0x40020c00
 800167c:	40021000 	.word	0x40021000
 8001680:	40013c00 	.word	0x40013c00

08001684 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d101      	bne.n	8001696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e267      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d075      	beq.n	800178e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016a2:	4b88      	ldr	r3, [pc, #544]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 030c 	and.w	r3, r3, #12
 80016aa:	2b04      	cmp	r3, #4
 80016ac:	d00c      	beq.n	80016c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ae:	4b85      	ldr	r3, [pc, #532]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016b6:	2b08      	cmp	r3, #8
 80016b8:	d112      	bne.n	80016e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ba:	4b82      	ldr	r3, [pc, #520]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016c6:	d10b      	bne.n	80016e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016c8:	4b7e      	ldr	r3, [pc, #504]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d05b      	beq.n	800178c <HAL_RCC_OscConfig+0x108>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d157      	bne.n	800178c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e242      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016e8:	d106      	bne.n	80016f8 <HAL_RCC_OscConfig+0x74>
 80016ea:	4b76      	ldr	r3, [pc, #472]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a75      	ldr	r2, [pc, #468]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016f4:	6013      	str	r3, [r2, #0]
 80016f6:	e01d      	b.n	8001734 <HAL_RCC_OscConfig+0xb0>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001700:	d10c      	bne.n	800171c <HAL_RCC_OscConfig+0x98>
 8001702:	4b70      	ldr	r3, [pc, #448]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a6f      	ldr	r2, [pc, #444]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001708:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800170c:	6013      	str	r3, [r2, #0]
 800170e:	4b6d      	ldr	r3, [pc, #436]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a6c      	ldr	r2, [pc, #432]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001718:	6013      	str	r3, [r2, #0]
 800171a:	e00b      	b.n	8001734 <HAL_RCC_OscConfig+0xb0>
 800171c:	4b69      	ldr	r3, [pc, #420]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a68      	ldr	r2, [pc, #416]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	4b66      	ldr	r3, [pc, #408]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a65      	ldr	r2, [pc, #404]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 800172e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001732:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d013      	beq.n	8001764 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800173c:	f7ff f9f2 	bl	8000b24 <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001744:	f7ff f9ee 	bl	8000b24 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b64      	cmp	r3, #100	; 0x64
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e207      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001756:	4b5b      	ldr	r3, [pc, #364]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d0f0      	beq.n	8001744 <HAL_RCC_OscConfig+0xc0>
 8001762:	e014      	b.n	800178e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001764:	f7ff f9de 	bl	8000b24 <HAL_GetTick>
 8001768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800176a:	e008      	b.n	800177e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800176c:	f7ff f9da 	bl	8000b24 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b64      	cmp	r3, #100	; 0x64
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e1f3      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800177e:	4b51      	ldr	r3, [pc, #324]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f0      	bne.n	800176c <HAL_RCC_OscConfig+0xe8>
 800178a:	e000      	b.n	800178e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800178c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d063      	beq.n	8001862 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800179a:	4b4a      	ldr	r3, [pc, #296]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f003 030c 	and.w	r3, r3, #12
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d00b      	beq.n	80017be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017a6:	4b47      	ldr	r3, [pc, #284]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017ae:	2b08      	cmp	r3, #8
 80017b0:	d11c      	bne.n	80017ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017b2:	4b44      	ldr	r3, [pc, #272]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d116      	bne.n	80017ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017be:	4b41      	ldr	r3, [pc, #260]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d005      	beq.n	80017d6 <HAL_RCC_OscConfig+0x152>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d001      	beq.n	80017d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e1c7      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017d6:	4b3b      	ldr	r3, [pc, #236]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	691b      	ldr	r3, [r3, #16]
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	4937      	ldr	r1, [pc, #220]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80017e6:	4313      	orrs	r3, r2
 80017e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ea:	e03a      	b.n	8001862 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d020      	beq.n	8001836 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017f4:	4b34      	ldr	r3, [pc, #208]	; (80018c8 <HAL_RCC_OscConfig+0x244>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017fa:	f7ff f993 	bl	8000b24 <HAL_GetTick>
 80017fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001800:	e008      	b.n	8001814 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001802:	f7ff f98f 	bl	8000b24 <HAL_GetTick>
 8001806:	4602      	mov	r2, r0
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	2b02      	cmp	r3, #2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e1a8      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001814:	4b2b      	ldr	r3, [pc, #172]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d0f0      	beq.n	8001802 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001820:	4b28      	ldr	r3, [pc, #160]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	691b      	ldr	r3, [r3, #16]
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	4925      	ldr	r1, [pc, #148]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001830:	4313      	orrs	r3, r2
 8001832:	600b      	str	r3, [r1, #0]
 8001834:	e015      	b.n	8001862 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001836:	4b24      	ldr	r3, [pc, #144]	; (80018c8 <HAL_RCC_OscConfig+0x244>)
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800183c:	f7ff f972 	bl	8000b24 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001844:	f7ff f96e 	bl	8000b24 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e187      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001856:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d1f0      	bne.n	8001844 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0308 	and.w	r3, r3, #8
 800186a:	2b00      	cmp	r3, #0
 800186c:	d036      	beq.n	80018dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d016      	beq.n	80018a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001876:	4b15      	ldr	r3, [pc, #84]	; (80018cc <HAL_RCC_OscConfig+0x248>)
 8001878:	2201      	movs	r2, #1
 800187a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800187c:	f7ff f952 	bl	8000b24 <HAL_GetTick>
 8001880:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001882:	e008      	b.n	8001896 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001884:	f7ff f94e 	bl	8000b24 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b02      	cmp	r3, #2
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e167      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001896:	4b0b      	ldr	r3, [pc, #44]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001898:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d0f0      	beq.n	8001884 <HAL_RCC_OscConfig+0x200>
 80018a2:	e01b      	b.n	80018dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018a4:	4b09      	ldr	r3, [pc, #36]	; (80018cc <HAL_RCC_OscConfig+0x248>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018aa:	f7ff f93b 	bl	8000b24 <HAL_GetTick>
 80018ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018b0:	e00e      	b.n	80018d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018b2:	f7ff f937 	bl	8000b24 <HAL_GetTick>
 80018b6:	4602      	mov	r2, r0
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	2b02      	cmp	r3, #2
 80018be:	d907      	bls.n	80018d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80018c0:	2303      	movs	r3, #3
 80018c2:	e150      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
 80018c4:	40023800 	.word	0x40023800
 80018c8:	42470000 	.word	0x42470000
 80018cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018d0:	4b88      	ldr	r3, [pc, #544]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 80018d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1ea      	bne.n	80018b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f000 8097 	beq.w	8001a18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ea:	2300      	movs	r3, #0
 80018ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ee:	4b81      	ldr	r3, [pc, #516]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d10f      	bne.n	800191a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	4b7d      	ldr	r3, [pc, #500]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	4a7c      	ldr	r2, [pc, #496]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001908:	6413      	str	r3, [r2, #64]	; 0x40
 800190a:	4b7a      	ldr	r3, [pc, #488]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 800190c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001916:	2301      	movs	r3, #1
 8001918:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191a:	4b77      	ldr	r3, [pc, #476]	; (8001af8 <HAL_RCC_OscConfig+0x474>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001922:	2b00      	cmp	r3, #0
 8001924:	d118      	bne.n	8001958 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001926:	4b74      	ldr	r3, [pc, #464]	; (8001af8 <HAL_RCC_OscConfig+0x474>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a73      	ldr	r2, [pc, #460]	; (8001af8 <HAL_RCC_OscConfig+0x474>)
 800192c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001930:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001932:	f7ff f8f7 	bl	8000b24 <HAL_GetTick>
 8001936:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001938:	e008      	b.n	800194c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800193a:	f7ff f8f3 	bl	8000b24 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b02      	cmp	r3, #2
 8001946:	d901      	bls.n	800194c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e10c      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800194c:	4b6a      	ldr	r3, [pc, #424]	; (8001af8 <HAL_RCC_OscConfig+0x474>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001954:	2b00      	cmp	r3, #0
 8001956:	d0f0      	beq.n	800193a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d106      	bne.n	800196e <HAL_RCC_OscConfig+0x2ea>
 8001960:	4b64      	ldr	r3, [pc, #400]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001964:	4a63      	ldr	r2, [pc, #396]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	6713      	str	r3, [r2, #112]	; 0x70
 800196c:	e01c      	b.n	80019a8 <HAL_RCC_OscConfig+0x324>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	2b05      	cmp	r3, #5
 8001974:	d10c      	bne.n	8001990 <HAL_RCC_OscConfig+0x30c>
 8001976:	4b5f      	ldr	r3, [pc, #380]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800197a:	4a5e      	ldr	r2, [pc, #376]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 800197c:	f043 0304 	orr.w	r3, r3, #4
 8001980:	6713      	str	r3, [r2, #112]	; 0x70
 8001982:	4b5c      	ldr	r3, [pc, #368]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001986:	4a5b      	ldr	r2, [pc, #364]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6713      	str	r3, [r2, #112]	; 0x70
 800198e:	e00b      	b.n	80019a8 <HAL_RCC_OscConfig+0x324>
 8001990:	4b58      	ldr	r3, [pc, #352]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001994:	4a57      	ldr	r2, [pc, #348]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001996:	f023 0301 	bic.w	r3, r3, #1
 800199a:	6713      	str	r3, [r2, #112]	; 0x70
 800199c:	4b55      	ldr	r3, [pc, #340]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 800199e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019a0:	4a54      	ldr	r2, [pc, #336]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 80019a2:	f023 0304 	bic.w	r3, r3, #4
 80019a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d015      	beq.n	80019dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019b0:	f7ff f8b8 	bl	8000b24 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019b6:	e00a      	b.n	80019ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019b8:	f7ff f8b4 	bl	8000b24 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e0cb      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019ce:	4b49      	ldr	r3, [pc, #292]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 80019d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d0ee      	beq.n	80019b8 <HAL_RCC_OscConfig+0x334>
 80019da:	e014      	b.n	8001a06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019dc:	f7ff f8a2 	bl	8000b24 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019e2:	e00a      	b.n	80019fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019e4:	f7ff f89e 	bl	8000b24 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e0b5      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019fa:	4b3e      	ldr	r3, [pc, #248]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 80019fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1ee      	bne.n	80019e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a06:	7dfb      	ldrb	r3, [r7, #23]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d105      	bne.n	8001a18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a0c:	4b39      	ldr	r3, [pc, #228]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a10:	4a38      	ldr	r2, [pc, #224]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001a12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a16:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f000 80a1 	beq.w	8001b64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a22:	4b34      	ldr	r3, [pc, #208]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f003 030c 	and.w	r3, r3, #12
 8001a2a:	2b08      	cmp	r3, #8
 8001a2c:	d05c      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	699b      	ldr	r3, [r3, #24]
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d141      	bne.n	8001aba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a36:	4b31      	ldr	r3, [pc, #196]	; (8001afc <HAL_RCC_OscConfig+0x478>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a3c:	f7ff f872 	bl	8000b24 <HAL_GetTick>
 8001a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a44:	f7ff f86e 	bl	8000b24 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e087      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a56:	4b27      	ldr	r3, [pc, #156]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d1f0      	bne.n	8001a44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	69da      	ldr	r2, [r3, #28]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a1b      	ldr	r3, [r3, #32]
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a70:	019b      	lsls	r3, r3, #6
 8001a72:	431a      	orrs	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a78:	085b      	lsrs	r3, r3, #1
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	041b      	lsls	r3, r3, #16
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a84:	061b      	lsls	r3, r3, #24
 8001a86:	491b      	ldr	r1, [pc, #108]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a8c:	4b1b      	ldr	r3, [pc, #108]	; (8001afc <HAL_RCC_OscConfig+0x478>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a92:	f7ff f847 	bl	8000b24 <HAL_GetTick>
 8001a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a9a:	f7ff f843 	bl	8000b24 <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e05c      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aac:	4b11      	ldr	r3, [pc, #68]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0f0      	beq.n	8001a9a <HAL_RCC_OscConfig+0x416>
 8001ab8:	e054      	b.n	8001b64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aba:	4b10      	ldr	r3, [pc, #64]	; (8001afc <HAL_RCC_OscConfig+0x478>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac0:	f7ff f830 	bl	8000b24 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ac8:	f7ff f82c 	bl	8000b24 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e045      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ada:	4b06      	ldr	r3, [pc, #24]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1f0      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x444>
 8001ae6:	e03d      	b.n	8001b64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d107      	bne.n	8001b00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e038      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40007000 	.word	0x40007000
 8001afc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b00:	4b1b      	ldr	r3, [pc, #108]	; (8001b70 <HAL_RCC_OscConfig+0x4ec>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d028      	beq.n	8001b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d121      	bne.n	8001b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d11a      	bne.n	8001b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b2a:	68fa      	ldr	r2, [r7, #12]
 8001b2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b30:	4013      	ands	r3, r2
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d111      	bne.n	8001b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b46:	085b      	lsrs	r3, r3, #1
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d107      	bne.n	8001b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d001      	beq.n	8001b64 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e000      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40023800 	.word	0x40023800

08001b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e0cc      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b88:	4b68      	ldr	r3, [pc, #416]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d90c      	bls.n	8001bb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b96:	4b65      	ldr	r3, [pc, #404]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001b98:	683a      	ldr	r2, [r7, #0]
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b9e:	4b63      	ldr	r3, [pc, #396]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d001      	beq.n	8001bb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0b8      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0302 	and.w	r3, r3, #2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d020      	beq.n	8001bfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0304 	and.w	r3, r3, #4
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bc8:	4b59      	ldr	r3, [pc, #356]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	4a58      	ldr	r2, [pc, #352]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001bd2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0308 	and.w	r3, r3, #8
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d005      	beq.n	8001bec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001be0:	4b53      	ldr	r3, [pc, #332]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	4a52      	ldr	r2, [pc, #328]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001be6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001bea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bec:	4b50      	ldr	r3, [pc, #320]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	494d      	ldr	r1, [pc, #308]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d044      	beq.n	8001c94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d107      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c12:	4b47      	ldr	r3, [pc, #284]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d119      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e07f      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d003      	beq.n	8001c32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c2e:	2b03      	cmp	r3, #3
 8001c30:	d107      	bne.n	8001c42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c32:	4b3f      	ldr	r3, [pc, #252]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d109      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e06f      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c42:	4b3b      	ldr	r3, [pc, #236]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e067      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c52:	4b37      	ldr	r3, [pc, #220]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f023 0203 	bic.w	r2, r3, #3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	4934      	ldr	r1, [pc, #208]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c64:	f7fe ff5e 	bl	8000b24 <HAL_GetTick>
 8001c68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c6a:	e00a      	b.n	8001c82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c6c:	f7fe ff5a 	bl	8000b24 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e04f      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c82:	4b2b      	ldr	r3, [pc, #172]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f003 020c 	and.w	r2, r3, #12
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d1eb      	bne.n	8001c6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c94:	4b25      	ldr	r3, [pc, #148]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d20c      	bcs.n	8001cbc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca2:	4b22      	ldr	r3, [pc, #136]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	b2d2      	uxtb	r2, r2
 8001ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001caa:	4b20      	ldr	r3, [pc, #128]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	683a      	ldr	r2, [r7, #0]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d001      	beq.n	8001cbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e032      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0304 	and.w	r3, r3, #4
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d008      	beq.n	8001cda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cc8:	4b19      	ldr	r3, [pc, #100]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	4916      	ldr	r1, [pc, #88]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0308 	and.w	r3, r3, #8
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d009      	beq.n	8001cfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ce6:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	490e      	ldr	r1, [pc, #56]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cfa:	f000 f821 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	091b      	lsrs	r3, r3, #4
 8001d06:	f003 030f 	and.w	r3, r3, #15
 8001d0a:	490a      	ldr	r1, [pc, #40]	; (8001d34 <HAL_RCC_ClockConfig+0x1c0>)
 8001d0c:	5ccb      	ldrb	r3, [r1, r3]
 8001d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d12:	4a09      	ldr	r2, [pc, #36]	; (8001d38 <HAL_RCC_ClockConfig+0x1c4>)
 8001d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d16:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <HAL_RCC_ClockConfig+0x1c8>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7fe febe 	bl	8000a9c <HAL_InitTick>

  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40023c00 	.word	0x40023c00
 8001d30:	40023800 	.word	0x40023800
 8001d34:	08003018 	.word	0x08003018
 8001d38:	20000000 	.word	0x20000000
 8001d3c:	20000004 	.word	0x20000004

08001d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d44:	b090      	sub	sp, #64	; 0x40
 8001d46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	637b      	str	r3, [r7, #52]	; 0x34
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d50:	2300      	movs	r3, #0
 8001d52:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001d54:	2300      	movs	r3, #0
 8001d56:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d58:	4b59      	ldr	r3, [pc, #356]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f003 030c 	and.w	r3, r3, #12
 8001d60:	2b08      	cmp	r3, #8
 8001d62:	d00d      	beq.n	8001d80 <HAL_RCC_GetSysClockFreq+0x40>
 8001d64:	2b08      	cmp	r3, #8
 8001d66:	f200 80a1 	bhi.w	8001eac <HAL_RCC_GetSysClockFreq+0x16c>
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d002      	beq.n	8001d74 <HAL_RCC_GetSysClockFreq+0x34>
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	d003      	beq.n	8001d7a <HAL_RCC_GetSysClockFreq+0x3a>
 8001d72:	e09b      	b.n	8001eac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d74:	4b53      	ldr	r3, [pc, #332]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001d76:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001d78:	e09b      	b.n	8001eb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d7a:	4b53      	ldr	r3, [pc, #332]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d7c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001d7e:	e098      	b.n	8001eb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d80:	4b4f      	ldr	r3, [pc, #316]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d88:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d8a:	4b4d      	ldr	r3, [pc, #308]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d028      	beq.n	8001de8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d96:	4b4a      	ldr	r3, [pc, #296]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	099b      	lsrs	r3, r3, #6
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	623b      	str	r3, [r7, #32]
 8001da0:	627a      	str	r2, [r7, #36]	; 0x24
 8001da2:	6a3b      	ldr	r3, [r7, #32]
 8001da4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001da8:	2100      	movs	r1, #0
 8001daa:	4b47      	ldr	r3, [pc, #284]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001dac:	fb03 f201 	mul.w	r2, r3, r1
 8001db0:	2300      	movs	r3, #0
 8001db2:	fb00 f303 	mul.w	r3, r0, r3
 8001db6:	4413      	add	r3, r2
 8001db8:	4a43      	ldr	r2, [pc, #268]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001dba:	fba0 1202 	umull	r1, r2, r0, r2
 8001dbe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001dc0:	460a      	mov	r2, r1
 8001dc2:	62ba      	str	r2, [r7, #40]	; 0x28
 8001dc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dc6:	4413      	add	r3, r2
 8001dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dcc:	2200      	movs	r2, #0
 8001dce:	61bb      	str	r3, [r7, #24]
 8001dd0:	61fa      	str	r2, [r7, #28]
 8001dd2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001dd6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001dda:	f7fe fa59 	bl	8000290 <__aeabi_uldivmod>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4613      	mov	r3, r2
 8001de4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001de6:	e053      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001de8:	4b35      	ldr	r3, [pc, #212]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	099b      	lsrs	r3, r3, #6
 8001dee:	2200      	movs	r2, #0
 8001df0:	613b      	str	r3, [r7, #16]
 8001df2:	617a      	str	r2, [r7, #20]
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001dfa:	f04f 0b00 	mov.w	fp, #0
 8001dfe:	4652      	mov	r2, sl
 8001e00:	465b      	mov	r3, fp
 8001e02:	f04f 0000 	mov.w	r0, #0
 8001e06:	f04f 0100 	mov.w	r1, #0
 8001e0a:	0159      	lsls	r1, r3, #5
 8001e0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e10:	0150      	lsls	r0, r2, #5
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	ebb2 080a 	subs.w	r8, r2, sl
 8001e1a:	eb63 090b 	sbc.w	r9, r3, fp
 8001e1e:	f04f 0200 	mov.w	r2, #0
 8001e22:	f04f 0300 	mov.w	r3, #0
 8001e26:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001e2a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001e2e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001e32:	ebb2 0408 	subs.w	r4, r2, r8
 8001e36:	eb63 0509 	sbc.w	r5, r3, r9
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	f04f 0300 	mov.w	r3, #0
 8001e42:	00eb      	lsls	r3, r5, #3
 8001e44:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e48:	00e2      	lsls	r2, r4, #3
 8001e4a:	4614      	mov	r4, r2
 8001e4c:	461d      	mov	r5, r3
 8001e4e:	eb14 030a 	adds.w	r3, r4, sl
 8001e52:	603b      	str	r3, [r7, #0]
 8001e54:	eb45 030b 	adc.w	r3, r5, fp
 8001e58:	607b      	str	r3, [r7, #4]
 8001e5a:	f04f 0200 	mov.w	r2, #0
 8001e5e:	f04f 0300 	mov.w	r3, #0
 8001e62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e66:	4629      	mov	r1, r5
 8001e68:	028b      	lsls	r3, r1, #10
 8001e6a:	4621      	mov	r1, r4
 8001e6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e70:	4621      	mov	r1, r4
 8001e72:	028a      	lsls	r2, r1, #10
 8001e74:	4610      	mov	r0, r2
 8001e76:	4619      	mov	r1, r3
 8001e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	60bb      	str	r3, [r7, #8]
 8001e7e:	60fa      	str	r2, [r7, #12]
 8001e80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e84:	f7fe fa04 	bl	8000290 <__aeabi_uldivmod>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e90:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	0c1b      	lsrs	r3, r3, #16
 8001e96:	f003 0303 	and.w	r3, r3, #3
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001ea0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001eaa:	e002      	b.n	8001eb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001eac:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001eae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001eb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3740      	adds	r7, #64	; 0x40
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ebe:	bf00      	nop
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	00f42400 	.word	0x00f42400
 8001ec8:	017d7840 	.word	0x017d7840

08001ecc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ed0:	4b03      	ldr	r3, [pc, #12]	; (8001ee0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	20000000 	.word	0x20000000

08001ee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ee8:	f7ff fff0 	bl	8001ecc <HAL_RCC_GetHCLKFreq>
 8001eec:	4602      	mov	r2, r0
 8001eee:	4b05      	ldr	r3, [pc, #20]	; (8001f04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	0a9b      	lsrs	r3, r3, #10
 8001ef4:	f003 0307 	and.w	r3, r3, #7
 8001ef8:	4903      	ldr	r1, [pc, #12]	; (8001f08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001efa:	5ccb      	ldrb	r3, [r1, r3]
 8001efc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40023800 	.word	0x40023800
 8001f08:	08003028 	.word	0x08003028

08001f0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f10:	f7ff ffdc 	bl	8001ecc <HAL_RCC_GetHCLKFreq>
 8001f14:	4602      	mov	r2, r0
 8001f16:	4b05      	ldr	r3, [pc, #20]	; (8001f2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	0b5b      	lsrs	r3, r3, #13
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	4903      	ldr	r1, [pc, #12]	; (8001f30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f22:	5ccb      	ldrb	r3, [r1, r3]
 8001f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40023800 	.word	0x40023800
 8001f30:	08003028 	.word	0x08003028

08001f34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e03f      	b.n	8001fc6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d106      	bne.n	8001f60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7fe fc5c 	bl	8000818 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2224      	movs	r2, #36	; 0x24
 8001f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68da      	ldr	r2, [r3, #12]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f000 f929 	bl	80021d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	691a      	ldr	r2, [r3, #16]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	695a      	ldr	r2, [r3, #20]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	68da      	ldr	r2, [r3, #12]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001fac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2220      	movs	r2, #32
 8001fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2220      	movs	r2, #32
 8001fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b08a      	sub	sp, #40	; 0x28
 8001fd2:	af02      	add	r7, sp, #8
 8001fd4:	60f8      	str	r0, [r7, #12]
 8001fd6:	60b9      	str	r1, [r7, #8]
 8001fd8:	603b      	str	r3, [r7, #0]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b20      	cmp	r3, #32
 8001fec:	d17c      	bne.n	80020e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d002      	beq.n	8001ffa <HAL_UART_Transmit+0x2c>
 8001ff4:	88fb      	ldrh	r3, [r7, #6]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d101      	bne.n	8001ffe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e075      	b.n	80020ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002004:	2b01      	cmp	r3, #1
 8002006:	d101      	bne.n	800200c <HAL_UART_Transmit+0x3e>
 8002008:	2302      	movs	r3, #2
 800200a:	e06e      	b.n	80020ea <HAL_UART_Transmit+0x11c>
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2201      	movs	r2, #1
 8002010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2200      	movs	r2, #0
 8002018:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2221      	movs	r2, #33	; 0x21
 800201e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002022:	f7fe fd7f 	bl	8000b24 <HAL_GetTick>
 8002026:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	88fa      	ldrh	r2, [r7, #6]
 800202c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	88fa      	ldrh	r2, [r7, #6]
 8002032:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800203c:	d108      	bne.n	8002050 <HAL_UART_Transmit+0x82>
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d104      	bne.n	8002050 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002046:	2300      	movs	r3, #0
 8002048:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	61bb      	str	r3, [r7, #24]
 800204e:	e003      	b.n	8002058 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002054:	2300      	movs	r3, #0
 8002056:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002060:	e02a      	b.n	80020b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	2200      	movs	r2, #0
 800206a:	2180      	movs	r1, #128	; 0x80
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f000 f840 	bl	80020f2 <UART_WaitOnFlagUntilTimeout>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002078:	2303      	movs	r3, #3
 800207a:	e036      	b.n	80020ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d10b      	bne.n	800209a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	881b      	ldrh	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002090:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	3302      	adds	r3, #2
 8002096:	61bb      	str	r3, [r7, #24]
 8002098:	e007      	b.n	80020aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	781a      	ldrb	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	3301      	adds	r3, #1
 80020a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	3b01      	subs	r3, #1
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020bc:	b29b      	uxth	r3, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1cf      	bne.n	8002062 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	9300      	str	r3, [sp, #0]
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	2200      	movs	r2, #0
 80020ca:	2140      	movs	r1, #64	; 0x40
 80020cc:	68f8      	ldr	r0, [r7, #12]
 80020ce:	f000 f810 	bl	80020f2 <UART_WaitOnFlagUntilTimeout>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e006      	b.n	80020ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2220      	movs	r2, #32
 80020e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80020e4:	2300      	movs	r3, #0
 80020e6:	e000      	b.n	80020ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80020e8:	2302      	movs	r3, #2
  }
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3720      	adds	r7, #32
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b090      	sub	sp, #64	; 0x40
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	60f8      	str	r0, [r7, #12]
 80020fa:	60b9      	str	r1, [r7, #8]
 80020fc:	603b      	str	r3, [r7, #0]
 80020fe:	4613      	mov	r3, r2
 8002100:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002102:	e050      	b.n	80021a6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002104:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800210a:	d04c      	beq.n	80021a6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800210c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800210e:	2b00      	cmp	r3, #0
 8002110:	d007      	beq.n	8002122 <UART_WaitOnFlagUntilTimeout+0x30>
 8002112:	f7fe fd07 	bl	8000b24 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800211e:	429a      	cmp	r2, r3
 8002120:	d241      	bcs.n	80021a6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	330c      	adds	r3, #12
 8002128:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800212a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800212c:	e853 3f00 	ldrex	r3, [r3]
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002134:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002138:	63fb      	str	r3, [r7, #60]	; 0x3c
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	330c      	adds	r3, #12
 8002140:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002142:	637a      	str	r2, [r7, #52]	; 0x34
 8002144:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002146:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002148:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800214a:	e841 2300 	strex	r3, r2, [r1]
 800214e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1e5      	bne.n	8002122 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	3314      	adds	r3, #20
 800215c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	e853 3f00 	ldrex	r3, [r3]
 8002164:	613b      	str	r3, [r7, #16]
   return(result);
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	f023 0301 	bic.w	r3, r3, #1
 800216c:	63bb      	str	r3, [r7, #56]	; 0x38
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	3314      	adds	r3, #20
 8002174:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002176:	623a      	str	r2, [r7, #32]
 8002178:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800217a:	69f9      	ldr	r1, [r7, #28]
 800217c:	6a3a      	ldr	r2, [r7, #32]
 800217e:	e841 2300 	strex	r3, r2, [r1]
 8002182:	61bb      	str	r3, [r7, #24]
   return(result);
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1e5      	bne.n	8002156 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2220      	movs	r2, #32
 800218e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2220      	movs	r2, #32
 8002196:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e00f      	b.n	80021c6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	4013      	ands	r3, r2
 80021b0:	68ba      	ldr	r2, [r7, #8]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	bf0c      	ite	eq
 80021b6:	2301      	moveq	r3, #1
 80021b8:	2300      	movne	r3, #0
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	461a      	mov	r2, r3
 80021be:	79fb      	ldrb	r3, [r7, #7]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d09f      	beq.n	8002104 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3740      	adds	r7, #64	; 0x40
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
	...

080021d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021d4:	b0c0      	sub	sp, #256	; 0x100
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	691b      	ldr	r3, [r3, #16]
 80021e4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80021e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021ec:	68d9      	ldr	r1, [r3, #12]
 80021ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	ea40 0301 	orr.w	r3, r0, r1
 80021f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021fe:	689a      	ldr	r2, [r3, #8]
 8002200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	431a      	orrs	r2, r3
 8002208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	431a      	orrs	r2, r3
 8002210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002214:	69db      	ldr	r3, [r3, #28]
 8002216:	4313      	orrs	r3, r2
 8002218:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800221c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002228:	f021 010c 	bic.w	r1, r1, #12
 800222c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002236:	430b      	orrs	r3, r1
 8002238:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800223a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	695b      	ldr	r3, [r3, #20]
 8002242:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800224a:	6999      	ldr	r1, [r3, #24]
 800224c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	ea40 0301 	orr.w	r3, r0, r1
 8002256:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	4b8f      	ldr	r3, [pc, #572]	; (800249c <UART_SetConfig+0x2cc>)
 8002260:	429a      	cmp	r2, r3
 8002262:	d005      	beq.n	8002270 <UART_SetConfig+0xa0>
 8002264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	4b8d      	ldr	r3, [pc, #564]	; (80024a0 <UART_SetConfig+0x2d0>)
 800226c:	429a      	cmp	r2, r3
 800226e:	d104      	bne.n	800227a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002270:	f7ff fe4c 	bl	8001f0c <HAL_RCC_GetPCLK2Freq>
 8002274:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002278:	e003      	b.n	8002282 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800227a:	f7ff fe33 	bl	8001ee4 <HAL_RCC_GetPCLK1Freq>
 800227e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002286:	69db      	ldr	r3, [r3, #28]
 8002288:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800228c:	f040 810c 	bne.w	80024a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002290:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002294:	2200      	movs	r2, #0
 8002296:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800229a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800229e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80022a2:	4622      	mov	r2, r4
 80022a4:	462b      	mov	r3, r5
 80022a6:	1891      	adds	r1, r2, r2
 80022a8:	65b9      	str	r1, [r7, #88]	; 0x58
 80022aa:	415b      	adcs	r3, r3
 80022ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80022ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80022b2:	4621      	mov	r1, r4
 80022b4:	eb12 0801 	adds.w	r8, r2, r1
 80022b8:	4629      	mov	r1, r5
 80022ba:	eb43 0901 	adc.w	r9, r3, r1
 80022be:	f04f 0200 	mov.w	r2, #0
 80022c2:	f04f 0300 	mov.w	r3, #0
 80022c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022d2:	4690      	mov	r8, r2
 80022d4:	4699      	mov	r9, r3
 80022d6:	4623      	mov	r3, r4
 80022d8:	eb18 0303 	adds.w	r3, r8, r3
 80022dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80022e0:	462b      	mov	r3, r5
 80022e2:	eb49 0303 	adc.w	r3, r9, r3
 80022e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80022ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80022f6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80022fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80022fe:	460b      	mov	r3, r1
 8002300:	18db      	adds	r3, r3, r3
 8002302:	653b      	str	r3, [r7, #80]	; 0x50
 8002304:	4613      	mov	r3, r2
 8002306:	eb42 0303 	adc.w	r3, r2, r3
 800230a:	657b      	str	r3, [r7, #84]	; 0x54
 800230c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002310:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002314:	f7fd ffbc 	bl	8000290 <__aeabi_uldivmod>
 8002318:	4602      	mov	r2, r0
 800231a:	460b      	mov	r3, r1
 800231c:	4b61      	ldr	r3, [pc, #388]	; (80024a4 <UART_SetConfig+0x2d4>)
 800231e:	fba3 2302 	umull	r2, r3, r3, r2
 8002322:	095b      	lsrs	r3, r3, #5
 8002324:	011c      	lsls	r4, r3, #4
 8002326:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800232a:	2200      	movs	r2, #0
 800232c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002330:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002334:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002338:	4642      	mov	r2, r8
 800233a:	464b      	mov	r3, r9
 800233c:	1891      	adds	r1, r2, r2
 800233e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002340:	415b      	adcs	r3, r3
 8002342:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002344:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002348:	4641      	mov	r1, r8
 800234a:	eb12 0a01 	adds.w	sl, r2, r1
 800234e:	4649      	mov	r1, r9
 8002350:	eb43 0b01 	adc.w	fp, r3, r1
 8002354:	f04f 0200 	mov.w	r2, #0
 8002358:	f04f 0300 	mov.w	r3, #0
 800235c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002360:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002364:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002368:	4692      	mov	sl, r2
 800236a:	469b      	mov	fp, r3
 800236c:	4643      	mov	r3, r8
 800236e:	eb1a 0303 	adds.w	r3, sl, r3
 8002372:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002376:	464b      	mov	r3, r9
 8002378:	eb4b 0303 	adc.w	r3, fp, r3
 800237c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800238c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002390:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002394:	460b      	mov	r3, r1
 8002396:	18db      	adds	r3, r3, r3
 8002398:	643b      	str	r3, [r7, #64]	; 0x40
 800239a:	4613      	mov	r3, r2
 800239c:	eb42 0303 	adc.w	r3, r2, r3
 80023a0:	647b      	str	r3, [r7, #68]	; 0x44
 80023a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80023a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80023aa:	f7fd ff71 	bl	8000290 <__aeabi_uldivmod>
 80023ae:	4602      	mov	r2, r0
 80023b0:	460b      	mov	r3, r1
 80023b2:	4611      	mov	r1, r2
 80023b4:	4b3b      	ldr	r3, [pc, #236]	; (80024a4 <UART_SetConfig+0x2d4>)
 80023b6:	fba3 2301 	umull	r2, r3, r3, r1
 80023ba:	095b      	lsrs	r3, r3, #5
 80023bc:	2264      	movs	r2, #100	; 0x64
 80023be:	fb02 f303 	mul.w	r3, r2, r3
 80023c2:	1acb      	subs	r3, r1, r3
 80023c4:	00db      	lsls	r3, r3, #3
 80023c6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80023ca:	4b36      	ldr	r3, [pc, #216]	; (80024a4 <UART_SetConfig+0x2d4>)
 80023cc:	fba3 2302 	umull	r2, r3, r3, r2
 80023d0:	095b      	lsrs	r3, r3, #5
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80023d8:	441c      	add	r4, r3
 80023da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023de:	2200      	movs	r2, #0
 80023e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80023e4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80023e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80023ec:	4642      	mov	r2, r8
 80023ee:	464b      	mov	r3, r9
 80023f0:	1891      	adds	r1, r2, r2
 80023f2:	63b9      	str	r1, [r7, #56]	; 0x38
 80023f4:	415b      	adcs	r3, r3
 80023f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80023fc:	4641      	mov	r1, r8
 80023fe:	1851      	adds	r1, r2, r1
 8002400:	6339      	str	r1, [r7, #48]	; 0x30
 8002402:	4649      	mov	r1, r9
 8002404:	414b      	adcs	r3, r1
 8002406:	637b      	str	r3, [r7, #52]	; 0x34
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	f04f 0300 	mov.w	r3, #0
 8002410:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002414:	4659      	mov	r1, fp
 8002416:	00cb      	lsls	r3, r1, #3
 8002418:	4651      	mov	r1, sl
 800241a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800241e:	4651      	mov	r1, sl
 8002420:	00ca      	lsls	r2, r1, #3
 8002422:	4610      	mov	r0, r2
 8002424:	4619      	mov	r1, r3
 8002426:	4603      	mov	r3, r0
 8002428:	4642      	mov	r2, r8
 800242a:	189b      	adds	r3, r3, r2
 800242c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002430:	464b      	mov	r3, r9
 8002432:	460a      	mov	r2, r1
 8002434:	eb42 0303 	adc.w	r3, r2, r3
 8002438:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800243c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002448:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800244c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002450:	460b      	mov	r3, r1
 8002452:	18db      	adds	r3, r3, r3
 8002454:	62bb      	str	r3, [r7, #40]	; 0x28
 8002456:	4613      	mov	r3, r2
 8002458:	eb42 0303 	adc.w	r3, r2, r3
 800245c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800245e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002462:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002466:	f7fd ff13 	bl	8000290 <__aeabi_uldivmod>
 800246a:	4602      	mov	r2, r0
 800246c:	460b      	mov	r3, r1
 800246e:	4b0d      	ldr	r3, [pc, #52]	; (80024a4 <UART_SetConfig+0x2d4>)
 8002470:	fba3 1302 	umull	r1, r3, r3, r2
 8002474:	095b      	lsrs	r3, r3, #5
 8002476:	2164      	movs	r1, #100	; 0x64
 8002478:	fb01 f303 	mul.w	r3, r1, r3
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	3332      	adds	r3, #50	; 0x32
 8002482:	4a08      	ldr	r2, [pc, #32]	; (80024a4 <UART_SetConfig+0x2d4>)
 8002484:	fba2 2303 	umull	r2, r3, r2, r3
 8002488:	095b      	lsrs	r3, r3, #5
 800248a:	f003 0207 	and.w	r2, r3, #7
 800248e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4422      	add	r2, r4
 8002496:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002498:	e105      	b.n	80026a6 <UART_SetConfig+0x4d6>
 800249a:	bf00      	nop
 800249c:	40011000 	.word	0x40011000
 80024a0:	40011400 	.word	0x40011400
 80024a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80024a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80024ac:	2200      	movs	r2, #0
 80024ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80024b2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80024b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80024ba:	4642      	mov	r2, r8
 80024bc:	464b      	mov	r3, r9
 80024be:	1891      	adds	r1, r2, r2
 80024c0:	6239      	str	r1, [r7, #32]
 80024c2:	415b      	adcs	r3, r3
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
 80024c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80024ca:	4641      	mov	r1, r8
 80024cc:	1854      	adds	r4, r2, r1
 80024ce:	4649      	mov	r1, r9
 80024d0:	eb43 0501 	adc.w	r5, r3, r1
 80024d4:	f04f 0200 	mov.w	r2, #0
 80024d8:	f04f 0300 	mov.w	r3, #0
 80024dc:	00eb      	lsls	r3, r5, #3
 80024de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024e2:	00e2      	lsls	r2, r4, #3
 80024e4:	4614      	mov	r4, r2
 80024e6:	461d      	mov	r5, r3
 80024e8:	4643      	mov	r3, r8
 80024ea:	18e3      	adds	r3, r4, r3
 80024ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80024f0:	464b      	mov	r3, r9
 80024f2:	eb45 0303 	adc.w	r3, r5, r3
 80024f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80024fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002506:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800250a:	f04f 0200 	mov.w	r2, #0
 800250e:	f04f 0300 	mov.w	r3, #0
 8002512:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002516:	4629      	mov	r1, r5
 8002518:	008b      	lsls	r3, r1, #2
 800251a:	4621      	mov	r1, r4
 800251c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002520:	4621      	mov	r1, r4
 8002522:	008a      	lsls	r2, r1, #2
 8002524:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002528:	f7fd feb2 	bl	8000290 <__aeabi_uldivmod>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	4b60      	ldr	r3, [pc, #384]	; (80026b4 <UART_SetConfig+0x4e4>)
 8002532:	fba3 2302 	umull	r2, r3, r3, r2
 8002536:	095b      	lsrs	r3, r3, #5
 8002538:	011c      	lsls	r4, r3, #4
 800253a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800253e:	2200      	movs	r2, #0
 8002540:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002544:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002548:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800254c:	4642      	mov	r2, r8
 800254e:	464b      	mov	r3, r9
 8002550:	1891      	adds	r1, r2, r2
 8002552:	61b9      	str	r1, [r7, #24]
 8002554:	415b      	adcs	r3, r3
 8002556:	61fb      	str	r3, [r7, #28]
 8002558:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800255c:	4641      	mov	r1, r8
 800255e:	1851      	adds	r1, r2, r1
 8002560:	6139      	str	r1, [r7, #16]
 8002562:	4649      	mov	r1, r9
 8002564:	414b      	adcs	r3, r1
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	f04f 0200 	mov.w	r2, #0
 800256c:	f04f 0300 	mov.w	r3, #0
 8002570:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002574:	4659      	mov	r1, fp
 8002576:	00cb      	lsls	r3, r1, #3
 8002578:	4651      	mov	r1, sl
 800257a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800257e:	4651      	mov	r1, sl
 8002580:	00ca      	lsls	r2, r1, #3
 8002582:	4610      	mov	r0, r2
 8002584:	4619      	mov	r1, r3
 8002586:	4603      	mov	r3, r0
 8002588:	4642      	mov	r2, r8
 800258a:	189b      	adds	r3, r3, r2
 800258c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002590:	464b      	mov	r3, r9
 8002592:	460a      	mov	r2, r1
 8002594:	eb42 0303 	adc.w	r3, r2, r3
 8002598:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800259c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	67bb      	str	r3, [r7, #120]	; 0x78
 80025a6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80025a8:	f04f 0200 	mov.w	r2, #0
 80025ac:	f04f 0300 	mov.w	r3, #0
 80025b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80025b4:	4649      	mov	r1, r9
 80025b6:	008b      	lsls	r3, r1, #2
 80025b8:	4641      	mov	r1, r8
 80025ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80025be:	4641      	mov	r1, r8
 80025c0:	008a      	lsls	r2, r1, #2
 80025c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80025c6:	f7fd fe63 	bl	8000290 <__aeabi_uldivmod>
 80025ca:	4602      	mov	r2, r0
 80025cc:	460b      	mov	r3, r1
 80025ce:	4b39      	ldr	r3, [pc, #228]	; (80026b4 <UART_SetConfig+0x4e4>)
 80025d0:	fba3 1302 	umull	r1, r3, r3, r2
 80025d4:	095b      	lsrs	r3, r3, #5
 80025d6:	2164      	movs	r1, #100	; 0x64
 80025d8:	fb01 f303 	mul.w	r3, r1, r3
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	011b      	lsls	r3, r3, #4
 80025e0:	3332      	adds	r3, #50	; 0x32
 80025e2:	4a34      	ldr	r2, [pc, #208]	; (80026b4 <UART_SetConfig+0x4e4>)
 80025e4:	fba2 2303 	umull	r2, r3, r2, r3
 80025e8:	095b      	lsrs	r3, r3, #5
 80025ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025ee:	441c      	add	r4, r3
 80025f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025f4:	2200      	movs	r2, #0
 80025f6:	673b      	str	r3, [r7, #112]	; 0x70
 80025f8:	677a      	str	r2, [r7, #116]	; 0x74
 80025fa:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80025fe:	4642      	mov	r2, r8
 8002600:	464b      	mov	r3, r9
 8002602:	1891      	adds	r1, r2, r2
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	415b      	adcs	r3, r3
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800260e:	4641      	mov	r1, r8
 8002610:	1851      	adds	r1, r2, r1
 8002612:	6039      	str	r1, [r7, #0]
 8002614:	4649      	mov	r1, r9
 8002616:	414b      	adcs	r3, r1
 8002618:	607b      	str	r3, [r7, #4]
 800261a:	f04f 0200 	mov.w	r2, #0
 800261e:	f04f 0300 	mov.w	r3, #0
 8002622:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002626:	4659      	mov	r1, fp
 8002628:	00cb      	lsls	r3, r1, #3
 800262a:	4651      	mov	r1, sl
 800262c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002630:	4651      	mov	r1, sl
 8002632:	00ca      	lsls	r2, r1, #3
 8002634:	4610      	mov	r0, r2
 8002636:	4619      	mov	r1, r3
 8002638:	4603      	mov	r3, r0
 800263a:	4642      	mov	r2, r8
 800263c:	189b      	adds	r3, r3, r2
 800263e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002640:	464b      	mov	r3, r9
 8002642:	460a      	mov	r2, r1
 8002644:	eb42 0303 	adc.w	r3, r2, r3
 8002648:	66fb      	str	r3, [r7, #108]	; 0x6c
 800264a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	663b      	str	r3, [r7, #96]	; 0x60
 8002654:	667a      	str	r2, [r7, #100]	; 0x64
 8002656:	f04f 0200 	mov.w	r2, #0
 800265a:	f04f 0300 	mov.w	r3, #0
 800265e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002662:	4649      	mov	r1, r9
 8002664:	008b      	lsls	r3, r1, #2
 8002666:	4641      	mov	r1, r8
 8002668:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800266c:	4641      	mov	r1, r8
 800266e:	008a      	lsls	r2, r1, #2
 8002670:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002674:	f7fd fe0c 	bl	8000290 <__aeabi_uldivmod>
 8002678:	4602      	mov	r2, r0
 800267a:	460b      	mov	r3, r1
 800267c:	4b0d      	ldr	r3, [pc, #52]	; (80026b4 <UART_SetConfig+0x4e4>)
 800267e:	fba3 1302 	umull	r1, r3, r3, r2
 8002682:	095b      	lsrs	r3, r3, #5
 8002684:	2164      	movs	r1, #100	; 0x64
 8002686:	fb01 f303 	mul.w	r3, r1, r3
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	011b      	lsls	r3, r3, #4
 800268e:	3332      	adds	r3, #50	; 0x32
 8002690:	4a08      	ldr	r2, [pc, #32]	; (80026b4 <UART_SetConfig+0x4e4>)
 8002692:	fba2 2303 	umull	r2, r3, r2, r3
 8002696:	095b      	lsrs	r3, r3, #5
 8002698:	f003 020f 	and.w	r2, r3, #15
 800269c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4422      	add	r2, r4
 80026a4:	609a      	str	r2, [r3, #8]
}
 80026a6:	bf00      	nop
 80026a8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80026ac:	46bd      	mov	sp, r7
 80026ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026b2:	bf00      	nop
 80026b4:	51eb851f 	.word	0x51eb851f

080026b8 <__errno>:
 80026b8:	4b01      	ldr	r3, [pc, #4]	; (80026c0 <__errno+0x8>)
 80026ba:	6818      	ldr	r0, [r3, #0]
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	2000000c 	.word	0x2000000c

080026c4 <__libc_init_array>:
 80026c4:	b570      	push	{r4, r5, r6, lr}
 80026c6:	4d0d      	ldr	r5, [pc, #52]	; (80026fc <__libc_init_array+0x38>)
 80026c8:	4c0d      	ldr	r4, [pc, #52]	; (8002700 <__libc_init_array+0x3c>)
 80026ca:	1b64      	subs	r4, r4, r5
 80026cc:	10a4      	asrs	r4, r4, #2
 80026ce:	2600      	movs	r6, #0
 80026d0:	42a6      	cmp	r6, r4
 80026d2:	d109      	bne.n	80026e8 <__libc_init_array+0x24>
 80026d4:	4d0b      	ldr	r5, [pc, #44]	; (8002704 <__libc_init_array+0x40>)
 80026d6:	4c0c      	ldr	r4, [pc, #48]	; (8002708 <__libc_init_array+0x44>)
 80026d8:	f000 fc8e 	bl	8002ff8 <_init>
 80026dc:	1b64      	subs	r4, r4, r5
 80026de:	10a4      	asrs	r4, r4, #2
 80026e0:	2600      	movs	r6, #0
 80026e2:	42a6      	cmp	r6, r4
 80026e4:	d105      	bne.n	80026f2 <__libc_init_array+0x2e>
 80026e6:	bd70      	pop	{r4, r5, r6, pc}
 80026e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80026ec:	4798      	blx	r3
 80026ee:	3601      	adds	r6, #1
 80026f0:	e7ee      	b.n	80026d0 <__libc_init_array+0xc>
 80026f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80026f6:	4798      	blx	r3
 80026f8:	3601      	adds	r6, #1
 80026fa:	e7f2      	b.n	80026e2 <__libc_init_array+0x1e>
 80026fc:	08003074 	.word	0x08003074
 8002700:	08003074 	.word	0x08003074
 8002704:	08003074 	.word	0x08003074
 8002708:	08003078 	.word	0x08003078

0800270c <memset>:
 800270c:	4402      	add	r2, r0
 800270e:	4603      	mov	r3, r0
 8002710:	4293      	cmp	r3, r2
 8002712:	d100      	bne.n	8002716 <memset+0xa>
 8002714:	4770      	bx	lr
 8002716:	f803 1b01 	strb.w	r1, [r3], #1
 800271a:	e7f9      	b.n	8002710 <memset+0x4>

0800271c <siprintf>:
 800271c:	b40e      	push	{r1, r2, r3}
 800271e:	b500      	push	{lr}
 8002720:	b09c      	sub	sp, #112	; 0x70
 8002722:	ab1d      	add	r3, sp, #116	; 0x74
 8002724:	9002      	str	r0, [sp, #8]
 8002726:	9006      	str	r0, [sp, #24]
 8002728:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800272c:	4809      	ldr	r0, [pc, #36]	; (8002754 <siprintf+0x38>)
 800272e:	9107      	str	r1, [sp, #28]
 8002730:	9104      	str	r1, [sp, #16]
 8002732:	4909      	ldr	r1, [pc, #36]	; (8002758 <siprintf+0x3c>)
 8002734:	f853 2b04 	ldr.w	r2, [r3], #4
 8002738:	9105      	str	r1, [sp, #20]
 800273a:	6800      	ldr	r0, [r0, #0]
 800273c:	9301      	str	r3, [sp, #4]
 800273e:	a902      	add	r1, sp, #8
 8002740:	f000 f868 	bl	8002814 <_svfiprintf_r>
 8002744:	9b02      	ldr	r3, [sp, #8]
 8002746:	2200      	movs	r2, #0
 8002748:	701a      	strb	r2, [r3, #0]
 800274a:	b01c      	add	sp, #112	; 0x70
 800274c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002750:	b003      	add	sp, #12
 8002752:	4770      	bx	lr
 8002754:	2000000c 	.word	0x2000000c
 8002758:	ffff0208 	.word	0xffff0208

0800275c <__ssputs_r>:
 800275c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002760:	688e      	ldr	r6, [r1, #8]
 8002762:	429e      	cmp	r6, r3
 8002764:	4682      	mov	sl, r0
 8002766:	460c      	mov	r4, r1
 8002768:	4690      	mov	r8, r2
 800276a:	461f      	mov	r7, r3
 800276c:	d838      	bhi.n	80027e0 <__ssputs_r+0x84>
 800276e:	898a      	ldrh	r2, [r1, #12]
 8002770:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002774:	d032      	beq.n	80027dc <__ssputs_r+0x80>
 8002776:	6825      	ldr	r5, [r4, #0]
 8002778:	6909      	ldr	r1, [r1, #16]
 800277a:	eba5 0901 	sub.w	r9, r5, r1
 800277e:	6965      	ldr	r5, [r4, #20]
 8002780:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002784:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002788:	3301      	adds	r3, #1
 800278a:	444b      	add	r3, r9
 800278c:	106d      	asrs	r5, r5, #1
 800278e:	429d      	cmp	r5, r3
 8002790:	bf38      	it	cc
 8002792:	461d      	movcc	r5, r3
 8002794:	0553      	lsls	r3, r2, #21
 8002796:	d531      	bpl.n	80027fc <__ssputs_r+0xa0>
 8002798:	4629      	mov	r1, r5
 800279a:	f000 fb63 	bl	8002e64 <_malloc_r>
 800279e:	4606      	mov	r6, r0
 80027a0:	b950      	cbnz	r0, 80027b8 <__ssputs_r+0x5c>
 80027a2:	230c      	movs	r3, #12
 80027a4:	f8ca 3000 	str.w	r3, [sl]
 80027a8:	89a3      	ldrh	r3, [r4, #12]
 80027aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027ae:	81a3      	strh	r3, [r4, #12]
 80027b0:	f04f 30ff 	mov.w	r0, #4294967295
 80027b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027b8:	6921      	ldr	r1, [r4, #16]
 80027ba:	464a      	mov	r2, r9
 80027bc:	f000 fabe 	bl	8002d3c <memcpy>
 80027c0:	89a3      	ldrh	r3, [r4, #12]
 80027c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80027c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ca:	81a3      	strh	r3, [r4, #12]
 80027cc:	6126      	str	r6, [r4, #16]
 80027ce:	6165      	str	r5, [r4, #20]
 80027d0:	444e      	add	r6, r9
 80027d2:	eba5 0509 	sub.w	r5, r5, r9
 80027d6:	6026      	str	r6, [r4, #0]
 80027d8:	60a5      	str	r5, [r4, #8]
 80027da:	463e      	mov	r6, r7
 80027dc:	42be      	cmp	r6, r7
 80027de:	d900      	bls.n	80027e2 <__ssputs_r+0x86>
 80027e0:	463e      	mov	r6, r7
 80027e2:	6820      	ldr	r0, [r4, #0]
 80027e4:	4632      	mov	r2, r6
 80027e6:	4641      	mov	r1, r8
 80027e8:	f000 fab6 	bl	8002d58 <memmove>
 80027ec:	68a3      	ldr	r3, [r4, #8]
 80027ee:	1b9b      	subs	r3, r3, r6
 80027f0:	60a3      	str	r3, [r4, #8]
 80027f2:	6823      	ldr	r3, [r4, #0]
 80027f4:	4433      	add	r3, r6
 80027f6:	6023      	str	r3, [r4, #0]
 80027f8:	2000      	movs	r0, #0
 80027fa:	e7db      	b.n	80027b4 <__ssputs_r+0x58>
 80027fc:	462a      	mov	r2, r5
 80027fe:	f000 fba5 	bl	8002f4c <_realloc_r>
 8002802:	4606      	mov	r6, r0
 8002804:	2800      	cmp	r0, #0
 8002806:	d1e1      	bne.n	80027cc <__ssputs_r+0x70>
 8002808:	6921      	ldr	r1, [r4, #16]
 800280a:	4650      	mov	r0, sl
 800280c:	f000 fabe 	bl	8002d8c <_free_r>
 8002810:	e7c7      	b.n	80027a2 <__ssputs_r+0x46>
	...

08002814 <_svfiprintf_r>:
 8002814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002818:	4698      	mov	r8, r3
 800281a:	898b      	ldrh	r3, [r1, #12]
 800281c:	061b      	lsls	r3, r3, #24
 800281e:	b09d      	sub	sp, #116	; 0x74
 8002820:	4607      	mov	r7, r0
 8002822:	460d      	mov	r5, r1
 8002824:	4614      	mov	r4, r2
 8002826:	d50e      	bpl.n	8002846 <_svfiprintf_r+0x32>
 8002828:	690b      	ldr	r3, [r1, #16]
 800282a:	b963      	cbnz	r3, 8002846 <_svfiprintf_r+0x32>
 800282c:	2140      	movs	r1, #64	; 0x40
 800282e:	f000 fb19 	bl	8002e64 <_malloc_r>
 8002832:	6028      	str	r0, [r5, #0]
 8002834:	6128      	str	r0, [r5, #16]
 8002836:	b920      	cbnz	r0, 8002842 <_svfiprintf_r+0x2e>
 8002838:	230c      	movs	r3, #12
 800283a:	603b      	str	r3, [r7, #0]
 800283c:	f04f 30ff 	mov.w	r0, #4294967295
 8002840:	e0d1      	b.n	80029e6 <_svfiprintf_r+0x1d2>
 8002842:	2340      	movs	r3, #64	; 0x40
 8002844:	616b      	str	r3, [r5, #20]
 8002846:	2300      	movs	r3, #0
 8002848:	9309      	str	r3, [sp, #36]	; 0x24
 800284a:	2320      	movs	r3, #32
 800284c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002850:	f8cd 800c 	str.w	r8, [sp, #12]
 8002854:	2330      	movs	r3, #48	; 0x30
 8002856:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002a00 <_svfiprintf_r+0x1ec>
 800285a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800285e:	f04f 0901 	mov.w	r9, #1
 8002862:	4623      	mov	r3, r4
 8002864:	469a      	mov	sl, r3
 8002866:	f813 2b01 	ldrb.w	r2, [r3], #1
 800286a:	b10a      	cbz	r2, 8002870 <_svfiprintf_r+0x5c>
 800286c:	2a25      	cmp	r2, #37	; 0x25
 800286e:	d1f9      	bne.n	8002864 <_svfiprintf_r+0x50>
 8002870:	ebba 0b04 	subs.w	fp, sl, r4
 8002874:	d00b      	beq.n	800288e <_svfiprintf_r+0x7a>
 8002876:	465b      	mov	r3, fp
 8002878:	4622      	mov	r2, r4
 800287a:	4629      	mov	r1, r5
 800287c:	4638      	mov	r0, r7
 800287e:	f7ff ff6d 	bl	800275c <__ssputs_r>
 8002882:	3001      	adds	r0, #1
 8002884:	f000 80aa 	beq.w	80029dc <_svfiprintf_r+0x1c8>
 8002888:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800288a:	445a      	add	r2, fp
 800288c:	9209      	str	r2, [sp, #36]	; 0x24
 800288e:	f89a 3000 	ldrb.w	r3, [sl]
 8002892:	2b00      	cmp	r3, #0
 8002894:	f000 80a2 	beq.w	80029dc <_svfiprintf_r+0x1c8>
 8002898:	2300      	movs	r3, #0
 800289a:	f04f 32ff 	mov.w	r2, #4294967295
 800289e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80028a2:	f10a 0a01 	add.w	sl, sl, #1
 80028a6:	9304      	str	r3, [sp, #16]
 80028a8:	9307      	str	r3, [sp, #28]
 80028aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80028ae:	931a      	str	r3, [sp, #104]	; 0x68
 80028b0:	4654      	mov	r4, sl
 80028b2:	2205      	movs	r2, #5
 80028b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028b8:	4851      	ldr	r0, [pc, #324]	; (8002a00 <_svfiprintf_r+0x1ec>)
 80028ba:	f7fd fc99 	bl	80001f0 <memchr>
 80028be:	9a04      	ldr	r2, [sp, #16]
 80028c0:	b9d8      	cbnz	r0, 80028fa <_svfiprintf_r+0xe6>
 80028c2:	06d0      	lsls	r0, r2, #27
 80028c4:	bf44      	itt	mi
 80028c6:	2320      	movmi	r3, #32
 80028c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028cc:	0711      	lsls	r1, r2, #28
 80028ce:	bf44      	itt	mi
 80028d0:	232b      	movmi	r3, #43	; 0x2b
 80028d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028d6:	f89a 3000 	ldrb.w	r3, [sl]
 80028da:	2b2a      	cmp	r3, #42	; 0x2a
 80028dc:	d015      	beq.n	800290a <_svfiprintf_r+0xf6>
 80028de:	9a07      	ldr	r2, [sp, #28]
 80028e0:	4654      	mov	r4, sl
 80028e2:	2000      	movs	r0, #0
 80028e4:	f04f 0c0a 	mov.w	ip, #10
 80028e8:	4621      	mov	r1, r4
 80028ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80028ee:	3b30      	subs	r3, #48	; 0x30
 80028f0:	2b09      	cmp	r3, #9
 80028f2:	d94e      	bls.n	8002992 <_svfiprintf_r+0x17e>
 80028f4:	b1b0      	cbz	r0, 8002924 <_svfiprintf_r+0x110>
 80028f6:	9207      	str	r2, [sp, #28]
 80028f8:	e014      	b.n	8002924 <_svfiprintf_r+0x110>
 80028fa:	eba0 0308 	sub.w	r3, r0, r8
 80028fe:	fa09 f303 	lsl.w	r3, r9, r3
 8002902:	4313      	orrs	r3, r2
 8002904:	9304      	str	r3, [sp, #16]
 8002906:	46a2      	mov	sl, r4
 8002908:	e7d2      	b.n	80028b0 <_svfiprintf_r+0x9c>
 800290a:	9b03      	ldr	r3, [sp, #12]
 800290c:	1d19      	adds	r1, r3, #4
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	9103      	str	r1, [sp, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	bfbb      	ittet	lt
 8002916:	425b      	neglt	r3, r3
 8002918:	f042 0202 	orrlt.w	r2, r2, #2
 800291c:	9307      	strge	r3, [sp, #28]
 800291e:	9307      	strlt	r3, [sp, #28]
 8002920:	bfb8      	it	lt
 8002922:	9204      	strlt	r2, [sp, #16]
 8002924:	7823      	ldrb	r3, [r4, #0]
 8002926:	2b2e      	cmp	r3, #46	; 0x2e
 8002928:	d10c      	bne.n	8002944 <_svfiprintf_r+0x130>
 800292a:	7863      	ldrb	r3, [r4, #1]
 800292c:	2b2a      	cmp	r3, #42	; 0x2a
 800292e:	d135      	bne.n	800299c <_svfiprintf_r+0x188>
 8002930:	9b03      	ldr	r3, [sp, #12]
 8002932:	1d1a      	adds	r2, r3, #4
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	9203      	str	r2, [sp, #12]
 8002938:	2b00      	cmp	r3, #0
 800293a:	bfb8      	it	lt
 800293c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002940:	3402      	adds	r4, #2
 8002942:	9305      	str	r3, [sp, #20]
 8002944:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002a10 <_svfiprintf_r+0x1fc>
 8002948:	7821      	ldrb	r1, [r4, #0]
 800294a:	2203      	movs	r2, #3
 800294c:	4650      	mov	r0, sl
 800294e:	f7fd fc4f 	bl	80001f0 <memchr>
 8002952:	b140      	cbz	r0, 8002966 <_svfiprintf_r+0x152>
 8002954:	2340      	movs	r3, #64	; 0x40
 8002956:	eba0 000a 	sub.w	r0, r0, sl
 800295a:	fa03 f000 	lsl.w	r0, r3, r0
 800295e:	9b04      	ldr	r3, [sp, #16]
 8002960:	4303      	orrs	r3, r0
 8002962:	3401      	adds	r4, #1
 8002964:	9304      	str	r3, [sp, #16]
 8002966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800296a:	4826      	ldr	r0, [pc, #152]	; (8002a04 <_svfiprintf_r+0x1f0>)
 800296c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002970:	2206      	movs	r2, #6
 8002972:	f7fd fc3d 	bl	80001f0 <memchr>
 8002976:	2800      	cmp	r0, #0
 8002978:	d038      	beq.n	80029ec <_svfiprintf_r+0x1d8>
 800297a:	4b23      	ldr	r3, [pc, #140]	; (8002a08 <_svfiprintf_r+0x1f4>)
 800297c:	bb1b      	cbnz	r3, 80029c6 <_svfiprintf_r+0x1b2>
 800297e:	9b03      	ldr	r3, [sp, #12]
 8002980:	3307      	adds	r3, #7
 8002982:	f023 0307 	bic.w	r3, r3, #7
 8002986:	3308      	adds	r3, #8
 8002988:	9303      	str	r3, [sp, #12]
 800298a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800298c:	4433      	add	r3, r6
 800298e:	9309      	str	r3, [sp, #36]	; 0x24
 8002990:	e767      	b.n	8002862 <_svfiprintf_r+0x4e>
 8002992:	fb0c 3202 	mla	r2, ip, r2, r3
 8002996:	460c      	mov	r4, r1
 8002998:	2001      	movs	r0, #1
 800299a:	e7a5      	b.n	80028e8 <_svfiprintf_r+0xd4>
 800299c:	2300      	movs	r3, #0
 800299e:	3401      	adds	r4, #1
 80029a0:	9305      	str	r3, [sp, #20]
 80029a2:	4619      	mov	r1, r3
 80029a4:	f04f 0c0a 	mov.w	ip, #10
 80029a8:	4620      	mov	r0, r4
 80029aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80029ae:	3a30      	subs	r2, #48	; 0x30
 80029b0:	2a09      	cmp	r2, #9
 80029b2:	d903      	bls.n	80029bc <_svfiprintf_r+0x1a8>
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d0c5      	beq.n	8002944 <_svfiprintf_r+0x130>
 80029b8:	9105      	str	r1, [sp, #20]
 80029ba:	e7c3      	b.n	8002944 <_svfiprintf_r+0x130>
 80029bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80029c0:	4604      	mov	r4, r0
 80029c2:	2301      	movs	r3, #1
 80029c4:	e7f0      	b.n	80029a8 <_svfiprintf_r+0x194>
 80029c6:	ab03      	add	r3, sp, #12
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	462a      	mov	r2, r5
 80029cc:	4b0f      	ldr	r3, [pc, #60]	; (8002a0c <_svfiprintf_r+0x1f8>)
 80029ce:	a904      	add	r1, sp, #16
 80029d0:	4638      	mov	r0, r7
 80029d2:	f3af 8000 	nop.w
 80029d6:	1c42      	adds	r2, r0, #1
 80029d8:	4606      	mov	r6, r0
 80029da:	d1d6      	bne.n	800298a <_svfiprintf_r+0x176>
 80029dc:	89ab      	ldrh	r3, [r5, #12]
 80029de:	065b      	lsls	r3, r3, #25
 80029e0:	f53f af2c 	bmi.w	800283c <_svfiprintf_r+0x28>
 80029e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80029e6:	b01d      	add	sp, #116	; 0x74
 80029e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029ec:	ab03      	add	r3, sp, #12
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	462a      	mov	r2, r5
 80029f2:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <_svfiprintf_r+0x1f8>)
 80029f4:	a904      	add	r1, sp, #16
 80029f6:	4638      	mov	r0, r7
 80029f8:	f000 f87a 	bl	8002af0 <_printf_i>
 80029fc:	e7eb      	b.n	80029d6 <_svfiprintf_r+0x1c2>
 80029fe:	bf00      	nop
 8002a00:	08003038 	.word	0x08003038
 8002a04:	08003042 	.word	0x08003042
 8002a08:	00000000 	.word	0x00000000
 8002a0c:	0800275d 	.word	0x0800275d
 8002a10:	0800303e 	.word	0x0800303e

08002a14 <_printf_common>:
 8002a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a18:	4616      	mov	r6, r2
 8002a1a:	4699      	mov	r9, r3
 8002a1c:	688a      	ldr	r2, [r1, #8]
 8002a1e:	690b      	ldr	r3, [r1, #16]
 8002a20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a24:	4293      	cmp	r3, r2
 8002a26:	bfb8      	it	lt
 8002a28:	4613      	movlt	r3, r2
 8002a2a:	6033      	str	r3, [r6, #0]
 8002a2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a30:	4607      	mov	r7, r0
 8002a32:	460c      	mov	r4, r1
 8002a34:	b10a      	cbz	r2, 8002a3a <_printf_common+0x26>
 8002a36:	3301      	adds	r3, #1
 8002a38:	6033      	str	r3, [r6, #0]
 8002a3a:	6823      	ldr	r3, [r4, #0]
 8002a3c:	0699      	lsls	r1, r3, #26
 8002a3e:	bf42      	ittt	mi
 8002a40:	6833      	ldrmi	r3, [r6, #0]
 8002a42:	3302      	addmi	r3, #2
 8002a44:	6033      	strmi	r3, [r6, #0]
 8002a46:	6825      	ldr	r5, [r4, #0]
 8002a48:	f015 0506 	ands.w	r5, r5, #6
 8002a4c:	d106      	bne.n	8002a5c <_printf_common+0x48>
 8002a4e:	f104 0a19 	add.w	sl, r4, #25
 8002a52:	68e3      	ldr	r3, [r4, #12]
 8002a54:	6832      	ldr	r2, [r6, #0]
 8002a56:	1a9b      	subs	r3, r3, r2
 8002a58:	42ab      	cmp	r3, r5
 8002a5a:	dc26      	bgt.n	8002aaa <_printf_common+0x96>
 8002a5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002a60:	1e13      	subs	r3, r2, #0
 8002a62:	6822      	ldr	r2, [r4, #0]
 8002a64:	bf18      	it	ne
 8002a66:	2301      	movne	r3, #1
 8002a68:	0692      	lsls	r2, r2, #26
 8002a6a:	d42b      	bmi.n	8002ac4 <_printf_common+0xb0>
 8002a6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a70:	4649      	mov	r1, r9
 8002a72:	4638      	mov	r0, r7
 8002a74:	47c0      	blx	r8
 8002a76:	3001      	adds	r0, #1
 8002a78:	d01e      	beq.n	8002ab8 <_printf_common+0xa4>
 8002a7a:	6823      	ldr	r3, [r4, #0]
 8002a7c:	68e5      	ldr	r5, [r4, #12]
 8002a7e:	6832      	ldr	r2, [r6, #0]
 8002a80:	f003 0306 	and.w	r3, r3, #6
 8002a84:	2b04      	cmp	r3, #4
 8002a86:	bf08      	it	eq
 8002a88:	1aad      	subeq	r5, r5, r2
 8002a8a:	68a3      	ldr	r3, [r4, #8]
 8002a8c:	6922      	ldr	r2, [r4, #16]
 8002a8e:	bf0c      	ite	eq
 8002a90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a94:	2500      	movne	r5, #0
 8002a96:	4293      	cmp	r3, r2
 8002a98:	bfc4      	itt	gt
 8002a9a:	1a9b      	subgt	r3, r3, r2
 8002a9c:	18ed      	addgt	r5, r5, r3
 8002a9e:	2600      	movs	r6, #0
 8002aa0:	341a      	adds	r4, #26
 8002aa2:	42b5      	cmp	r5, r6
 8002aa4:	d11a      	bne.n	8002adc <_printf_common+0xc8>
 8002aa6:	2000      	movs	r0, #0
 8002aa8:	e008      	b.n	8002abc <_printf_common+0xa8>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	4652      	mov	r2, sl
 8002aae:	4649      	mov	r1, r9
 8002ab0:	4638      	mov	r0, r7
 8002ab2:	47c0      	blx	r8
 8002ab4:	3001      	adds	r0, #1
 8002ab6:	d103      	bne.n	8002ac0 <_printf_common+0xac>
 8002ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8002abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ac0:	3501      	adds	r5, #1
 8002ac2:	e7c6      	b.n	8002a52 <_printf_common+0x3e>
 8002ac4:	18e1      	adds	r1, r4, r3
 8002ac6:	1c5a      	adds	r2, r3, #1
 8002ac8:	2030      	movs	r0, #48	; 0x30
 8002aca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002ace:	4422      	add	r2, r4
 8002ad0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002ad4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ad8:	3302      	adds	r3, #2
 8002ada:	e7c7      	b.n	8002a6c <_printf_common+0x58>
 8002adc:	2301      	movs	r3, #1
 8002ade:	4622      	mov	r2, r4
 8002ae0:	4649      	mov	r1, r9
 8002ae2:	4638      	mov	r0, r7
 8002ae4:	47c0      	blx	r8
 8002ae6:	3001      	adds	r0, #1
 8002ae8:	d0e6      	beq.n	8002ab8 <_printf_common+0xa4>
 8002aea:	3601      	adds	r6, #1
 8002aec:	e7d9      	b.n	8002aa2 <_printf_common+0x8e>
	...

08002af0 <_printf_i>:
 8002af0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002af4:	7e0f      	ldrb	r7, [r1, #24]
 8002af6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002af8:	2f78      	cmp	r7, #120	; 0x78
 8002afa:	4691      	mov	r9, r2
 8002afc:	4680      	mov	r8, r0
 8002afe:	460c      	mov	r4, r1
 8002b00:	469a      	mov	sl, r3
 8002b02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002b06:	d807      	bhi.n	8002b18 <_printf_i+0x28>
 8002b08:	2f62      	cmp	r7, #98	; 0x62
 8002b0a:	d80a      	bhi.n	8002b22 <_printf_i+0x32>
 8002b0c:	2f00      	cmp	r7, #0
 8002b0e:	f000 80d8 	beq.w	8002cc2 <_printf_i+0x1d2>
 8002b12:	2f58      	cmp	r7, #88	; 0x58
 8002b14:	f000 80a3 	beq.w	8002c5e <_printf_i+0x16e>
 8002b18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b20:	e03a      	b.n	8002b98 <_printf_i+0xa8>
 8002b22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002b26:	2b15      	cmp	r3, #21
 8002b28:	d8f6      	bhi.n	8002b18 <_printf_i+0x28>
 8002b2a:	a101      	add	r1, pc, #4	; (adr r1, 8002b30 <_printf_i+0x40>)
 8002b2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002b30:	08002b89 	.word	0x08002b89
 8002b34:	08002b9d 	.word	0x08002b9d
 8002b38:	08002b19 	.word	0x08002b19
 8002b3c:	08002b19 	.word	0x08002b19
 8002b40:	08002b19 	.word	0x08002b19
 8002b44:	08002b19 	.word	0x08002b19
 8002b48:	08002b9d 	.word	0x08002b9d
 8002b4c:	08002b19 	.word	0x08002b19
 8002b50:	08002b19 	.word	0x08002b19
 8002b54:	08002b19 	.word	0x08002b19
 8002b58:	08002b19 	.word	0x08002b19
 8002b5c:	08002ca9 	.word	0x08002ca9
 8002b60:	08002bcd 	.word	0x08002bcd
 8002b64:	08002c8b 	.word	0x08002c8b
 8002b68:	08002b19 	.word	0x08002b19
 8002b6c:	08002b19 	.word	0x08002b19
 8002b70:	08002ccb 	.word	0x08002ccb
 8002b74:	08002b19 	.word	0x08002b19
 8002b78:	08002bcd 	.word	0x08002bcd
 8002b7c:	08002b19 	.word	0x08002b19
 8002b80:	08002b19 	.word	0x08002b19
 8002b84:	08002c93 	.word	0x08002c93
 8002b88:	682b      	ldr	r3, [r5, #0]
 8002b8a:	1d1a      	adds	r2, r3, #4
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	602a      	str	r2, [r5, #0]
 8002b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e0a3      	b.n	8002ce4 <_printf_i+0x1f4>
 8002b9c:	6820      	ldr	r0, [r4, #0]
 8002b9e:	6829      	ldr	r1, [r5, #0]
 8002ba0:	0606      	lsls	r6, r0, #24
 8002ba2:	f101 0304 	add.w	r3, r1, #4
 8002ba6:	d50a      	bpl.n	8002bbe <_printf_i+0xce>
 8002ba8:	680e      	ldr	r6, [r1, #0]
 8002baa:	602b      	str	r3, [r5, #0]
 8002bac:	2e00      	cmp	r6, #0
 8002bae:	da03      	bge.n	8002bb8 <_printf_i+0xc8>
 8002bb0:	232d      	movs	r3, #45	; 0x2d
 8002bb2:	4276      	negs	r6, r6
 8002bb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002bb8:	485e      	ldr	r0, [pc, #376]	; (8002d34 <_printf_i+0x244>)
 8002bba:	230a      	movs	r3, #10
 8002bbc:	e019      	b.n	8002bf2 <_printf_i+0x102>
 8002bbe:	680e      	ldr	r6, [r1, #0]
 8002bc0:	602b      	str	r3, [r5, #0]
 8002bc2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002bc6:	bf18      	it	ne
 8002bc8:	b236      	sxthne	r6, r6
 8002bca:	e7ef      	b.n	8002bac <_printf_i+0xbc>
 8002bcc:	682b      	ldr	r3, [r5, #0]
 8002bce:	6820      	ldr	r0, [r4, #0]
 8002bd0:	1d19      	adds	r1, r3, #4
 8002bd2:	6029      	str	r1, [r5, #0]
 8002bd4:	0601      	lsls	r1, r0, #24
 8002bd6:	d501      	bpl.n	8002bdc <_printf_i+0xec>
 8002bd8:	681e      	ldr	r6, [r3, #0]
 8002bda:	e002      	b.n	8002be2 <_printf_i+0xf2>
 8002bdc:	0646      	lsls	r6, r0, #25
 8002bde:	d5fb      	bpl.n	8002bd8 <_printf_i+0xe8>
 8002be0:	881e      	ldrh	r6, [r3, #0]
 8002be2:	4854      	ldr	r0, [pc, #336]	; (8002d34 <_printf_i+0x244>)
 8002be4:	2f6f      	cmp	r7, #111	; 0x6f
 8002be6:	bf0c      	ite	eq
 8002be8:	2308      	moveq	r3, #8
 8002bea:	230a      	movne	r3, #10
 8002bec:	2100      	movs	r1, #0
 8002bee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002bf2:	6865      	ldr	r5, [r4, #4]
 8002bf4:	60a5      	str	r5, [r4, #8]
 8002bf6:	2d00      	cmp	r5, #0
 8002bf8:	bfa2      	ittt	ge
 8002bfa:	6821      	ldrge	r1, [r4, #0]
 8002bfc:	f021 0104 	bicge.w	r1, r1, #4
 8002c00:	6021      	strge	r1, [r4, #0]
 8002c02:	b90e      	cbnz	r6, 8002c08 <_printf_i+0x118>
 8002c04:	2d00      	cmp	r5, #0
 8002c06:	d04d      	beq.n	8002ca4 <_printf_i+0x1b4>
 8002c08:	4615      	mov	r5, r2
 8002c0a:	fbb6 f1f3 	udiv	r1, r6, r3
 8002c0e:	fb03 6711 	mls	r7, r3, r1, r6
 8002c12:	5dc7      	ldrb	r7, [r0, r7]
 8002c14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002c18:	4637      	mov	r7, r6
 8002c1a:	42bb      	cmp	r3, r7
 8002c1c:	460e      	mov	r6, r1
 8002c1e:	d9f4      	bls.n	8002c0a <_printf_i+0x11a>
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	d10b      	bne.n	8002c3c <_printf_i+0x14c>
 8002c24:	6823      	ldr	r3, [r4, #0]
 8002c26:	07de      	lsls	r6, r3, #31
 8002c28:	d508      	bpl.n	8002c3c <_printf_i+0x14c>
 8002c2a:	6923      	ldr	r3, [r4, #16]
 8002c2c:	6861      	ldr	r1, [r4, #4]
 8002c2e:	4299      	cmp	r1, r3
 8002c30:	bfde      	ittt	le
 8002c32:	2330      	movle	r3, #48	; 0x30
 8002c34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002c38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002c3c:	1b52      	subs	r2, r2, r5
 8002c3e:	6122      	str	r2, [r4, #16]
 8002c40:	f8cd a000 	str.w	sl, [sp]
 8002c44:	464b      	mov	r3, r9
 8002c46:	aa03      	add	r2, sp, #12
 8002c48:	4621      	mov	r1, r4
 8002c4a:	4640      	mov	r0, r8
 8002c4c:	f7ff fee2 	bl	8002a14 <_printf_common>
 8002c50:	3001      	adds	r0, #1
 8002c52:	d14c      	bne.n	8002cee <_printf_i+0x1fe>
 8002c54:	f04f 30ff 	mov.w	r0, #4294967295
 8002c58:	b004      	add	sp, #16
 8002c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c5e:	4835      	ldr	r0, [pc, #212]	; (8002d34 <_printf_i+0x244>)
 8002c60:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002c64:	6829      	ldr	r1, [r5, #0]
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	f851 6b04 	ldr.w	r6, [r1], #4
 8002c6c:	6029      	str	r1, [r5, #0]
 8002c6e:	061d      	lsls	r5, r3, #24
 8002c70:	d514      	bpl.n	8002c9c <_printf_i+0x1ac>
 8002c72:	07df      	lsls	r7, r3, #31
 8002c74:	bf44      	itt	mi
 8002c76:	f043 0320 	orrmi.w	r3, r3, #32
 8002c7a:	6023      	strmi	r3, [r4, #0]
 8002c7c:	b91e      	cbnz	r6, 8002c86 <_printf_i+0x196>
 8002c7e:	6823      	ldr	r3, [r4, #0]
 8002c80:	f023 0320 	bic.w	r3, r3, #32
 8002c84:	6023      	str	r3, [r4, #0]
 8002c86:	2310      	movs	r3, #16
 8002c88:	e7b0      	b.n	8002bec <_printf_i+0xfc>
 8002c8a:	6823      	ldr	r3, [r4, #0]
 8002c8c:	f043 0320 	orr.w	r3, r3, #32
 8002c90:	6023      	str	r3, [r4, #0]
 8002c92:	2378      	movs	r3, #120	; 0x78
 8002c94:	4828      	ldr	r0, [pc, #160]	; (8002d38 <_printf_i+0x248>)
 8002c96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002c9a:	e7e3      	b.n	8002c64 <_printf_i+0x174>
 8002c9c:	0659      	lsls	r1, r3, #25
 8002c9e:	bf48      	it	mi
 8002ca0:	b2b6      	uxthmi	r6, r6
 8002ca2:	e7e6      	b.n	8002c72 <_printf_i+0x182>
 8002ca4:	4615      	mov	r5, r2
 8002ca6:	e7bb      	b.n	8002c20 <_printf_i+0x130>
 8002ca8:	682b      	ldr	r3, [r5, #0]
 8002caa:	6826      	ldr	r6, [r4, #0]
 8002cac:	6961      	ldr	r1, [r4, #20]
 8002cae:	1d18      	adds	r0, r3, #4
 8002cb0:	6028      	str	r0, [r5, #0]
 8002cb2:	0635      	lsls	r5, r6, #24
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	d501      	bpl.n	8002cbc <_printf_i+0x1cc>
 8002cb8:	6019      	str	r1, [r3, #0]
 8002cba:	e002      	b.n	8002cc2 <_printf_i+0x1d2>
 8002cbc:	0670      	lsls	r0, r6, #25
 8002cbe:	d5fb      	bpl.n	8002cb8 <_printf_i+0x1c8>
 8002cc0:	8019      	strh	r1, [r3, #0]
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	6123      	str	r3, [r4, #16]
 8002cc6:	4615      	mov	r5, r2
 8002cc8:	e7ba      	b.n	8002c40 <_printf_i+0x150>
 8002cca:	682b      	ldr	r3, [r5, #0]
 8002ccc:	1d1a      	adds	r2, r3, #4
 8002cce:	602a      	str	r2, [r5, #0]
 8002cd0:	681d      	ldr	r5, [r3, #0]
 8002cd2:	6862      	ldr	r2, [r4, #4]
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	4628      	mov	r0, r5
 8002cd8:	f7fd fa8a 	bl	80001f0 <memchr>
 8002cdc:	b108      	cbz	r0, 8002ce2 <_printf_i+0x1f2>
 8002cde:	1b40      	subs	r0, r0, r5
 8002ce0:	6060      	str	r0, [r4, #4]
 8002ce2:	6863      	ldr	r3, [r4, #4]
 8002ce4:	6123      	str	r3, [r4, #16]
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cec:	e7a8      	b.n	8002c40 <_printf_i+0x150>
 8002cee:	6923      	ldr	r3, [r4, #16]
 8002cf0:	462a      	mov	r2, r5
 8002cf2:	4649      	mov	r1, r9
 8002cf4:	4640      	mov	r0, r8
 8002cf6:	47d0      	blx	sl
 8002cf8:	3001      	adds	r0, #1
 8002cfa:	d0ab      	beq.n	8002c54 <_printf_i+0x164>
 8002cfc:	6823      	ldr	r3, [r4, #0]
 8002cfe:	079b      	lsls	r3, r3, #30
 8002d00:	d413      	bmi.n	8002d2a <_printf_i+0x23a>
 8002d02:	68e0      	ldr	r0, [r4, #12]
 8002d04:	9b03      	ldr	r3, [sp, #12]
 8002d06:	4298      	cmp	r0, r3
 8002d08:	bfb8      	it	lt
 8002d0a:	4618      	movlt	r0, r3
 8002d0c:	e7a4      	b.n	8002c58 <_printf_i+0x168>
 8002d0e:	2301      	movs	r3, #1
 8002d10:	4632      	mov	r2, r6
 8002d12:	4649      	mov	r1, r9
 8002d14:	4640      	mov	r0, r8
 8002d16:	47d0      	blx	sl
 8002d18:	3001      	adds	r0, #1
 8002d1a:	d09b      	beq.n	8002c54 <_printf_i+0x164>
 8002d1c:	3501      	adds	r5, #1
 8002d1e:	68e3      	ldr	r3, [r4, #12]
 8002d20:	9903      	ldr	r1, [sp, #12]
 8002d22:	1a5b      	subs	r3, r3, r1
 8002d24:	42ab      	cmp	r3, r5
 8002d26:	dcf2      	bgt.n	8002d0e <_printf_i+0x21e>
 8002d28:	e7eb      	b.n	8002d02 <_printf_i+0x212>
 8002d2a:	2500      	movs	r5, #0
 8002d2c:	f104 0619 	add.w	r6, r4, #25
 8002d30:	e7f5      	b.n	8002d1e <_printf_i+0x22e>
 8002d32:	bf00      	nop
 8002d34:	08003049 	.word	0x08003049
 8002d38:	0800305a 	.word	0x0800305a

08002d3c <memcpy>:
 8002d3c:	440a      	add	r2, r1
 8002d3e:	4291      	cmp	r1, r2
 8002d40:	f100 33ff 	add.w	r3, r0, #4294967295
 8002d44:	d100      	bne.n	8002d48 <memcpy+0xc>
 8002d46:	4770      	bx	lr
 8002d48:	b510      	push	{r4, lr}
 8002d4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002d52:	4291      	cmp	r1, r2
 8002d54:	d1f9      	bne.n	8002d4a <memcpy+0xe>
 8002d56:	bd10      	pop	{r4, pc}

08002d58 <memmove>:
 8002d58:	4288      	cmp	r0, r1
 8002d5a:	b510      	push	{r4, lr}
 8002d5c:	eb01 0402 	add.w	r4, r1, r2
 8002d60:	d902      	bls.n	8002d68 <memmove+0x10>
 8002d62:	4284      	cmp	r4, r0
 8002d64:	4623      	mov	r3, r4
 8002d66:	d807      	bhi.n	8002d78 <memmove+0x20>
 8002d68:	1e43      	subs	r3, r0, #1
 8002d6a:	42a1      	cmp	r1, r4
 8002d6c:	d008      	beq.n	8002d80 <memmove+0x28>
 8002d6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002d72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002d76:	e7f8      	b.n	8002d6a <memmove+0x12>
 8002d78:	4402      	add	r2, r0
 8002d7a:	4601      	mov	r1, r0
 8002d7c:	428a      	cmp	r2, r1
 8002d7e:	d100      	bne.n	8002d82 <memmove+0x2a>
 8002d80:	bd10      	pop	{r4, pc}
 8002d82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002d86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002d8a:	e7f7      	b.n	8002d7c <memmove+0x24>

08002d8c <_free_r>:
 8002d8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002d8e:	2900      	cmp	r1, #0
 8002d90:	d044      	beq.n	8002e1c <_free_r+0x90>
 8002d92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d96:	9001      	str	r0, [sp, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f1a1 0404 	sub.w	r4, r1, #4
 8002d9e:	bfb8      	it	lt
 8002da0:	18e4      	addlt	r4, r4, r3
 8002da2:	f000 f913 	bl	8002fcc <__malloc_lock>
 8002da6:	4a1e      	ldr	r2, [pc, #120]	; (8002e20 <_free_r+0x94>)
 8002da8:	9801      	ldr	r0, [sp, #4]
 8002daa:	6813      	ldr	r3, [r2, #0]
 8002dac:	b933      	cbnz	r3, 8002dbc <_free_r+0x30>
 8002dae:	6063      	str	r3, [r4, #4]
 8002db0:	6014      	str	r4, [r2, #0]
 8002db2:	b003      	add	sp, #12
 8002db4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002db8:	f000 b90e 	b.w	8002fd8 <__malloc_unlock>
 8002dbc:	42a3      	cmp	r3, r4
 8002dbe:	d908      	bls.n	8002dd2 <_free_r+0x46>
 8002dc0:	6825      	ldr	r5, [r4, #0]
 8002dc2:	1961      	adds	r1, r4, r5
 8002dc4:	428b      	cmp	r3, r1
 8002dc6:	bf01      	itttt	eq
 8002dc8:	6819      	ldreq	r1, [r3, #0]
 8002dca:	685b      	ldreq	r3, [r3, #4]
 8002dcc:	1949      	addeq	r1, r1, r5
 8002dce:	6021      	streq	r1, [r4, #0]
 8002dd0:	e7ed      	b.n	8002dae <_free_r+0x22>
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	b10b      	cbz	r3, 8002ddc <_free_r+0x50>
 8002dd8:	42a3      	cmp	r3, r4
 8002dda:	d9fa      	bls.n	8002dd2 <_free_r+0x46>
 8002ddc:	6811      	ldr	r1, [r2, #0]
 8002dde:	1855      	adds	r5, r2, r1
 8002de0:	42a5      	cmp	r5, r4
 8002de2:	d10b      	bne.n	8002dfc <_free_r+0x70>
 8002de4:	6824      	ldr	r4, [r4, #0]
 8002de6:	4421      	add	r1, r4
 8002de8:	1854      	adds	r4, r2, r1
 8002dea:	42a3      	cmp	r3, r4
 8002dec:	6011      	str	r1, [r2, #0]
 8002dee:	d1e0      	bne.n	8002db2 <_free_r+0x26>
 8002df0:	681c      	ldr	r4, [r3, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	6053      	str	r3, [r2, #4]
 8002df6:	4421      	add	r1, r4
 8002df8:	6011      	str	r1, [r2, #0]
 8002dfa:	e7da      	b.n	8002db2 <_free_r+0x26>
 8002dfc:	d902      	bls.n	8002e04 <_free_r+0x78>
 8002dfe:	230c      	movs	r3, #12
 8002e00:	6003      	str	r3, [r0, #0]
 8002e02:	e7d6      	b.n	8002db2 <_free_r+0x26>
 8002e04:	6825      	ldr	r5, [r4, #0]
 8002e06:	1961      	adds	r1, r4, r5
 8002e08:	428b      	cmp	r3, r1
 8002e0a:	bf04      	itt	eq
 8002e0c:	6819      	ldreq	r1, [r3, #0]
 8002e0e:	685b      	ldreq	r3, [r3, #4]
 8002e10:	6063      	str	r3, [r4, #4]
 8002e12:	bf04      	itt	eq
 8002e14:	1949      	addeq	r1, r1, r5
 8002e16:	6021      	streq	r1, [r4, #0]
 8002e18:	6054      	str	r4, [r2, #4]
 8002e1a:	e7ca      	b.n	8002db2 <_free_r+0x26>
 8002e1c:	b003      	add	sp, #12
 8002e1e:	bd30      	pop	{r4, r5, pc}
 8002e20:	20000138 	.word	0x20000138

08002e24 <sbrk_aligned>:
 8002e24:	b570      	push	{r4, r5, r6, lr}
 8002e26:	4e0e      	ldr	r6, [pc, #56]	; (8002e60 <sbrk_aligned+0x3c>)
 8002e28:	460c      	mov	r4, r1
 8002e2a:	6831      	ldr	r1, [r6, #0]
 8002e2c:	4605      	mov	r5, r0
 8002e2e:	b911      	cbnz	r1, 8002e36 <sbrk_aligned+0x12>
 8002e30:	f000 f8bc 	bl	8002fac <_sbrk_r>
 8002e34:	6030      	str	r0, [r6, #0]
 8002e36:	4621      	mov	r1, r4
 8002e38:	4628      	mov	r0, r5
 8002e3a:	f000 f8b7 	bl	8002fac <_sbrk_r>
 8002e3e:	1c43      	adds	r3, r0, #1
 8002e40:	d00a      	beq.n	8002e58 <sbrk_aligned+0x34>
 8002e42:	1cc4      	adds	r4, r0, #3
 8002e44:	f024 0403 	bic.w	r4, r4, #3
 8002e48:	42a0      	cmp	r0, r4
 8002e4a:	d007      	beq.n	8002e5c <sbrk_aligned+0x38>
 8002e4c:	1a21      	subs	r1, r4, r0
 8002e4e:	4628      	mov	r0, r5
 8002e50:	f000 f8ac 	bl	8002fac <_sbrk_r>
 8002e54:	3001      	adds	r0, #1
 8002e56:	d101      	bne.n	8002e5c <sbrk_aligned+0x38>
 8002e58:	f04f 34ff 	mov.w	r4, #4294967295
 8002e5c:	4620      	mov	r0, r4
 8002e5e:	bd70      	pop	{r4, r5, r6, pc}
 8002e60:	2000013c 	.word	0x2000013c

08002e64 <_malloc_r>:
 8002e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e68:	1ccd      	adds	r5, r1, #3
 8002e6a:	f025 0503 	bic.w	r5, r5, #3
 8002e6e:	3508      	adds	r5, #8
 8002e70:	2d0c      	cmp	r5, #12
 8002e72:	bf38      	it	cc
 8002e74:	250c      	movcc	r5, #12
 8002e76:	2d00      	cmp	r5, #0
 8002e78:	4607      	mov	r7, r0
 8002e7a:	db01      	blt.n	8002e80 <_malloc_r+0x1c>
 8002e7c:	42a9      	cmp	r1, r5
 8002e7e:	d905      	bls.n	8002e8c <_malloc_r+0x28>
 8002e80:	230c      	movs	r3, #12
 8002e82:	603b      	str	r3, [r7, #0]
 8002e84:	2600      	movs	r6, #0
 8002e86:	4630      	mov	r0, r6
 8002e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e8c:	4e2e      	ldr	r6, [pc, #184]	; (8002f48 <_malloc_r+0xe4>)
 8002e8e:	f000 f89d 	bl	8002fcc <__malloc_lock>
 8002e92:	6833      	ldr	r3, [r6, #0]
 8002e94:	461c      	mov	r4, r3
 8002e96:	bb34      	cbnz	r4, 8002ee6 <_malloc_r+0x82>
 8002e98:	4629      	mov	r1, r5
 8002e9a:	4638      	mov	r0, r7
 8002e9c:	f7ff ffc2 	bl	8002e24 <sbrk_aligned>
 8002ea0:	1c43      	adds	r3, r0, #1
 8002ea2:	4604      	mov	r4, r0
 8002ea4:	d14d      	bne.n	8002f42 <_malloc_r+0xde>
 8002ea6:	6834      	ldr	r4, [r6, #0]
 8002ea8:	4626      	mov	r6, r4
 8002eaa:	2e00      	cmp	r6, #0
 8002eac:	d140      	bne.n	8002f30 <_malloc_r+0xcc>
 8002eae:	6823      	ldr	r3, [r4, #0]
 8002eb0:	4631      	mov	r1, r6
 8002eb2:	4638      	mov	r0, r7
 8002eb4:	eb04 0803 	add.w	r8, r4, r3
 8002eb8:	f000 f878 	bl	8002fac <_sbrk_r>
 8002ebc:	4580      	cmp	r8, r0
 8002ebe:	d13a      	bne.n	8002f36 <_malloc_r+0xd2>
 8002ec0:	6821      	ldr	r1, [r4, #0]
 8002ec2:	3503      	adds	r5, #3
 8002ec4:	1a6d      	subs	r5, r5, r1
 8002ec6:	f025 0503 	bic.w	r5, r5, #3
 8002eca:	3508      	adds	r5, #8
 8002ecc:	2d0c      	cmp	r5, #12
 8002ece:	bf38      	it	cc
 8002ed0:	250c      	movcc	r5, #12
 8002ed2:	4629      	mov	r1, r5
 8002ed4:	4638      	mov	r0, r7
 8002ed6:	f7ff ffa5 	bl	8002e24 <sbrk_aligned>
 8002eda:	3001      	adds	r0, #1
 8002edc:	d02b      	beq.n	8002f36 <_malloc_r+0xd2>
 8002ede:	6823      	ldr	r3, [r4, #0]
 8002ee0:	442b      	add	r3, r5
 8002ee2:	6023      	str	r3, [r4, #0]
 8002ee4:	e00e      	b.n	8002f04 <_malloc_r+0xa0>
 8002ee6:	6822      	ldr	r2, [r4, #0]
 8002ee8:	1b52      	subs	r2, r2, r5
 8002eea:	d41e      	bmi.n	8002f2a <_malloc_r+0xc6>
 8002eec:	2a0b      	cmp	r2, #11
 8002eee:	d916      	bls.n	8002f1e <_malloc_r+0xba>
 8002ef0:	1961      	adds	r1, r4, r5
 8002ef2:	42a3      	cmp	r3, r4
 8002ef4:	6025      	str	r5, [r4, #0]
 8002ef6:	bf18      	it	ne
 8002ef8:	6059      	strne	r1, [r3, #4]
 8002efa:	6863      	ldr	r3, [r4, #4]
 8002efc:	bf08      	it	eq
 8002efe:	6031      	streq	r1, [r6, #0]
 8002f00:	5162      	str	r2, [r4, r5]
 8002f02:	604b      	str	r3, [r1, #4]
 8002f04:	4638      	mov	r0, r7
 8002f06:	f104 060b 	add.w	r6, r4, #11
 8002f0a:	f000 f865 	bl	8002fd8 <__malloc_unlock>
 8002f0e:	f026 0607 	bic.w	r6, r6, #7
 8002f12:	1d23      	adds	r3, r4, #4
 8002f14:	1af2      	subs	r2, r6, r3
 8002f16:	d0b6      	beq.n	8002e86 <_malloc_r+0x22>
 8002f18:	1b9b      	subs	r3, r3, r6
 8002f1a:	50a3      	str	r3, [r4, r2]
 8002f1c:	e7b3      	b.n	8002e86 <_malloc_r+0x22>
 8002f1e:	6862      	ldr	r2, [r4, #4]
 8002f20:	42a3      	cmp	r3, r4
 8002f22:	bf0c      	ite	eq
 8002f24:	6032      	streq	r2, [r6, #0]
 8002f26:	605a      	strne	r2, [r3, #4]
 8002f28:	e7ec      	b.n	8002f04 <_malloc_r+0xa0>
 8002f2a:	4623      	mov	r3, r4
 8002f2c:	6864      	ldr	r4, [r4, #4]
 8002f2e:	e7b2      	b.n	8002e96 <_malloc_r+0x32>
 8002f30:	4634      	mov	r4, r6
 8002f32:	6876      	ldr	r6, [r6, #4]
 8002f34:	e7b9      	b.n	8002eaa <_malloc_r+0x46>
 8002f36:	230c      	movs	r3, #12
 8002f38:	603b      	str	r3, [r7, #0]
 8002f3a:	4638      	mov	r0, r7
 8002f3c:	f000 f84c 	bl	8002fd8 <__malloc_unlock>
 8002f40:	e7a1      	b.n	8002e86 <_malloc_r+0x22>
 8002f42:	6025      	str	r5, [r4, #0]
 8002f44:	e7de      	b.n	8002f04 <_malloc_r+0xa0>
 8002f46:	bf00      	nop
 8002f48:	20000138 	.word	0x20000138

08002f4c <_realloc_r>:
 8002f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f50:	4680      	mov	r8, r0
 8002f52:	4614      	mov	r4, r2
 8002f54:	460e      	mov	r6, r1
 8002f56:	b921      	cbnz	r1, 8002f62 <_realloc_r+0x16>
 8002f58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f5c:	4611      	mov	r1, r2
 8002f5e:	f7ff bf81 	b.w	8002e64 <_malloc_r>
 8002f62:	b92a      	cbnz	r2, 8002f70 <_realloc_r+0x24>
 8002f64:	f7ff ff12 	bl	8002d8c <_free_r>
 8002f68:	4625      	mov	r5, r4
 8002f6a:	4628      	mov	r0, r5
 8002f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f70:	f000 f838 	bl	8002fe4 <_malloc_usable_size_r>
 8002f74:	4284      	cmp	r4, r0
 8002f76:	4607      	mov	r7, r0
 8002f78:	d802      	bhi.n	8002f80 <_realloc_r+0x34>
 8002f7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002f7e:	d812      	bhi.n	8002fa6 <_realloc_r+0x5a>
 8002f80:	4621      	mov	r1, r4
 8002f82:	4640      	mov	r0, r8
 8002f84:	f7ff ff6e 	bl	8002e64 <_malloc_r>
 8002f88:	4605      	mov	r5, r0
 8002f8a:	2800      	cmp	r0, #0
 8002f8c:	d0ed      	beq.n	8002f6a <_realloc_r+0x1e>
 8002f8e:	42bc      	cmp	r4, r7
 8002f90:	4622      	mov	r2, r4
 8002f92:	4631      	mov	r1, r6
 8002f94:	bf28      	it	cs
 8002f96:	463a      	movcs	r2, r7
 8002f98:	f7ff fed0 	bl	8002d3c <memcpy>
 8002f9c:	4631      	mov	r1, r6
 8002f9e:	4640      	mov	r0, r8
 8002fa0:	f7ff fef4 	bl	8002d8c <_free_r>
 8002fa4:	e7e1      	b.n	8002f6a <_realloc_r+0x1e>
 8002fa6:	4635      	mov	r5, r6
 8002fa8:	e7df      	b.n	8002f6a <_realloc_r+0x1e>
	...

08002fac <_sbrk_r>:
 8002fac:	b538      	push	{r3, r4, r5, lr}
 8002fae:	4d06      	ldr	r5, [pc, #24]	; (8002fc8 <_sbrk_r+0x1c>)
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	4604      	mov	r4, r0
 8002fb4:	4608      	mov	r0, r1
 8002fb6:	602b      	str	r3, [r5, #0]
 8002fb8:	f7fd fcdc 	bl	8000974 <_sbrk>
 8002fbc:	1c43      	adds	r3, r0, #1
 8002fbe:	d102      	bne.n	8002fc6 <_sbrk_r+0x1a>
 8002fc0:	682b      	ldr	r3, [r5, #0]
 8002fc2:	b103      	cbz	r3, 8002fc6 <_sbrk_r+0x1a>
 8002fc4:	6023      	str	r3, [r4, #0]
 8002fc6:	bd38      	pop	{r3, r4, r5, pc}
 8002fc8:	20000140 	.word	0x20000140

08002fcc <__malloc_lock>:
 8002fcc:	4801      	ldr	r0, [pc, #4]	; (8002fd4 <__malloc_lock+0x8>)
 8002fce:	f000 b811 	b.w	8002ff4 <__retarget_lock_acquire_recursive>
 8002fd2:	bf00      	nop
 8002fd4:	20000144 	.word	0x20000144

08002fd8 <__malloc_unlock>:
 8002fd8:	4801      	ldr	r0, [pc, #4]	; (8002fe0 <__malloc_unlock+0x8>)
 8002fda:	f000 b80c 	b.w	8002ff6 <__retarget_lock_release_recursive>
 8002fde:	bf00      	nop
 8002fe0:	20000144 	.word	0x20000144

08002fe4 <_malloc_usable_size_r>:
 8002fe4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fe8:	1f18      	subs	r0, r3, #4
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	bfbc      	itt	lt
 8002fee:	580b      	ldrlt	r3, [r1, r0]
 8002ff0:	18c0      	addlt	r0, r0, r3
 8002ff2:	4770      	bx	lr

08002ff4 <__retarget_lock_acquire_recursive>:
 8002ff4:	4770      	bx	lr

08002ff6 <__retarget_lock_release_recursive>:
 8002ff6:	4770      	bx	lr

08002ff8 <_init>:
 8002ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ffa:	bf00      	nop
 8002ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ffe:	bc08      	pop	{r3}
 8003000:	469e      	mov	lr, r3
 8003002:	4770      	bx	lr

08003004 <_fini>:
 8003004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003006:	bf00      	nop
 8003008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800300a:	bc08      	pop	{r3}
 800300c:	469e      	mov	lr, r3
 800300e:	4770      	bx	lr
