# SIEEECure Project Outline
Check out the [Project Overview](https://inst.eecs.berkeley.edu/~eecs151/fa25/static/fpga/project) to see the specs.

**CPU Block Diagram Design** (Currently Focusing on FPGA CPU implementation)

**Encryption Block Design**

**Verilog FPGA Design**

**FPGA Implementation PCB Design**

**Verilog ASIC Design**

**ASIC Implementation PCB Design**

**Tests and Verification**

# Resources:
**Task List**
[https://docs.google.com/spreadsheets/d/1walAEWDHxZTSH2PpXo3NRK0w-Gf8wQEKrzrvVh7HwGo/edit?usp=sharing](url)

# Resources:
- [RISC-V ISA 32bit and 64bit Structures]([(https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html)](url))
- [Sequestered Encryption for Hardware] ([https://ieeexplore.ieee.org/abstract/document/9935044](url))
