// Seed: 3512248700
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri0 id_5,
    input supply0 id_6,
    output uwire id_7
);
  wire id_9;
  ;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output supply0 id_5
    , id_10,
    output uwire id_6,
    output wor id_7,
    output tri0 id_8
);
  logic id_11 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_0,
      id_6,
      id_0,
      id_0,
      id_7
  );
  assign modCall_1.id_2 = 0;
  integer id_12;
  assign id_12 = id_10;
  wire id_13;
endmodule
