Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: Nexys3v6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Nexys3v6.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Nexys3v6"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Nexys3v6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/ipcore_dir/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <xilinx> of entity <timer>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/QDE_1.vhd" into library work
Parsing entity <QDE_1>.
Parsing architecture <Behavioral> of entity <qde_1>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/Mux4.vhd" into library work
Parsing entity <Mux4>.
Parsing architecture <Behavioral> of entity <mux4>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/Mux2x32.vhd" into library work
Parsing entity <mux2x32>.
Parsing architecture <Behavioral> of entity <mux2x32>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/select_out.vhd" into library work
Parsing entity <select_out>.
Parsing architecture <Behavioral> of entity <select_out>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/select_in0_save.vhd" into library work
Parsing entity <select_in>.
Parsing architecture <Behavioral> of entity <select_in>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/returnstack.vhd" into library work
Parsing entity <rstack>.
Parsing architecture <Behavioral> of entity <rstack>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/regfile.vhf" into library work
Parsing entity <D4_16E_HXILINX_regfile>.
Parsing architecture <D4_16E_HXILINX_regfile_V> of entity <d4_16e_hxilinx_regfile>.
Parsing entity <regfile>.
Parsing architecture <BEHAVIORAL> of entity <regfile>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/regc.vhd" into library work
Parsing entity <reg0c>.
Parsing architecture <reg0c> of entity <reg0c>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/reg1c.vhd" into library work
Parsing entity <reg1c>.
Parsing architecture <reg1c> of entity <reg1c>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/Ram8.vhd" into library work
Parsing entity <Ram8>.
Parsing architecture <rtl> of entity <ram8>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/qde.vhd" into library work
Parsing entity <QDE>.
Parsing architecture <QDE> of entity <qde>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/predicat.vhd" into library work
Parsing entity <predicat>.
Parsing architecture <Behavioral> of entity <predicat>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/next_count.vhd" into library work
Parsing entity <next_count>.
Parsing architecture <Behavioral> of entity <next_count>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/Mux2.vhd" into library work
Parsing entity <Mux2>.
Parsing architecture <Behavioral> of entity <mux2>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/mem_bank_1bit.vhd" into library work
Parsing entity <mem_bank_1bit>.
Parsing architecture <Behavioral> of entity <mem_bank_1bit>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/ipcore_dir/my_ram.vhd" into library work
Parsing entity <my_ram>.
Parsing architecture <my_ram_a> of entity <my_ram>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/ipcore_dir/multiply.vhd" into library work
Parsing entity <multiply>.
Parsing architecture <multiply_a> of entity <multiply>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/ipcore_dir/incdec.vhd" into library work
Parsing entity <incdec>.
Parsing architecture <incdec_a> of entity <incdec>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/ipcore_dir/addsub.vhd" into library work
Parsing entity <addsub>.
Parsing architecture <addsub_a> of entity <addsub>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IPcode.vhd" into library work
Parsing package <IPcodes>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/homade_opcodes.vhd" into library work
Parsing package <opcodes>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/dstack.vhd" into library work
Parsing entity <dstack>.
Parsing architecture <Behavioral> of entity <dstack>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/constant32.vhd" into library work
Parsing entity <constant32>.
Parsing architecture <Behavioral> of entity <constant32>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/slavedual_prom.vhd" into library work
Parsing entity <Inst_mem>.
Parsing architecture <Behavioral> of entity <inst_mem>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/reset_mem.vhf" into library work
Parsing entity <reset_mem>.
Parsing architecture <BEHAVIORAL> of entity <reset_mem>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/QD.vhd" into library work
Parsing entity <QD>.
Parsing architecture <QD> of entity <qd>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/pulse.vhf" into library work
Parsing entity <pulse>.
Parsing architecture <BEHAVIORAL> of entity <pulse>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/mysr8ce.vhd" into library work
Parsing entity <mySR8CE>.
Parsing architecture <Behavioral> of entity <mysr8ce>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IP_Snum.vhd" into library work
Parsing entity <IP_Snum>.
Parsing architecture <Behavioral> of entity <ip_snum>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IP_regfile.vhd" into library work
Parsing entity <IP_regfile>.
Parsing architecture <Behavioral> of entity <ip_regfile>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IP_ram.vhd" into library work
Parsing entity <IP_ram>.
Parsing architecture <Behavioral> of entity <ip_ram>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IP_Put.vhd" into library work
Parsing entity <IP_Put>.
Parsing architecture <Behavioral> of entity <ip_put>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IP_datastack.vhd" into library work
Parsing entity <IP_datastack>.
Parsing architecture <Behavioral> of entity <ip_datastack>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IPTic.vhd" into library work
Parsing entity <IP_Tic>.
Parsing architecture <Behavioral> of entity <ip_tic>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IPstack.vhd" into library work
Parsing entity <IP_stack>.
Parsing architecture <Behavioral> of entity <ip_stack>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IPsleep.vhd" into library work
Parsing entity <IP_sleep>.
Parsing architecture <Behavioral> of entity <ip_sleep>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IPmul16.vhd" into library work
Parsing entity <IP_mul16>.
Parsing architecture <Behavioral> of entity <ip_mul16>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IPidentity.vhd" into library work
Parsing entity <IP_identity>.
Parsing architecture <Behavioral> of entity <ip_identity>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IPget.vhd" into library work
Parsing entity <IP_get>.
Parsing architecture <Behavioral> of entity <ip_get>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/Hstack.vhf" into library work
Parsing entity <Hstack>.
Parsing architecture <BEHAVIORAL> of entity <hstack>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/Hcontrolunit.vhd" into library work
Parsing entity <HCU>.
Parsing architecture <Behavioral> of entity <hcu>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/Funit_lib.vhd" into library work
Parsing entity <IP_Funit>.
Parsing architecture <myfunit> of entity <ip_funit>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/add_gen.vhd" into library work
Parsing entity <add_gen>.
Parsing architecture <Behavioral> of entity <add_gen>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/x7seg.vhd" into library work
Parsing entity <x7seg>.
Parsing architecture <Behavioral> of entity <x7seg>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/uart_rx.vhd" into library work
Parsing entity <uart_rx>.
Parsing architecture <inst_rx> of entity <uart_rx>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/uart_dispatch.vhd" into library work
Parsing entity <uart_dispatch>.
Parsing architecture <Behavioral> of entity <uart_dispatch>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/shiftanodes.vhf" into library work
Parsing entity <shiftanodes>.
Parsing architecture <BEHAVIORAL> of entity <shiftanodes>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/reg.vhd" into library work
Parsing entity <reg0>.
Parsing architecture <reg0> of entity <reg0>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/netring_master.vhf" into library work
Parsing entity <netring_master>.
Parsing architecture <BEHAVIORAL> of entity <netring_master>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/netring.vhf" into library work
Parsing entity <netring>.
Parsing architecture <BEHAVIORAL> of entity <netring>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/mux4x4.vhf" into library work
Parsing entity <M4_1E_HXILINX_mux4x4>.
Parsing architecture <M4_1E_HXILINX_mux4x4_V> of entity <m4_1e_hxilinx_mux4x4>.
Parsing entity <mux4x4>.
Parsing architecture <BEHAVIORAL> of entity <mux4x4>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IP_switch.vhd" into library work
Parsing entity <IP_switch>.
Parsing architecture <Behavioral> of entity <ip_switch>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IP_MEcom.vhd" into library work
Parsing entity <IP_MEcom>.
Parsing architecture <Behavioral> of entity <ip_mecom>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IP_Led.vhd" into library work
Parsing entity <IP_Led>.
Parsing architecture <Behavioral> of entity <ip_led>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IP_Com.vhd" into library work
Parsing entity <IP_Com>.
Parsing architecture <Behavioral> of entity <ip_com>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IP_Actif.vhd" into library work
Parsing entity <IP_Actif>.
Parsing architecture <Behavioral> of entity <ip_actif>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IPwaitBT1.vhd" into library work
Parsing entity <IP_waitbt>.
Parsing architecture <FSM> of entity <ip_waitbt>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IPWait.vhd" into library work
Parsing entity <IP_delay>.
Parsing architecture <FSM> of entity <ip_delay>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/IPBufO.vhd" into library work
Parsing entity <IP_BufO>.
Parsing architecture <Behavioral> of entity <ip_bufo>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/Hsalve.vhd" into library work
Parsing entity <HSlave>.
Parsing architecture <Behavioral> of entity <hslave>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/BaudClk_adept.vhd" into library work
Parsing entity <uart_baudClock>.
Parsing architecture <Behavioral> of entity <uart_baudclock>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/uart_driverV2.vhd" into library work
Parsing entity <Wrapper_RAM>.
Parsing architecture <rom_io> of entity <wrapper_ram>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" into library work
Parsing entity <HMaster>.
Parsing architecture <Behavioral> of entity <hmaster>.
WARNING:HDLCompiler:946 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 555: Actual for formal port e_shift is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 575: Actual for formal port e_shift is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 594: Actual for formal port reset is neither a static name nor a globally static expression
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf" into library work
Parsing entity <CB4CE_HXILINX_Enable190>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_enable190>.
Parsing entity <CB16CE_HXILINX_Enable190>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_enable190>.
Parsing entity <Enable190>.
Parsing architecture <BEHAVIORAL> of entity <enable190>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/debounce4.vhd" into library work
Parsing entity <debounce4>.
Parsing architecture <debounce4> of entity <debounce4>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/arbitre2.vhd" into library work
Parsing entity <arbitre>.
Parsing architecture <Behavioral> of entity <arbitre>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/afficheur.vhf" into library work
Parsing entity <M4_1E_HXILINX_afficheur>.
Parsing architecture <M4_1E_HXILINX_afficheur_V> of entity <m4_1e_hxilinx_afficheur>.
Parsing entity <CB2CE_HXILINX_afficheur>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_afficheur>.
Parsing entity <shiftanodes_MUSER_afficheur>.
Parsing architecture <BEHAVIORAL> of entity <shiftanodes_muser_afficheur>.
Parsing entity <mux4x4_MUSER_afficheur>.
Parsing architecture <BEHAVIORAL> of entity <mux4x4_muser_afficheur>.
Parsing entity <afficheur>.
Parsing architecture <BEHAVIORAL> of entity <afficheur>.
Parsing VHDL file "/home/m1/durand/Documents/AEO/Nexys3V6/Nexys3v6.vhd" into library work
Parsing entity <Nexys3v6>.
Parsing architecture <Behavioral> of entity <nexys3v6>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Nexys3v6> (architecture <Behavioral>) from library <work>.

Elaborating entity <Wrapper_RAM> (architecture <rom_io>) from library <work>.

Elaborating entity <uart_rx> (architecture <inst_rx>) from library <work>.

Elaborating entity <mySR8CE> (architecture <Behavioral>) from library <work>.

Elaborating entity <pulse> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <uart_baudClock> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <uart_dispatch> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/durand/Documents/AEO/Nexys3V6/uart_dispatch.vhd" Line 92. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/m1/durand/Documents/AEO/Nexys3V6/uart_dispatch.vhd" Line 138: buf64 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/m1/durand/Documents/AEO/Nexys3V6/uart_dispatch.vhd" Line 147: buf64 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/m1/durand/Documents/AEO/Nexys3V6/uart_dispatch.vhd" Line 156: buf64 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/m1/durand/Documents/AEO/Nexys3V6/uart_dispatch.vhd" Line 182: buf64 should be on the sensitivity list of the process

Elaborating entity <HMaster> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 75: Using initial value '0' for ipdft since it is never assigned
WARNING:HDLCompiler:746 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 90: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 92: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 95: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 449: Range is empty (null range)

Elaborating entity <Inst_mem> (architecture <Behavioral>) from library <work>.

Elaborating entity <mem_bank_1bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <add_gen> (architecture <Behavioral>) from library <work>.

Elaborating entity <reset_mem> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:746 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 488: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 514: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 540: Range is empty (null range)

Elaborating entity <Hstack> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <constant32> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux4> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux2> (architecture <Behavioral>) from library <work>.

Elaborating entity <predicat> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ram8> (architecture <rtl>) from library <work>.

Elaborating entity <QDE> (architecture <QDE>) with generics from library <work>.

Elaborating entity <select_in> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/m1/durand/Documents/AEO/Nexys3V6/select_in0_save.vhd" Line 519: Assignment to ptr ignored, since the identifier is never used

Elaborating entity <select_out> (architecture <Behavioral>) from library <work>.

Elaborating entity <next_count> (architecture <Behavioral>) from library <work>.

Elaborating entity <HCU> (architecture <Behavioral>) from library <work>.

Elaborating entity <rstack> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hcontrolunit.vhd" Line 234. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hcontrolunit.vhd" Line 364. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hcontrolunit.vhd" Line 159: Assignment to ins ignored, since the identifier is never used

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <reg0c> (architecture <reg0c>) with generics from library <work>.

Elaborating entity <IP_Led> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_switch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_BufO> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_waitbt> (architecture <FSM>) with generics from library <work>.

Elaborating entity <reg1c> (architecture <reg1c>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/m1/durand/Documents/AEO/Nexys3V6/IPwaitBT1.vhd" Line 132: btnout should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/m1/durand/Documents/AEO/Nexys3V6/IPwaitBT1.vhd" Line 141: current_state should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/m1/durand/Documents/AEO/Nexys3V6/IPwaitBT1.vhd" Line 161. Case statement is complete. others clause is never selected

Elaborating entity <IP_delay> (architecture <FSM>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/m1/durand/Documents/AEO/Nexys3V6/IPWait.vhd" Line 77: tin should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/m1/durand/Documents/AEO/Nexys3V6/IPWait.vhd" Line 92. Case statement is complete. others clause is never selected

Elaborating entity <IP_Funit> (architecture <myfunit>) with generics from library <work>.

Elaborating entity <incdec> (architecture <>) from library <work>.

Elaborating entity <addsub> (architecture <>) from library <work>.

Elaborating entity <IP_stack> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_identity> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_datastack> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reg0c> (architecture <reg0c>) with generics from library <work>.

Elaborating entity <dstack> (architecture <Behavioral>) from library <work>.

Elaborating entity <IP_Tic> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reg1c> (architecture <reg1c>) with generics from library <work>.

Elaborating entity <IP_mul16> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <multiply> (architecture <>) from library <work>.
WARNING:HDLCompiler:634 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" Line 73: Net <ort> does not have a driver.

Elaborating entity <debounce4> (architecture <debounce4>) from library <work>.

Elaborating entity <timer> (architecture <xilinx>) from library <work>.

Elaborating entity <afficheur> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <x7seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <CB2CE_HXILINX_afficheur> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux4x4_MUSER_afficheur> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M4_1E_HXILINX_afficheur> (architecture <M4_1E_HXILINX_afficheur_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/durand/Documents/AEO/Nexys3V6/afficheur.vhf" Line 55. Case statement is complete. others clause is never selected

Elaborating entity <shiftanodes_MUSER_afficheur> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:634 - "/home/m1/durand/Documents/AEO/Nexys3V6/afficheur.vhf" Line 272: Net <XLXI_2_CLR_openSignal> does not have a driver.

Elaborating entity <Enable190> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB16CE_HXILINX_Enable190> (architecture <Behavioral>) from library <work>.

Elaborating entity <CB4CE_HXILINX_Enable190> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf" Line 138: Net <XLXI_1_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf" Line 139: Net <XLXI_29_CLR_openSignal> does not have a driver.

Elaborating entity <arbitre> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/durand/Documents/AEO/Nexys3V6/Nexys3v6.vhd" Line 351. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/m1/durand/Documents/AEO/Nexys3V6/Nexys3v6.vhd" Line 193: Net <it2> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Nexys3v6>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/Nexys3v6.vhd".
    Set property "clock_signal = yes" for signal <mclk>.
WARNING:Xst:647 - Input <PS2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PS2_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rx_GPS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fix_gps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pps_gps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Nexys3v6.vhd" line 278: Output port <ack1> of the instance <My_arbitre> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Nexys3v6.vhd" line 278: Output port <ack2> of the instance <My_arbitre> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Nexys3v6.vhd" line 278: Output port <ack3> of the instance <My_arbitre> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Nexys3v6.vhd" line 278: Output port <ack4> of the instance <My_arbitre> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Nexys3v6.vhd" line 278: Output port <ack5> of the instance <My_arbitre> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Nexys3v6.vhd" line 278: Output port <ack6> of the instance <My_arbitre> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Nexys3v6.vhd" line 278: Output port <ack7> of the instance <My_arbitre> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <it2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <next_state>.
    Found 1-bit register for signal <reset_Homade>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Nexys3v6> synthesized.

Synthesizing Unit <Wrapper_RAM>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/uart_driverV2.vhd".
    Set property "clock_signal = yes" for signal <rxclk>.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/uart_driverV2.vhd" line 111: Output port <clk> of the instance <uart_baudClock_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Wrapper_RAM> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/uart_rx.vhd".
    Set property "clock_signal = yes" for signal <rxclk>.
    Found 1-bit register for signal <rx_d2>.
    Found 1-bit register for signal <rx_ok>.
    Found 1-bit register for signal <shiftE>.
    Found 1-bit register for signal <rx_busy>.
    Found 4-bit register for signal <rx_sample_cnt>.
    Found 4-bit register for signal <rx_cnt>.
    Found 1-bit register for signal <rx_d1>.
    Found 4-bit adder for signal <rx_sample_cnt[3]_GND_7_o_add_2_OUT> created at line 119.
    Found 4-bit adder for signal <rx_cnt[3]_GND_7_o_add_5_OUT> created at line 125.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <mySR8CE>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/mysr8ce.vhd".
    Found 8-bit register for signal <q_tmp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <mySR8CE> synthesized.

Synthesizing Unit <pulse>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/pulse.vhf".
    Summary:
	no macro.
Unit <pulse> synthesized.

Synthesizing Unit <uart_baudClock>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/BaudClk_adept.vhd".
        clock_rate = 100000000
        baud_rate = 9600
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <baud_clk>.
    Found 11-bit register for signal <baudRate_process.count>.
    Found 11-bit adder for signal <baudRate_process.count[10]_GND_13_o_add_0_OUT> created at line 66.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <uart_baudClock> synthesized.

Synthesizing Unit <uart_dispatch>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/uart_dispatch.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 64-bit register for signal <buf64>.
    Found 3-bit register for signal <count>.
    Found 3-bit register for signal <current_state>.
    Found 7-bit register for signal <nextbit>.
    Found 1-bit register for signal <buf64e>.
INFO:Xst:1799 - State shmd is never reached in FSM <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | master                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <count[2]_GND_15_o_add_2_OUT> created at line 94.
    Found 7-bit adder for signal <nextbit[6]_GND_15_o_add_23_OUT> created at line 184.
    Found 8x1-bit Read Only RAM for signal <count[2]_PWR_14_o_Mux_1_o>
    Found 64-bit 8-to-1 multiplexer for signal <count[2]_buf64[63]_wide_mux_0_OUT> created at line 81.
    Found 1-bit 64-to-1 multiplexer for signal <nextbit[5]_buf64[63]_Mux_14_o> created at line 147.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_dispatch> synthesized.

Synthesizing Unit <HMaster>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd".
    Set property "clock_signal = yes" for signal <clock>.
WARNING:Xst:647 - Input <data_S> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wphase_S> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" line 586: Output port <oversized> of the instance <Stack_Master> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" line 607: Output port <spmdcode> of the instance <HCU_Master> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Hmaster.vhd" line 607: Output port <spmdtrig> of the instance <HCU_Master> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ort> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <HMaster> synthesized.

Synthesizing Unit <Inst_mem>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/slavedual_prom.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <Inst_mem> synthesized.

Synthesizing Unit <mem_bank_1bit>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/mem_bank_1bit.vhd".
    Found 64x1-bit dual-port RAM <Mram_RAM64bit> for signal <RAM64bit>.
    Summary:
	inferred   1 RAM(s).
Unit <mem_bank_1bit> synthesized.

Synthesizing Unit <add_gen>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/add_gen.vhd".
    Found 12-bit register for signal <count>.
    Found 12-bit adder for signal <count[11]_GND_20_o_add_0_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <add_gen> synthesized.

Synthesizing Unit <reset_mem>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/reset_mem.vhf".
    Summary:
	no macro.
Unit <reset_mem> synthesized.

Synthesizing Unit <Hstack>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/Hstack.vhf".
    Set property "clock_signal = yes" for signal <clk>.
    Summary:
	no macro.
Unit <Hstack> synthesized.

Synthesizing Unit <constant32>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/constant32.vhd".
    Summary:
	no macro.
Unit <constant32> synthesized.

Synthesizing Unit <Mux4>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/Mux4.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <Y> created at line 39.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4> synthesized.

Synthesizing Unit <Mux2>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/Mux2.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2> synthesized.

Synthesizing Unit <predicat>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/predicat.vhd".
    Summary:
	no macro.
Unit <predicat> synthesized.

Synthesizing Unit <Ram8>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/Ram8.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 16x32-bit single-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <Ram8> synthesized.

Synthesizing Unit <QDE>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/qde.vhd".
        N = 32
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <QDE> synthesized.

Synthesizing Unit <select_in>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/select_in0_save.vhd".
WARNING:Xst:647 - Input <count<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder for signal <adr0> created at line 526.
    Found 4-bit adder for signal <adr1> created at line 527.
    Found 4-bit adder for signal <adr2> created at line 528.
    Found 4-bit adder for signal <adr3> created at line 529.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <select_in> synthesized.

Synthesizing Unit <select_out>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/select_out.vhd".
    Found 4x8-bit Read Only RAM for signal <n0002>
    Summary:
	inferred   1 RAM(s).
Unit <select_out> synthesized.

Synthesizing Unit <next_count>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/next_count.vhd".
    Found 8-bit register for signal <count_out>.
    Found 8-bit adder for signal <count_in[7]_val[2]_add_1_OUT> created at line 83.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <next_count> synthesized.

Synthesizing Unit <HCU>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/Hcontrolunit.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 2-bit register for signal <etat>.
    Found 1-bit register for signal <ortree>.
    Found 1-bit register for signal <stpush>.
    Found 1-bit register for signal <W48>.
    Found 1-bit register for signal <stpop>.
    Found 32-bit register for signal <wr_adr>.
    Found 48-bit register for signal <wr_data>.
    Found 1-bit register for signal <shortIP>.
    Found 1-bit register for signal <LITload>.
    Found 2-bit register for signal <X>.
    Found 2-bit register for signal <Y>.
    Found 12-bit register for signal <Tlit>.
    Found 11-bit register for signal <Ipcode>.
    Found 13-bit register for signal <spmdcode>.
    Found 1-bit register for signal <spmdtrig>.
    Found 16-bit register for signal <inslocal>.
    Found 32-bit register for signal <PC_ret>.
    Found 1-bit register for signal <kernel_state>.
    Found 1-bit register for signal <stackpush>.
    Found 1-bit register for signal <stackpop>.
    Found 32-bit register for signal <write_adr>.
    Found 48-bit register for signal <write_data>.
    Found 1-bit register for signal <kernel>.
    Found 32-bit register for signal <PC_adr>.
INFO:Xst:1799 - State next_wait is never reached in FSM <etat>.
    Found finite state machine <FSM_1> for signal <etat>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 6                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | short_instr                                    |
    | Power Up State     | short_instr                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <PC_adr[31]_GND_33_o_add_20_OUT> created at line 251.
    Found 32-bit adder for signal <PC_adr[31]_PC_adr[1]_add_25_OUT> created at line 260.
    Found 32-bit adder for signal <PC_adr[31]_GND_33_o_add_49_OUT> created at line 296.
    Found 32-bit adder for signal <PC_adr[31]_PC_adr[31]_mux_44_OUT> created at line 357.
    Found 3-bit 4-to-1 multiplexer for signal <PC_adr[1]_GND_33_o_wide_mux_7_OUT> created at line 209.
    Found 16-bit 4-to-1 multiplexer for signal <PC_adr[1]_Prog_instr[15]_wide_mux_9_OUT> created at line 229.
    Found 32-bit 3-to-1 multiplexer for signal <etat[1]_Startadres[31]_mux_119_OUT> created at line 225.
    Found 2-bit 3-to-1 multiplexer for signal <etat[1]_X[1]_mux_127_OUT> created at line 225.
    Found 2-bit 3-to-1 multiplexer for signal <etat[1]_Y[1]_mux_129_OUT> created at line 225.
    Found 32-bit 4-to-1 multiplexer for signal <_n0333> created at line 269.
    Found 32-bit 3-to-1 multiplexer for signal <_n0336> created at line 300.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 291 D-type flip-flop(s).
	inferred  83 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <HCU> synthesized.

Synthesizing Unit <rstack>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/returnstack.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <RAM>.
    Set property "KEEP = YES" for signal <dout>.
    Found 16x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 4-bit register for signal <stack_ptr>.
    Found 4-bit adder for signal <stack_ptr[3]_GND_34_o_add_12_OUT> created at line 81.
    Found 4-bit subtractor for signal <GND_34_o_GND_34_o_sub_3_OUT<3:0>> created at line 63.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <rstack> synthesized.

Synthesizing Unit <reg0_1>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/reg.vhd".
        N = 16
    Set property "clock_signal = yes" for signal <clk>.
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg0_1> synthesized.

Synthesizing Unit <reg0_2>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/reg.vhd".
        N = 8
    Set property "clock_signal = yes" for signal <clk>.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg0_2> synthesized.

Synthesizing Unit <reg0c_1>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/regc.vhd".
        N = 8
    Set property "clock_signal = yes" for signal <clk>.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg0c_1> synthesized.

Synthesizing Unit <IP_Led>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/IP_Led.vhd".
        Mycode = "00000000011"
    Summary:
	no macro.
Unit <IP_Led> synthesized.

Synthesizing Unit <IP_switch>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/IP_switch.vhd".
        Mycode = "00000000100"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 37
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 37
    Summary:
	inferred  32 Tristate(s).
Unit <IP_switch> synthesized.

Synthesizing Unit <IP_BufO>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/IPBufO.vhd".
        Mycode = "00000000010"
    Summary:
	no macro.
Unit <IP_BufO> synthesized.

Synthesizing Unit <IP_waitbt>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/IPwaitBT1.vhd".
        Mycode = "10000000010"
    Set property "clock_signal = yes" for signal <clk>.
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 123
    Summary:
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <IP_waitbt> synthesized.

Synthesizing Unit <reg1c_1>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/reg1c.vhd".
        N = 5
    Set property "clock_signal = yes" for signal <clk>.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <reg1c_1> synthesized.

Synthesizing Unit <IP_delay>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/IPWait.vhd".
        Mycode = "10000000001"
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit register for signal <IPdone>.
    Found 32-bit register for signal <cptr_d>.
    Found 2-bit register for signal <current_statew>.
    Found finite state machine <FSM_3> for signal <current_statew>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_140_o_GND_140_o_sub_4_OUT<31:0>> created at line 77.
    Found 32-bit subtractor for signal <GND_140_o_GND_140_o_sub_7_OUT<31:0>> created at line 87.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <IP_delay> synthesized.

Synthesizing Unit <IP_Funit>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/Funit_lib.vhd".
        Mycode = "000001"
    Set property "syn_black_box = true" for instance <my_incdec>.
    Set property "syn_black_box = true" for instance <my_addsub>.
    Found 32-bit adder for signal <Tbus14> created at line 114.
    Found 32-bit shifter logical right for signal <Tbus12> created at line 46
    Found 32-bit shifter logical left for signal <Tbus13> created at line 46
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 118
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 119
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 120
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 121
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 122
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 123
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 124
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 126
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 127
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 128
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 129
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 130
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 131
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 132
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 169
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 169
    Found 32-bit comparator equal for signal <Teq> created at line 140
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred 512 Tristate(s).
Unit <IP_Funit> synthesized.

Synthesizing Unit <IP_stack>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/IPstack.vhd".
        Mycode = "00000001"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 51
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 51
    Found 1-bit tristate buffer for signal <Nout<31>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<30>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<29>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<28>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<27>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<26>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<25>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<24>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<23>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<22>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<21>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<20>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<19>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<18>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<17>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<16>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<15>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<14>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<13>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<12>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<11>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<10>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<9>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<8>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<7>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<6>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<5>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<4>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<3>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<2>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<1>> created at line 56
    Found 1-bit tristate buffer for signal <Nout<0>> created at line 56
    Found 1-bit tristate buffer for signal <N2out<31>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<30>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<29>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<28>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<27>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<26>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<25>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<24>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<23>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<22>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<21>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<20>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<19>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<18>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<17>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<16>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<15>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<14>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<13>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<12>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<11>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<10>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<9>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<8>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<7>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<6>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<5>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<4>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<3>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<2>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<1>> created at line 60
    Found 1-bit tristate buffer for signal <N2out<0>> created at line 60
    Summary:
	inferred   5 Multiplexer(s).
	inferred  96 Tristate(s).
Unit <IP_stack> synthesized.

Synthesizing Unit <IP_identity>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/IPidentity.vhd".
        Mycode = "00000000101"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 42
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 42
    Found 1-bit tristate buffer for signal <Nout<31>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<30>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<29>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<28>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<27>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<26>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<25>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<24>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<23>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<22>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<21>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<20>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<19>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<18>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<17>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<16>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<15>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<14>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<13>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<12>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<11>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<10>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<9>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<8>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<7>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<6>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<5>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<4>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<3>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<2>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<1>> created at line 43
    Found 1-bit tristate buffer for signal <Nout<0>> created at line 43
    Found 1-bit tristate buffer for signal <N2out<31>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<30>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<29>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<28>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<27>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<26>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<25>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<24>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<23>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<22>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<21>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<20>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<19>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<18>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<17>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<16>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<15>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<14>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<13>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<12>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<11>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<10>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<9>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<8>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<7>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<6>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<5>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<4>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<3>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<2>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<1>> created at line 44
    Found 1-bit tristate buffer for signal <N2out<0>> created at line 44
    Summary:
	inferred  96 Tristate(s).
Unit <IP_identity> synthesized.

Synthesizing Unit <IP_datastack>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/IP_datastack.vhd".
        Mycode = "0000000011"
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 84
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 84
    Summary:
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <IP_datastack> synthesized.

Synthesizing Unit <reg0c_2>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/regc.vhd".
        N = 32
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg0c_2> synthesized.

Synthesizing Unit <dstack>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/dstack.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <RAM>.
    Found 16x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 4-bit register for signal <stack_ptr>.
    Found 5-bit adder for signal <n0015> created at line 59.
    Found 4-bit adder for signal <stack_ptr[3]_GND_852_o_add_6_OUT> created at line 74.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dstack> synthesized.

Synthesizing Unit <IP_Tic>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/IPTic.vhd".
        Mycode = "00000000001"
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit adder for signal <busreg> created at line 66.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 68
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Tristate(s).
Unit <IP_Tic> synthesized.

Synthesizing Unit <reg1c_2>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/reg1c.vhd".
        N = 32
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg1c_2> synthesized.

Synthesizing Unit <IP_mul16>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/IPmul16.vhd".
        Mycode = "00000010100"
    Set property "syn_black_box = true" for instance <my_mul16>.
WARNING:Xst:647 - Input <Tin<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Nin<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 63
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 63
    Summary:
	inferred  32 Tristate(s).
Unit <IP_mul16> synthesized.

Synthesizing Unit <debounce4>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/debounce4.vhd".
    Set property "clock_signal = yes" for signal <cclk>.
    Found 5-bit register for signal <delay2>.
    Found 5-bit register for signal <delay3>.
    Found 5-bit register for signal <delay1>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <debounce4> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/ipcore_dir/timer.vhd".
    Summary:
	no macro.
Unit <timer> synthesized.

Synthesizing Unit <afficheur>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/afficheur.vhf".
    Set property "HU_SET = XLXI_2_4" for instance <XLXI_2>.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/afficheur.vhf" line 311: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/afficheur.vhf" line 311: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_2_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <afficheur> synthesized.

Synthesizing Unit <x7seg>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/x7seg.vhd".
    Summary:
	no macro.
Unit <x7seg> synthesized.

Synthesizing Unit <CB2CE_HXILINX_afficheur>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/afficheur.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_962_o_add_0_OUT> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CB2CE_HXILINX_afficheur> synthesized.

Synthesizing Unit <mux4x4_MUSER_afficheur>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/afficheur.vhf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_2" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_3" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <mux4x4_MUSER_afficheur> synthesized.

Synthesizing Unit <M4_1E_HXILINX_afficheur>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/afficheur.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 50.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_afficheur> synthesized.

Synthesizing Unit <shiftanodes_MUSER_afficheur>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/afficheur.vhf".
    Summary:
	no macro.
Unit <shiftanodes_MUSER_afficheur> synthesized.

Synthesizing Unit <Enable190>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf".
    Set property "HU_SET = XLXI_1_5" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_29_6" for instance <XLXI_29>.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf" line 190: Output port <Q> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf" line 190: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf" line 220: Output port <CEO> of the instance <XLXI_29> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf" line 220: Output port <Q0> of the instance <XLXI_29> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf" line 220: Output port <Q1> of the instance <XLXI_29> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf" line 220: Output port <Q3> of the instance <XLXI_29> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf" line 220: Output port <TC> of the instance <XLXI_29> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_1_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_29_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Enable190> synthesized.

Synthesizing Unit <CB16CE_HXILINX_Enable190>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf".
    Found 16-bit register for signal <COUNT>.
    Found 16-bit adder for signal <COUNT[15]_GND_967_o_add_0_OUT> created at line 105.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CB16CE_HXILINX_Enable190> synthesized.

Synthesizing Unit <CB4CE_HXILINX_Enable190>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/Enable190.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_968_o_add_0_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CB4CE_HXILINX_Enable190> synthesized.

Synthesizing Unit <arbitre>.
    Related source file is "/home/m1/durand/Documents/AEO/Nexys3V6/arbitre2.vhd".
    Found 3-bit register for signal <it_homade>.
    Found 1-bit register for signal <ack1>.
    Found 1-bit register for signal <ack2>.
    Found 1-bit register for signal <ack3>.
    Found 1-bit register for signal <ack4>.
    Found 1-bit register for signal <ack5>.
    Found 1-bit register for signal <ack6>.
    Found 1-bit register for signal <ack7>.
    Found 4-bit register for signal <state>.
INFO:Xst:1799 - State int2 is never reached in FSM <state>.
INFO:Xst:1799 - State int3 is never reached in FSM <state>.
INFO:Xst:1799 - State int4 is never reached in FSM <state>.
INFO:Xst:1799 - State int5 is never reached in FSM <state>.
INFO:Xst:1799 - State int6 is never reached in FSM <state>.
INFO:Xst:1799 - State int7 is never reached in FSM <state>.
INFO:Xst:1799 - State release is never reached in FSM <state>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <arbitre> synthesized.
RTL-Simplification CPUSTAT: 0.20 
RTL-BasicInf CPUSTAT: 0.34 
RTL-BasicOpt CPUSTAT: 0.01 
RTL-Remain-Bus CPUSTAT: 0.06 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 74
 0x0-bit quad-port RAM                                 : 2
 16x32-bit dual-port RAM                               : 2
 16x32-bit single-port RAM                             : 4
 4x8-bit single-port Read Only RAM                     : 1
 64x1-bit dual-port RAM                                : 64
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 25
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
 4-bit adder                                           : 9
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 64
 1-bit register                                        : 23
 11-bit register                                       : 2
 12-bit register                                       : 2
 13-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 3
 3-bit register                                        : 2
 32-bit register                                       : 11
 4-bit register                                        : 5
 48-bit register                                       : 2
 5-bit register                                        : 4
 64-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 155
 1-bit 2-to-1 multiplexer                              : 54
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 64-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 5
 12-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 3-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 32
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 9
 48-bit 2-to-1 multiplexer                             : 5
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 3
 64-bit 8-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Tristates                                            : 864
 1-bit tristate buffer                                 : 864
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/incdec.ngc>.
Reading core <ipcore_dir/addsub.ngc>.
Reading core <ipcore_dir/multiply.ngc>.
Loading core <incdec> for timing and area information for instance <my_incdec>.
Loading core <addsub> for timing and area information for instance <my_addsub>.
Loading core <multiply> for timing and area information for instance <my_mul16>.
WARNING:Xst:1290 - Hierarchical block <XLXI_94> is unconnected in block <Stack_Master>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <wr_adr_28> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_28> 
INFO:Xst:2261 - The FF/Latch <kernel_state> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <kernel> 
INFO:Xst:2261 - The FF/Latch <wr_adr_29> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_29> 
INFO:Xst:2261 - The FF/Latch <wr_adr_0> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_0> 
INFO:Xst:2261 - The FF/Latch <wr_data_10> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_10> 
INFO:Xst:2261 - The FF/Latch <wr_adr_1> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_1> 
INFO:Xst:2261 - The FF/Latch <wr_data_11> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_11> 
INFO:Xst:2261 - The FF/Latch <wr_adr_2> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_2> 
INFO:Xst:2261 - The FF/Latch <wr_data_12> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_12> 
INFO:Xst:2261 - The FF/Latch <wr_adr_3> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_3> 
INFO:Xst:2261 - The FF/Latch <wr_data_13> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_13> 
INFO:Xst:2261 - The FF/Latch <wr_adr_4> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_4> 
INFO:Xst:2261 - The FF/Latch <wr_data_14> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_14> 
INFO:Xst:2261 - The FF/Latch <wr_adr_5> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_5> 
INFO:Xst:2261 - The FF/Latch <wr_data_15> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_15> 
INFO:Xst:2261 - The FF/Latch <wr_adr_6> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_6> 
INFO:Xst:2261 - The FF/Latch <wr_data_20> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_20> 
INFO:Xst:2261 - The FF/Latch <wr_data_16> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_16> 
INFO:Xst:2261 - The FF/Latch <wr_adr_7> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_7> 
INFO:Xst:2261 - The FF/Latch <wr_data_21> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_21> 
INFO:Xst:2261 - The FF/Latch <wr_data_17> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_17> 
INFO:Xst:2261 - The FF/Latch <wr_adr_8> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_8> 
INFO:Xst:2261 - The FF/Latch <wr_data_22> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_22> 
INFO:Xst:2261 - The FF/Latch <wr_data_18> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_18> 
INFO:Xst:2261 - The FF/Latch <wr_adr_9> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_9> 
INFO:Xst:2261 - The FF/Latch <wr_data_23> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_23> 
INFO:Xst:2261 - The FF/Latch <wr_data_19> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_19> 
INFO:Xst:2261 - The FF/Latch <wr_data_24> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_24> 
INFO:Xst:2261 - The FF/Latch <wr_data_25> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_25> 
INFO:Xst:2261 - The FF/Latch <wr_data_30> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_30> 
INFO:Xst:2261 - The FF/Latch <wr_data_26> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_26> 
INFO:Xst:2261 - The FF/Latch <wr_data_31> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_31> 
INFO:Xst:2261 - The FF/Latch <wr_data_27> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_27> 
INFO:Xst:2261 - The FF/Latch <wr_data_32> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_32> 
INFO:Xst:2261 - The FF/Latch <wr_data_28> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_28> 
INFO:Xst:2261 - The FF/Latch <wr_data_33> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_33> 
INFO:Xst:2261 - The FF/Latch <wr_data_29> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_29> 
INFO:Xst:2261 - The FF/Latch <wr_data_34> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_34> 
INFO:Xst:2261 - The FF/Latch <wr_data_35> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_35> 
INFO:Xst:2261 - The FF/Latch <wr_data_40> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_40> 
INFO:Xst:2261 - The FF/Latch <wr_data_36> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_36> 
INFO:Xst:2261 - The FF/Latch <wr_data_41> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_41> 
INFO:Xst:2261 - The FF/Latch <wr_data_37> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_37> 
INFO:Xst:2261 - The FF/Latch <wr_data_42> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_42> 
INFO:Xst:2261 - The FF/Latch <wr_data_0> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_0> 
INFO:Xst:2261 - The FF/Latch <wr_data_43> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_43> 
INFO:Xst:2261 - The FF/Latch <wr_data_38> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_38> 
INFO:Xst:2261 - The FF/Latch <wr_data_1> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_1> 
INFO:Xst:2261 - The FF/Latch <wr_data_44> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_44> 
INFO:Xst:2261 - The FF/Latch <wr_data_39> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_39> 
INFO:Xst:2261 - The FF/Latch <wr_data_2> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_2> 
INFO:Xst:2261 - The FF/Latch <wr_data_45> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_45> 
INFO:Xst:2261 - The FF/Latch <wr_adr_10> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_10> 
INFO:Xst:2261 - The FF/Latch <wr_data_3> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_3> 
INFO:Xst:2261 - The FF/Latch <wr_data_46> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_46> 
INFO:Xst:2261 - The FF/Latch <wr_adr_11> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_11> 
INFO:Xst:2261 - The FF/Latch <wr_data_4> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_4> 
INFO:Xst:2261 - The FF/Latch <wr_data_47> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_47> 
INFO:Xst:2261 - The FF/Latch <wr_adr_12> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_12> 
INFO:Xst:2261 - The FF/Latch <wr_data_5> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_5> 
INFO:Xst:2261 - The FF/Latch <wr_adr_13> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_13> 
INFO:Xst:2261 - The FF/Latch <wr_data_6> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_6> 
INFO:Xst:2261 - The FF/Latch <stpop> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <stackpop> 
INFO:Xst:2261 - The FF/Latch <stpush> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <stackpush> 
INFO:Xst:2261 - The FF/Latch <wr_adr_14> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_14> 
INFO:Xst:2261 - The FF/Latch <wr_data_7> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_7> 
INFO:Xst:2261 - The FF/Latch <wr_adr_15> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_15> 
INFO:Xst:2261 - The FF/Latch <wr_adr_20> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_20> 
INFO:Xst:2261 - The FF/Latch <wr_data_8> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_8> 
INFO:Xst:2261 - The FF/Latch <wr_adr_16> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_16> 
INFO:Xst:2261 - The FF/Latch <wr_adr_21> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_21> 
INFO:Xst:2261 - The FF/Latch <wr_data_9> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_9> 
INFO:Xst:2261 - The FF/Latch <wr_adr_17> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_17> 
INFO:Xst:2261 - The FF/Latch <wr_adr_22> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_22> 
INFO:Xst:2261 - The FF/Latch <wr_adr_18> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_18> 
INFO:Xst:2261 - The FF/Latch <wr_adr_23> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_23> 
INFO:Xst:2261 - The FF/Latch <wr_adr_19> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_19> 
INFO:Xst:2261 - The FF/Latch <wr_adr_24> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_24> 
INFO:Xst:2261 - The FF/Latch <wr_adr_25> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_25> 
INFO:Xst:2261 - The FF/Latch <wr_adr_30> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_30> 
INFO:Xst:2261 - The FF/Latch <wr_adr_26> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_26> 
INFO:Xst:2261 - The FF/Latch <wr_adr_31> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_31> 
INFO:Xst:2261 - The FF/Latch <wr_adr_27> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_27> 
WARNING:Xst:2677 - Node <inslocal_0> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_1> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_2> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_3> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_4> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_5> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_6> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_7> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_8> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_9> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_10> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_15> of sequential type is unconnected in block <HCU_Master>.

Synthesizing (advanced) Unit <CB16CE_HXILINX_Enable190>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB16CE_HXILINX_Enable190> synthesized (advanced).

Synthesizing (advanced) Unit <CB2CE_HXILINX_afficheur>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_afficheur> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_Enable190>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_Enable190> synthesized (advanced).

Synthesizing (advanced) Unit <Hstack>.
The following registers are absorbed into accumulator <update_counter/count_out>: 1 register on signal <update_counter/count_out>.
Unit <Hstack> synthesized (advanced).

Synthesizing (advanced) Unit <IP_Tic>.
The following registers are absorbed into counter <Tic_count/q>: 1 register on signal <Tic_count/q>.
Unit <IP_Tic> synthesized (advanced).

Synthesizing (advanced) Unit <Ram8>.
INFO:Xst:3048 - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <datain>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Ram8> synthesized (advanced).

Synthesizing (advanced) Unit <add_gen>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <add_gen> synthesized (advanced).

Synthesizing (advanced) Unit <dstack>.
The following registers are absorbed into accumulator <stack_ptr>: 1 register on signal <stack_ptr>.
INFO:Xst:3048 - The small RAM <Mram_RAM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <push>          | high     |
    |     addrA          | connected to signal <stack_ptr>     |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <stack_ptr[3]_GND_852_o_add_6_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dstack> synthesized (advanced).

Synthesizing (advanced) Unit <mem_bank_1bit>.
INFO:Xst:3048 - The small RAM <Mram_RAM64bit> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <cs>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     addrB          | connected to signal <addr_lect>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mem_bank_1bit> synthesized (advanced).

Synthesizing (advanced) Unit <rstack>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <stack_ptr>     |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <_n0034>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rstack> synthesized (advanced).

Synthesizing (advanced) Unit <select_out>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_n0002> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <selTout>       |          |
    -----------------------------------------------------------------------
Unit <select_out> synthesized (advanced).

Synthesizing (advanced) Unit <uart_baudClock>.
The following registers are absorbed into counter <baudRate_process.count>: 1 register on signal <baudRate_process.count>.
Unit <uart_baudClock> synthesized (advanced).

Synthesizing (advanced) Unit <uart_dispatch>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3048 - The small RAM <Mram_count[2]_PWR_14_o_Mux_1_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <uart_dispatch> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <rx_sample_cnt>: 1 register on signal <rx_sample_cnt>.
Unit <uart_rx> synthesized (advanced).
WARNING:Xst:2677 - Node <inslocal_0> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_1> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_2> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_3> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_4> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_5> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_6> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_7> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_8> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_9> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_10> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_15> of sequential type is unconnected in block <HCU>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 72
 16x32-bit dual-port distributed RAM                   : 2
 16x32-bit single-port distributed RAM                 : 4
 4x8-bit single-port distributed Read Only RAM         : 1
 64x1-bit dual-port distributed RAM                    : 64
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 16
 11-bit adder                                          : 1
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
 4-bit adder                                           : 7
 4-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Counters                                             : 8
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Accumulators                                         : 2
 4-bit up accumulator                                  : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 654
 Flip-Flops                                            : 654
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 152
 1-bit 2-to-1 multiplexer                              : 51
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 64-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 5
 12-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 3-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 32
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 9
 48-bit 2-to-1 multiplexer                             : 5
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 3
 64-bit 8-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <wr_adr_28> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_28> 
INFO:Xst:2261 - The FF/Latch <kernel_state> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <kernel> 
INFO:Xst:2261 - The FF/Latch <wr_adr_29> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_29> 
INFO:Xst:2261 - The FF/Latch <wr_adr_0> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_0> 
INFO:Xst:2261 - The FF/Latch <wr_adr_1> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_1> 
INFO:Xst:2261 - The FF/Latch <wr_data_10> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_10> 
INFO:Xst:2261 - The FF/Latch <wr_adr_2> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_2> 
INFO:Xst:2261 - The FF/Latch <wr_data_11> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_11> 
INFO:Xst:2261 - The FF/Latch <wr_adr_3> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_3> 
INFO:Xst:2261 - The FF/Latch <wr_data_12> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_12> 
INFO:Xst:2261 - The FF/Latch <wr_adr_4> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_4> 
INFO:Xst:2261 - The FF/Latch <wr_data_13> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_13> 
INFO:Xst:2261 - The FF/Latch <wr_adr_5> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_5> 
INFO:Xst:2261 - The FF/Latch <wr_data_14> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_14> 
INFO:Xst:2261 - The FF/Latch <wr_adr_6> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_6> 
INFO:Xst:2261 - The FF/Latch <wr_data_20> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_20> 
INFO:Xst:2261 - The FF/Latch <wr_data_15> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_15> 
INFO:Xst:2261 - The FF/Latch <wr_adr_7> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_7> 
INFO:Xst:2261 - The FF/Latch <wr_data_21> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_21> 
INFO:Xst:2261 - The FF/Latch <wr_data_16> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_16> 
INFO:Xst:2261 - The FF/Latch <wr_adr_8> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_8> 
INFO:Xst:2261 - The FF/Latch <wr_data_22> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_22> 
INFO:Xst:2261 - The FF/Latch <wr_data_17> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_17> 
INFO:Xst:2261 - The FF/Latch <wr_adr_9> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_9> 
INFO:Xst:2261 - The FF/Latch <wr_data_23> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_23> 
INFO:Xst:2261 - The FF/Latch <wr_data_18> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_18> 
INFO:Xst:2261 - The FF/Latch <wr_data_19> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_19> 
INFO:Xst:2261 - The FF/Latch <wr_data_24> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_24> 
INFO:Xst:2261 - The FF/Latch <wr_data_25> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_25> 
INFO:Xst:2261 - The FF/Latch <wr_data_30> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_30> 
INFO:Xst:2261 - The FF/Latch <wr_data_26> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_26> 
INFO:Xst:2261 - The FF/Latch <wr_data_31> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_31> 
INFO:Xst:2261 - The FF/Latch <wr_data_27> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_27> 
INFO:Xst:2261 - The FF/Latch <wr_data_32> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_32> 
INFO:Xst:2261 - The FF/Latch <wr_data_28> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_28> 
INFO:Xst:2261 - The FF/Latch <wr_data_33> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_33> 
INFO:Xst:2261 - The FF/Latch <wr_data_29> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_29> 
INFO:Xst:2261 - The FF/Latch <wr_data_34> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_34> 
INFO:Xst:2261 - The FF/Latch <wr_data_35> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_35> 
INFO:Xst:2261 - The FF/Latch <wr_data_40> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_40> 
INFO:Xst:2261 - The FF/Latch <wr_data_36> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_36> 
INFO:Xst:2261 - The FF/Latch <wr_data_41> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_41> 
INFO:Xst:2261 - The FF/Latch <wr_data_37> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_37> 
INFO:Xst:2261 - The FF/Latch <wr_data_42> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_42> 
INFO:Xst:2261 - The FF/Latch <wr_data_0> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_0> 
INFO:Xst:2261 - The FF/Latch <wr_data_43> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_43> 
INFO:Xst:2261 - The FF/Latch <wr_data_38> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_38> 
INFO:Xst:2261 - The FF/Latch <wr_data_1> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_1> 
INFO:Xst:2261 - The FF/Latch <wr_data_44> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_44> 
INFO:Xst:2261 - The FF/Latch <wr_data_39> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_39> 
INFO:Xst:2261 - The FF/Latch <wr_data_2> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_2> 
INFO:Xst:2261 - The FF/Latch <wr_data_45> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_45> 
INFO:Xst:2261 - The FF/Latch <wr_adr_10> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_10> 
INFO:Xst:2261 - The FF/Latch <wr_data_3> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_3> 
INFO:Xst:2261 - The FF/Latch <wr_data_46> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_46> 
INFO:Xst:2261 - The FF/Latch <wr_adr_11> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_11> 
INFO:Xst:2261 - The FF/Latch <wr_data_4> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_4> 
INFO:Xst:2261 - The FF/Latch <wr_data_47> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_47> 
INFO:Xst:2261 - The FF/Latch <wr_adr_12> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_12> 
INFO:Xst:2261 - The FF/Latch <wr_data_5> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_5> 
INFO:Xst:2261 - The FF/Latch <wr_adr_13> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_13> 
INFO:Xst:2261 - The FF/Latch <wr_data_6> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_6> 
INFO:Xst:2261 - The FF/Latch <stpop> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <stackpop> 
INFO:Xst:2261 - The FF/Latch <wr_adr_14> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_14> 
INFO:Xst:2261 - The FF/Latch <stpush> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <stackpush> 
INFO:Xst:2261 - The FF/Latch <wr_data_7> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_7> 
INFO:Xst:2261 - The FF/Latch <wr_adr_15> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_15> 
INFO:Xst:2261 - The FF/Latch <wr_adr_20> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_20> 
INFO:Xst:2261 - The FF/Latch <wr_data_8> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_8> 
INFO:Xst:2261 - The FF/Latch <wr_adr_16> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_16> 
INFO:Xst:2261 - The FF/Latch <wr_adr_21> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_21> 
INFO:Xst:2261 - The FF/Latch <wr_data_9> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_9> 
INFO:Xst:2261 - The FF/Latch <wr_adr_17> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_17> 
INFO:Xst:2261 - The FF/Latch <wr_adr_22> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_22> 
INFO:Xst:2261 - The FF/Latch <wr_adr_18> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_18> 
INFO:Xst:2261 - The FF/Latch <wr_adr_23> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_23> 
INFO:Xst:2261 - The FF/Latch <wr_adr_19> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_19> 
INFO:Xst:2261 - The FF/Latch <wr_adr_24> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_24> 
INFO:Xst:2261 - The FF/Latch <wr_adr_25> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_25> 
INFO:Xst:2261 - The FF/Latch <wr_adr_30> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_30> 
INFO:Xst:2261 - The FF/Latch <wr_adr_26> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_26> 
INFO:Xst:2261 - The FF/Latch <wr_adr_31> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_31> 
INFO:Xst:2261 - The FF/Latch <wr_adr_27> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_27> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_Master/Mwaitbtn.Inst_IPwaitBt/FSM_2> on signal <current_state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 starting | 01
 finish   | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_Master/HCU_Master/FSM_1> on signal <etat[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 short_instr | 0
 long_instr  | 1
 next_wait   | unreached
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_Master/Mdelay.Inst_IP_delay/FSM_3> on signal <current_statew[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 starting | 01
 finish   | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_Wrapper/Inst_uart_dispatch/FSM_0> on signal <current_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 master | 000
 hmd    | 001
 hmd64  | 010
 slave  | 011
 shmd   | unreached
 shmd64 | 111
 fin    | 110
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <My_arbitre/FSM_4> on signal <state[1:1]> with sequential encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 0
 int1    | 1
 int2    | unreached
 int3    | unreached
 int4    | unreached
 int5    | unreached
 int6    | unreached
 int7    | unreached
 release | unreached
---------------------
WARNING:Xst:1293 - FF/Latch <wr_adr_31> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_30> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_29> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_28> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_27> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_26> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_25> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_24> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_23> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_22> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_21> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_20> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_19> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_18> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_17> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_16> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_15> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_14> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_13> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_12> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <it_homade_1> (without init value) has a constant value of 0 in block <arbitre>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <it_homade_2> (without init value) has a constant value of 0 in block <arbitre>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit IP_waitbt: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_datastack: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_Tic: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_switch: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2040 - Unit IP_Funit: 32 multi-source signals are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_stack: 96 internal tristates are replaced by logic (pull-up yes): N2out<0>, N2out<10>, N2out<11>, N2out<12>, N2out<13>, N2out<14>, N2out<15>, N2out<16>, N2out<17>, N2out<18>, N2out<19>, N2out<1>, N2out<20>, N2out<21>, N2out<22>, N2out<23>, N2out<24>, N2out<25>, N2out<26>, N2out<27>, N2out<28>, N2out<29>, N2out<2>, N2out<30>, N2out<31>, N2out<3>, N2out<4>, N2out<5>, N2out<6>, N2out<7>, N2out<8>, N2out<9>, Nout<0>, Nout<10>, Nout<11>, Nout<12>, Nout<13>, Nout<14>, Nout<15>, Nout<16>, Nout<17>, Nout<18>, Nout<19>, Nout<1>, Nout<20>, Nout<21>, Nout<22>, Nout<23>, Nout<24>, Nout<25>, Nout<26>, Nout<27>, Nout<28>, Nout<29>, Nout<2>, Nout<30>, Nout<31>, Nout<3>, Nout<4>, Nout<5>, Nout<6>, Nout<7>, Nout<8>, Nout<9>, Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_identity: 96 internal tristates are replaced by logic (pull-up yes): N2out<0>, N2out<10>, N2out<11>, N2out<12>, N2out<13>, N2out<14>, N2out<15>, N2out<16>, N2out<17>, N2out<18>, N2out<19>, N2out<1>, N2out<20>, N2out<21>, N2out<22>, N2out<23>, N2out<24>, N2out<25>, N2out<26>, N2out<27>, N2out<28>, N2out<29>, N2out<2>, N2out<30>, N2out<31>, N2out<3>, N2out<4>, N2out<5>, N2out<6>, N2out<7>, N2out<8>, N2out<9>, Nout<0>, Nout<10>, Nout<11>, Nout<12>, Nout<13>, Nout<14>, Nout<15>, Nout<16>, Nout<17>, Nout<18>, Nout<19>, Nout<1>, Nout<20>, Nout<21>, Nout<22>, Nout<23>, Nout<24>, Nout<25>, Nout<26>, Nout<27>, Nout<28>, Nout<29>, Nout<2>, Nout<30>, Nout<31>, Nout<3>, Nout<4>, Nout<5>, Nout<6>, Nout<7>, Nout<8>, Nout<9>, Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_mul16: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.

Optimizing unit <Nexys3v6> ...

Optimizing unit <debounce4> ...

Optimizing unit <HMaster> ...

Optimizing unit <reg0c_1> ...

Optimizing unit <HCU> ...

Optimizing unit <rstack> ...

Optimizing unit <Inst_mem> ...

Optimizing unit <Hstack> ...

Optimizing unit <select_in> ...

Optimizing unit <QDE> ...

Optimizing unit <reg0_1> ...

Optimizing unit <reg0_2> ...

Optimizing unit <IP_delay> ...

Optimizing unit <reg0c_2> ...

Optimizing unit <uart_rx> ...

Optimizing unit <mySR8CE> ...

Optimizing unit <uart_baudClock> ...

Optimizing unit <uart_dispatch> ...

Optimizing unit <CB2CE_HXILINX_afficheur> ...

Optimizing unit <M4_1E_HXILINX_afficheur> ...

Optimizing unit <arbitre> ...

Optimizing unit <CB16CE_HXILINX_Enable190> ...

Optimizing unit <CB4CE_HXILINX_Enable190> ...
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_31> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_30> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_29> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_28> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_27> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_26> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_25> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_24> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_23> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_22> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_21> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_20> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_19> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_18> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_17> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_16> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_15> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_14> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_13> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_ret_12> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_31> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_30> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_29> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_28> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_27> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_26> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_25> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_24> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_23> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_22> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_21> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_20> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_19> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_18> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_17> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_16> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_15> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_14> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_13> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/PC_adr_12> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_12> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_11> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_10> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_9> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_8> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_7> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_6> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_5> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_4> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_3> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_2> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_1> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdcode_0> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/spmdtrig> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/wr_adr_11> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/wr_adr_10> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/wr_adr_9> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/wr_adr_8> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/wr_adr_7> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/wr_adr_6> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/Inst_returnstack/Mram_RAM62> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/Inst_returnstack/Mram_RAM61> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/Inst_returnstack/Mram_RAM5> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/Inst_returnstack/Mram_RAM4> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/HCU_Master/Inst_returnstack/Mram_RAM3> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/Stack_Master/update_counter/count_out_7> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <my_Master/Stack_Master/update_counter/count_out_6> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <UART_Wrapper/uart_baudClock_inst/clk> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <My_arbitre/ack1> of sequential type is unconnected in block <Nexys3v6>.
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <My_E190/XLXI_29>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Nexys3v6, actual ratio is 35.
FlipFlop my_Master/HCU_Master/Ipcode_0 has been replicated 1 time(s)
FlipFlop my_Master/HCU_Master/Ipcode_1 has been replicated 1 time(s)
FlipFlop my_Master/HCU_Master/Ipcode_2 has been replicated 1 time(s)
FlipFlop my_Master/HCU_Master/Ipcode_3 has been replicated 1 time(s)
FlipFlop my_Master/HCU_Master/Ipcode_4 has been replicated 2 time(s)
FlipFlop my_Master/HCU_Master/PC_adr_0 has been replicated 1 time(s)
FlipFlop my_Master/HCU_Master/PC_adr_1 has been replicated 1 time(s)
FlipFlop my_Master/HCU_Master/PC_adr_2 has been replicated 3 time(s)
FlipFlop my_Master/HCU_Master/PC_adr_3 has been replicated 3 time(s)
FlipFlop my_Master/HCU_Master/PC_adr_4 has been replicated 3 time(s)
FlipFlop my_Master/HCU_Master/PC_adr_5 has been replicated 4 time(s)
FlipFlop my_Master/HCU_Master/PC_adr_6 has been replicated 4 time(s)
FlipFlop my_Master/HCU_Master/PC_adr_7 has been replicated 4 time(s)
FlipFlop my_Master/Mwaitbtn.Inst_IPwaitBt/current_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop my_Master/Stack_Master/update_counter/count_out_0 has been replicated 4 time(s)
FlipFlop my_Master/Stack_Master/update_counter/count_out_1 has been replicated 4 time(s)

Final Macro Processing ...

Processing Unit <Nexys3v6> :
	Found 2-bit shift register for signal <UART_Wrapper/Inst_uart_rx/rx_d2>.
Unit <Nexys3v6> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 625
 Flip-Flops                                            : 625
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Nexys3v6.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4350
#      AND2                        : 1
#      AND3                        : 7
#      GND                         : 5
#      INV                         : 29
#      LUT1                        : 111
#      LUT2                        : 244
#      LUT3                        : 226
#      LUT4                        : 660
#      LUT5                        : 549
#      LUT6                        : 852
#      MULT_AND                    : 136
#      MUXCY                       : 946
#      MUXF7                       : 46
#      OR2                         : 4
#      OR3                         : 1
#      VCC                         : 2
#      XORCY                       : 531
# FlipFlops/Latches                : 626
#      FD                          : 89
#      FDCE                        : 36
#      FDE                         : 300
#      FDE_1                       : 4
#      FDR                         : 111
#      FDR_1                       : 40
#      FDRE                        : 16
#      FDRE_1                      : 24
#      FDS                         : 5
#      FDSE                        : 1
# RAMS                             : 201
#      RAM16X1D                    : 2
#      RAM16X1S                    : 128
#      RAM32M                      : 7
#      RAM64X1D                    : 64
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 34
#      IBUF                        : 14
#      IBUFG                       : 1
#      OBUF                        : 19
# DCMs                             : 1
#      DCM_SP                      : 1
# Logical                          : 1
#      NOR2                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             626  out of  18224     3%  
 Number of Slice LUTs:                 2960  out of   9112    32%  
    Number used as Logic:              2671  out of   9112    29%  
    Number used as Memory:              289  out of   2176    13%  
       Number used as RAM:              288
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3035
   Number with an unused Flip Flop:    2409  out of   3035    79%  
   Number with an unused LUT:            75  out of   3035     2%  
   Number of fully used LUT-FF pairs:   551  out of   3035    18%  
   Number of unique control sets:        37

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+----------------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)                  | Load  |
-----------------------------------------+----------------------------------------+-------+
mclk                                     | clk_gen/dcm_sp_inst:CLK0               | 0     |
mclk                                     | clk_gen/dcm_sp_inst:CLKDV              | 0     |
clk50                                    | NONE(next_state)                       | 761   |
clk100                                   | NONE(D7seg_display/XLXI_34/XLXI_1)     | 54    |
UART_Wrapper/uart_baudClock_inst/baud_clk| NONE(UART_Wrapper/Inst_uart_rx/rx_busy)| 13    |
-----------------------------------------+----------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.305ns (Maximum Frequency: 97.045MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 6.249ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 10.305ns (frequency: 97.045MHz)
  Total number of paths / destination ports: 758337618 / 2813
-------------------------------------------------------------------------
Delay:               10.305ns (Levels of Logic = 10)
  Source:            my_Master/HCU_Master/PC_adr_2_3 (FF)
  Destination:       my_Master/HCU_Master/PC_adr_2 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: my_Master/HCU_Master/PC_adr_2_3 to my_Master/HCU_Master/PC_adr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.447   1.049  my_Master/HCU_Master/PC_adr_2_3 (my_Master/HCU_Master/PC_adr_2_3)
     RAM64X1D:DPRA0->DPO    3   0.205   0.879  my_Master/Inst_mem_Master/multi_bank[34].bank/Mram_RAM64bit (my_Master/Instbus<34>)
     LUT6:I3->O            6   0.205   1.109  my_Master/HCU_Master/Mmux_PC_adr[1]_Prog_instr[15]_wide_mux_9_OUT101 (my_Master/HCU_Master/PC_adr[1]_Prog_instr[15]_wide_mux_9_OUT<2>)
     LUT6:I0->O            6   0.203   0.849  my_Master/HCU_Master/PC_adr[1]_PC_adr[1]_OR_387_o11 (my_Master/HCU_Master/PC_adr[1]_PC_adr[1]_OR_387_o1)
     LUT6:I4->O           21   0.203   1.114  my_Master/HCU_Master/PC_adr[1]_GND_33_o_equal_23_o<15>1 (my_Master/HCU_Master/PC_adr[1]_GND_33_o_equal_23_o)
     LUT4:I3->O            3   0.205   0.755  my_Master/HCU_Master/Mmux_PC_adr[31]_retbus[31]_mux_23_OUT1101 (my_Master/HCU_Master/N16)
     LUT6:I4->O            1   0.203   0.580  my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466 (my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465)
     LUT6:I5->O            1   0.205   0.580  my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467 (my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466)
     LUT6:I5->O            2   0.205   0.864  my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0 (N655)
     LUT6:I2->O            1   0.203   0.000  my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_G (N702)
     MUXF7:I1->O           4   0.140   0.000  my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468 (my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>)
     FDR:D                     0.102          my_Master/HCU_Master/PC_adr_2
    ----------------------------------------
    Total                     10.305ns (2.526ns logic, 7.779ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 3.831ns (frequency: 261.046MHz)
  Total number of paths / destination ports: 460 / 85
-------------------------------------------------------------------------
Delay:               3.831ns (Levels of Logic = 2)
  Source:            My_E190/XLXI_21 (FF)
  Destination:       D7seg_display/XLXI_34/XLXI_4 (FF)
  Source Clock:      clk100 rising
  Destination Clock: clk100 rising

  Data Path: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  My_E190/XLXI_21 (My_E190/XLXN_74)
     INV:I->O              1   0.206   0.924  My_E190/XLXI_24 (My_E190/XLXN_72)
     NOR2:I1->O           21   0.203   1.113  My_E190/XLXI_28 (E190)
     FDE:CE                    0.322          D7seg_display/XLXI_34/XLXI_1
    ----------------------------------------
    Total                      3.831ns (1.178ns logic, 2.653ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_Wrapper/uart_baudClock_inst/baud_clk'
  Clock period: 4.135ns (frequency: 241.829MHz)
  Total number of paths / destination ports: 138 / 27
-------------------------------------------------------------------------
Delay:               4.135ns (Levels of Logic = 3)
  Source:            UART_Wrapper/Inst_uart_rx/rx_cnt_3 (FF)
  Destination:       UART_Wrapper/Inst_uart_rx/rx_cnt_3 (FF)
  Source Clock:      UART_Wrapper/uart_baudClock_inst/baud_clk rising
  Destination Clock: UART_Wrapper/uart_baudClock_inst/baud_clk rising

  Data Path: UART_Wrapper/Inst_uart_rx/rx_cnt_3 to UART_Wrapper/Inst_uart_rx/rx_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.118  UART_Wrapper/Inst_uart_rx/rx_cnt_3 (UART_Wrapper/Inst_uart_rx/rx_cnt_3)
     LUT5:I0->O            3   0.203   0.898  UART_Wrapper/Inst_uart_rx/rx_d2_GND_7_o_AND_3_o1 (UART_Wrapper/Inst_uart_rx/rx_d2_GND_7_o_AND_3_o)
     LUT6:I2->O            2   0.203   0.961  UART_Wrapper/Inst_uart_rx/Mmux_rx_cnt[3]_rx_cnt[3]_mux_10_OUT211 (UART_Wrapper/Inst_uart_rx/N4)
     LUT6:I1->O            1   0.203   0.000  UART_Wrapper/Inst_uart_rx/Mmux_rx_cnt[3]_rx_cnt[3]_mux_10_OUT41 (UART_Wrapper/Inst_uart_rx/rx_cnt[3]_rx_cnt[3]_mux_10_OUT<3>)
     FDR:D                     0.102          UART_Wrapper/Inst_uart_rx/rx_cnt_3
    ----------------------------------------
    Total                      4.135ns (1.158ns logic, 2.977ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            btn<4> (PAD)
  Destination:       Inst_debounce4/delay1_4 (FF)
  Destination Clock: clk100 rising

  Data Path: btn<4> to Inst_debounce4/delay1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btn_4_IBUF (btn_4_IBUF)
     FDCE:D                    0.102          Inst_debounce4/delay1_4
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            sw<7> (PAD)
  Destination:       my_Master/BufSwitch_reg/q_7 (FF)
  Destination Clock: clk50 falling

  Data Path: sw<7> to my_Master/BufSwitch_reg/q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sw_7_IBUF (sw_7_IBUF)
     FDR_1:D                   0.102          my_Master/BufSwitch_reg/q_7
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_Wrapper/uart_baudClock_inst/baud_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            rx_in (PAD)
  Destination:       UART_Wrapper/Inst_uart_rx/Mshreg_rx_d2 (FF)
  Destination Clock: UART_Wrapper/uart_baudClock_inst/baud_clk rising

  Data Path: rx_in to UART_Wrapper/Inst_uart_rx/Mshreg_rx_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rx_in_IBUF (rx_in_IBUF)
     SRLC16E:D                -0.060          UART_Wrapper/Inst_uart_rx/Mshreg_rx_d2
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 60 / 11
-------------------------------------------------------------------------
Offset:              6.249ns (Levels of Logic = 5)
  Source:            D7seg_display/XLXI_2/COUNT_0 (FF)
  Destination:       a_to_g<3> (PAD)
  Source Clock:      clk100 rising

  Data Path: D7seg_display/XLXI_2/COUNT_0 to a_to_g<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.109  COUNT_0 (COUNT_0)
     end scope: 'D7seg_display/XLXI_2'
     begin scope: 'D7seg_display/XLXI_3/XLXI_3'
     LUT6:I0->O            7   0.203   1.138  Mmux_O11 (O)
     end scope: 'D7seg_display/XLXI_3/XLXI_3'
     LUT6:I0->O            1   0.203   0.579  a_to_g<3>1 (a_to_g_3_OBUF)
     OBUF:I->O                 2.571          a_to_g_3_OBUF (a_to_g<3>)
    ----------------------------------------
    Total                      6.249ns (3.424ns logic, 2.825ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 148 / 15
-------------------------------------------------------------------------
Offset:              6.232ns (Levels of Logic = 3)
  Source:            UART_Wrapper/Inst_uart_dispatch/current_state_FSM_FFd3 (FF)
  Destination:       a_to_g<4> (PAD)
  Source Clock:      clk50 rising

  Data Path: UART_Wrapper/Inst_uart_dispatch/current_state_FSM_FFd3 to a_to_g<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   1.062  UART_Wrapper/Inst_uart_dispatch/current_state_FSM_FFd3 (UART_Wrapper/Inst_uart_dispatch/current_state_FSM_FFd3)
     LUT3:I1->O            8   0.203   1.167  UART_Wrapper/Inst_uart_dispatch/Mmux_start11 (start)
     LUT6:I0->O            1   0.203   0.579  D7seg_display/XLXI_1/sevenseg<6>1 (a_to_g_1_OBUF)
     OBUF:I->O                 2.571          a_to_g_1_OBUF (a_to_g<1>)
    ----------------------------------------
    Total                      6.232ns (3.424ns logic, 2.807ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock UART_Wrapper/uart_baudClock_inst/baud_clk
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
UART_Wrapper/uart_baudClock_inst/baud_clk|    4.135|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    3.831|         |         |         |
clk50          |    2.930|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk50
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
UART_Wrapper/uart_baudClock_inst/baud_clk|    1.322|         |         |         |
clk100                                   |    1.780|         |         |         |
clk50                                    |   10.305|    4.198|    4.718|         |
-----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.11 secs
 
--> 


Total memory usage is 458416 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  165 (   0 filtered)
Number of infos    :  203 (   0 filtered)

