
Ejercicio_SistemaDeTelemetria.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000344c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080035ec  080035ec  000045ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800363c  0800363c  00005080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800363c  0800363c  0000463c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003644  08003644  00005080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003644  08003644  00004644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003648  08003648  00004648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800364c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  20000080  080036cc  00005080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  080036cc  0000525c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004704  00000000  00000000  000050b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f72  00000000  00000000  000097b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000310  00000000  00000000  0000a728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000230  00000000  00000000  0000aa38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f851  00000000  00000000  0000ac68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000478a  00000000  00000000  0001a4b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005594d  00000000  00000000  0001ec43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00074590  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000108c  00000000  00000000  000745d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00075660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080035d4 	.word	0x080035d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	080035d4 	.word	0x080035d4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b988 	b.w	8000d84 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	468e      	mov	lr, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	4688      	mov	r8, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4617      	mov	r7, r2
 8000aa0:	d962      	bls.n	8000b68 <__udivmoddi4+0xdc>
 8000aa2:	fab2 f682 	clz	r6, r2
 8000aa6:	b14e      	cbz	r6, 8000abc <__udivmoddi4+0x30>
 8000aa8:	f1c6 0320 	rsb	r3, r6, #32
 8000aac:	fa01 f806 	lsl.w	r8, r1, r6
 8000ab0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab4:	40b7      	lsls	r7, r6
 8000ab6:	ea43 0808 	orr.w	r8, r3, r8
 8000aba:	40b4      	lsls	r4, r6
 8000abc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ac0:	fa1f fc87 	uxth.w	ip, r7
 8000ac4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ac8:	0c23      	lsrs	r3, r4, #16
 8000aca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ace:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d909      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ae0:	f080 80ea 	bcs.w	8000cb8 <__udivmoddi4+0x22c>
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	f240 80e7 	bls.w	8000cb8 <__udivmoddi4+0x22c>
 8000aea:	3902      	subs	r1, #2
 8000aec:	443b      	add	r3, r7
 8000aee:	1a9a      	subs	r2, r3, r2
 8000af0:	b2a3      	uxth	r3, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000afe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b02:	459c      	cmp	ip, r3
 8000b04:	d909      	bls.n	8000b1a <__udivmoddi4+0x8e>
 8000b06:	18fb      	adds	r3, r7, r3
 8000b08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b0c:	f080 80d6 	bcs.w	8000cbc <__udivmoddi4+0x230>
 8000b10:	459c      	cmp	ip, r3
 8000b12:	f240 80d3 	bls.w	8000cbc <__udivmoddi4+0x230>
 8000b16:	443b      	add	r3, r7
 8000b18:	3802      	subs	r0, #2
 8000b1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b1e:	eba3 030c 	sub.w	r3, r3, ip
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11d      	cbz	r5, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40f3      	lsrs	r3, r6
 8000b28:	2200      	movs	r2, #0
 8000b2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d905      	bls.n	8000b42 <__udivmoddi4+0xb6>
 8000b36:	b10d      	cbz	r5, 8000b3c <__udivmoddi4+0xb0>
 8000b38:	e9c5 0100 	strd	r0, r1, [r5]
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4608      	mov	r0, r1
 8000b40:	e7f5      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b42:	fab3 f183 	clz	r1, r3
 8000b46:	2900      	cmp	r1, #0
 8000b48:	d146      	bne.n	8000bd8 <__udivmoddi4+0x14c>
 8000b4a:	4573      	cmp	r3, lr
 8000b4c:	d302      	bcc.n	8000b54 <__udivmoddi4+0xc8>
 8000b4e:	4282      	cmp	r2, r0
 8000b50:	f200 8105 	bhi.w	8000d5e <__udivmoddi4+0x2d2>
 8000b54:	1a84      	subs	r4, r0, r2
 8000b56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	4690      	mov	r8, r2
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	d0e5      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b62:	e9c5 4800 	strd	r4, r8, [r5]
 8000b66:	e7e2      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	f000 8090 	beq.w	8000c8e <__udivmoddi4+0x202>
 8000b6e:	fab2 f682 	clz	r6, r2
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	f040 80a4 	bne.w	8000cc0 <__udivmoddi4+0x234>
 8000b78:	1a8a      	subs	r2, r1, r2
 8000b7a:	0c03      	lsrs	r3, r0, #16
 8000b7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b80:	b280      	uxth	r0, r0
 8000b82:	b2bc      	uxth	r4, r7
 8000b84:	2101      	movs	r1, #1
 8000b86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b92:	fb04 f20c 	mul.w	r2, r4, ip
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d907      	bls.n	8000baa <__udivmoddi4+0x11e>
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ba0:	d202      	bcs.n	8000ba8 <__udivmoddi4+0x11c>
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	f200 80e0 	bhi.w	8000d68 <__udivmoddi4+0x2dc>
 8000ba8:	46c4      	mov	ip, r8
 8000baa:	1a9b      	subs	r3, r3, r2
 8000bac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bb8:	fb02 f404 	mul.w	r4, r2, r4
 8000bbc:	429c      	cmp	r4, r3
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x144>
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x142>
 8000bc8:	429c      	cmp	r4, r3
 8000bca:	f200 80ca 	bhi.w	8000d62 <__udivmoddi4+0x2d6>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	1b1b      	subs	r3, r3, r4
 8000bd2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bd6:	e7a5      	b.n	8000b24 <__udivmoddi4+0x98>
 8000bd8:	f1c1 0620 	rsb	r6, r1, #32
 8000bdc:	408b      	lsls	r3, r1
 8000bde:	fa22 f706 	lsr.w	r7, r2, r6
 8000be2:	431f      	orrs	r7, r3
 8000be4:	fa0e f401 	lsl.w	r4, lr, r1
 8000be8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bf0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bf4:	4323      	orrs	r3, r4
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	fa1f fc87 	uxth.w	ip, r7
 8000bfe:	fbbe f0f9 	udiv	r0, lr, r9
 8000c02:	0c1c      	lsrs	r4, r3, #16
 8000c04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	fa02 f201 	lsl.w	r2, r2, r1
 8000c16:	d909      	bls.n	8000c2c <__udivmoddi4+0x1a0>
 8000c18:	193c      	adds	r4, r7, r4
 8000c1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c1e:	f080 809c 	bcs.w	8000d5a <__udivmoddi4+0x2ce>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f240 8099 	bls.w	8000d5a <__udivmoddi4+0x2ce>
 8000c28:	3802      	subs	r0, #2
 8000c2a:	443c      	add	r4, r7
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	fa1f fe83 	uxth.w	lr, r3
 8000c34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c38:	fb09 4413 	mls	r4, r9, r3, r4
 8000c3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d908      	bls.n	8000c5a <__udivmoddi4+0x1ce>
 8000c48:	193c      	adds	r4, r7, r4
 8000c4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c4e:	f080 8082 	bcs.w	8000d56 <__udivmoddi4+0x2ca>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	d97f      	bls.n	8000d56 <__udivmoddi4+0x2ca>
 8000c56:	3b02      	subs	r3, #2
 8000c58:	443c      	add	r4, r7
 8000c5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c5e:	eba4 040c 	sub.w	r4, r4, ip
 8000c62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c66:	4564      	cmp	r4, ip
 8000c68:	4673      	mov	r3, lr
 8000c6a:	46e1      	mov	r9, ip
 8000c6c:	d362      	bcc.n	8000d34 <__udivmoddi4+0x2a8>
 8000c6e:	d05f      	beq.n	8000d30 <__udivmoddi4+0x2a4>
 8000c70:	b15d      	cbz	r5, 8000c8a <__udivmoddi4+0x1fe>
 8000c72:	ebb8 0203 	subs.w	r2, r8, r3
 8000c76:	eb64 0409 	sbc.w	r4, r4, r9
 8000c7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c82:	431e      	orrs	r6, r3
 8000c84:	40cc      	lsrs	r4, r1
 8000c86:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	e74f      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000c8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c92:	0c01      	lsrs	r1, r0, #16
 8000c94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c98:	b280      	uxth	r0, r0
 8000c9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c9e:	463b      	mov	r3, r7
 8000ca0:	4638      	mov	r0, r7
 8000ca2:	463c      	mov	r4, r7
 8000ca4:	46b8      	mov	r8, r7
 8000ca6:	46be      	mov	lr, r7
 8000ca8:	2620      	movs	r6, #32
 8000caa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cae:	eba2 0208 	sub.w	r2, r2, r8
 8000cb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cb6:	e766      	b.n	8000b86 <__udivmoddi4+0xfa>
 8000cb8:	4601      	mov	r1, r0
 8000cba:	e718      	b.n	8000aee <__udivmoddi4+0x62>
 8000cbc:	4610      	mov	r0, r2
 8000cbe:	e72c      	b.n	8000b1a <__udivmoddi4+0x8e>
 8000cc0:	f1c6 0220 	rsb	r2, r6, #32
 8000cc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cc8:	40b7      	lsls	r7, r6
 8000cca:	40b1      	lsls	r1, r6
 8000ccc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cda:	b2bc      	uxth	r4, r7
 8000cdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ce0:	0c11      	lsrs	r1, r2, #16
 8000ce2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce6:	fb08 f904 	mul.w	r9, r8, r4
 8000cea:	40b0      	lsls	r0, r6
 8000cec:	4589      	cmp	r9, r1
 8000cee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cf2:	b280      	uxth	r0, r0
 8000cf4:	d93e      	bls.n	8000d74 <__udivmoddi4+0x2e8>
 8000cf6:	1879      	adds	r1, r7, r1
 8000cf8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cfc:	d201      	bcs.n	8000d02 <__udivmoddi4+0x276>
 8000cfe:	4589      	cmp	r9, r1
 8000d00:	d81f      	bhi.n	8000d42 <__udivmoddi4+0x2b6>
 8000d02:	eba1 0109 	sub.w	r1, r1, r9
 8000d06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d0a:	fb09 f804 	mul.w	r8, r9, r4
 8000d0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d12:	b292      	uxth	r2, r2
 8000d14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d18:	4542      	cmp	r2, r8
 8000d1a:	d229      	bcs.n	8000d70 <__udivmoddi4+0x2e4>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d22:	d2c4      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d24:	4542      	cmp	r2, r8
 8000d26:	d2c2      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d28:	f1a9 0102 	sub.w	r1, r9, #2
 8000d2c:	443a      	add	r2, r7
 8000d2e:	e7be      	b.n	8000cae <__udivmoddi4+0x222>
 8000d30:	45f0      	cmp	r8, lr
 8000d32:	d29d      	bcs.n	8000c70 <__udivmoddi4+0x1e4>
 8000d34:	ebbe 0302 	subs.w	r3, lr, r2
 8000d38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d3c:	3801      	subs	r0, #1
 8000d3e:	46e1      	mov	r9, ip
 8000d40:	e796      	b.n	8000c70 <__udivmoddi4+0x1e4>
 8000d42:	eba7 0909 	sub.w	r9, r7, r9
 8000d46:	4449      	add	r1, r9
 8000d48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d50:	fb09 f804 	mul.w	r8, r9, r4
 8000d54:	e7db      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d56:	4673      	mov	r3, lr
 8000d58:	e77f      	b.n	8000c5a <__udivmoddi4+0x1ce>
 8000d5a:	4650      	mov	r0, sl
 8000d5c:	e766      	b.n	8000c2c <__udivmoddi4+0x1a0>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e6fd      	b.n	8000b5e <__udivmoddi4+0xd2>
 8000d62:	443b      	add	r3, r7
 8000d64:	3a02      	subs	r2, #2
 8000d66:	e733      	b.n	8000bd0 <__udivmoddi4+0x144>
 8000d68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d6c:	443b      	add	r3, r7
 8000d6e:	e71c      	b.n	8000baa <__udivmoddi4+0x11e>
 8000d70:	4649      	mov	r1, r9
 8000d72:	e79c      	b.n	8000cae <__udivmoddi4+0x222>
 8000d74:	eba1 0109 	sub.w	r1, r1, r9
 8000d78:	46c4      	mov	ip, r8
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	e7c4      	b.n	8000d0e <__udivmoddi4+0x282>

08000d84 <__aeabi_idiv0>:
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d8c:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <SystemInit+0x20>)
 8000d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d92:	4a05      	ldr	r2, [pc, #20]	@ (8000da8 <SystemInit+0x20>)
 8000d94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b087      	sub	sp, #28
 8000db0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000db2:	2300      	movs	r3, #0
 8000db4:	613b      	str	r3, [r7, #16]
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
 8000dba:	2302      	movs	r3, #2
 8000dbc:	60fb      	str	r3, [r7, #12]
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60bb      	str	r3, [r7, #8]
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000dc6:	4b34      	ldr	r3, [pc, #208]	@ (8000e98 <SystemCoreClockUpdate+0xec>)
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	f003 030c 	and.w	r3, r3, #12
 8000dce:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	2b08      	cmp	r3, #8
 8000dd4:	d011      	beq.n	8000dfa <SystemCoreClockUpdate+0x4e>
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	2b08      	cmp	r3, #8
 8000dda:	d844      	bhi.n	8000e66 <SystemCoreClockUpdate+0xba>
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d003      	beq.n	8000dea <SystemCoreClockUpdate+0x3e>
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	2b04      	cmp	r3, #4
 8000de6:	d004      	beq.n	8000df2 <SystemCoreClockUpdate+0x46>
 8000de8:	e03d      	b.n	8000e66 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000dea:	4b2c      	ldr	r3, [pc, #176]	@ (8000e9c <SystemCoreClockUpdate+0xf0>)
 8000dec:	4a2c      	ldr	r2, [pc, #176]	@ (8000ea0 <SystemCoreClockUpdate+0xf4>)
 8000dee:	601a      	str	r2, [r3, #0]
      break;
 8000df0:	e03d      	b.n	8000e6e <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000df2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e9c <SystemCoreClockUpdate+0xf0>)
 8000df4:	4a2b      	ldr	r2, [pc, #172]	@ (8000ea4 <SystemCoreClockUpdate+0xf8>)
 8000df6:	601a      	str	r2, [r3, #0]
      break;
 8000df8:	e039      	b.n	8000e6e <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000dfa:	4b27      	ldr	r3, [pc, #156]	@ (8000e98 <SystemCoreClockUpdate+0xec>)
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	0d9b      	lsrs	r3, r3, #22
 8000e00:	f003 0301 	and.w	r3, r3, #1
 8000e04:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000e06:	4b24      	ldr	r3, [pc, #144]	@ (8000e98 <SystemCoreClockUpdate+0xec>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000e0e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d00c      	beq.n	8000e30 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000e16:	4a23      	ldr	r2, [pc, #140]	@ (8000ea4 <SystemCoreClockUpdate+0xf8>)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8000e98 <SystemCoreClockUpdate+0xec>)
 8000e20:	6852      	ldr	r2, [r2, #4]
 8000e22:	0992      	lsrs	r2, r2, #6
 8000e24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000e28:	fb02 f303 	mul.w	r3, r2, r3
 8000e2c:	617b      	str	r3, [r7, #20]
 8000e2e:	e00b      	b.n	8000e48 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000e30:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea0 <SystemCoreClockUpdate+0xf4>)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e38:	4a17      	ldr	r2, [pc, #92]	@ (8000e98 <SystemCoreClockUpdate+0xec>)
 8000e3a:	6852      	ldr	r2, [r2, #4]
 8000e3c:	0992      	lsrs	r2, r2, #6
 8000e3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000e42:	fb02 f303 	mul.w	r3, r2, r3
 8000e46:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000e48:	4b13      	ldr	r3, [pc, #76]	@ (8000e98 <SystemCoreClockUpdate+0xec>)
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	0c1b      	lsrs	r3, r3, #16
 8000e4e:	f003 0303 	and.w	r3, r3, #3
 8000e52:	3301      	adds	r3, #1
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000e58:	697a      	ldr	r2, [r7, #20]
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e60:	4a0e      	ldr	r2, [pc, #56]	@ (8000e9c <SystemCoreClockUpdate+0xf0>)
 8000e62:	6013      	str	r3, [r2, #0]
      break;
 8000e64:	e003      	b.n	8000e6e <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8000e66:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <SystemCoreClockUpdate+0xf0>)
 8000e68:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea0 <SystemCoreClockUpdate+0xf4>)
 8000e6a:	601a      	str	r2, [r3, #0]
      break;
 8000e6c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e98 <SystemCoreClockUpdate+0xec>)
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	091b      	lsrs	r3, r3, #4
 8000e74:	f003 030f 	and.w	r3, r3, #15
 8000e78:	4a0b      	ldr	r2, [pc, #44]	@ (8000ea8 <SystemCoreClockUpdate+0xfc>)
 8000e7a:	5cd3      	ldrb	r3, [r2, r3]
 8000e7c:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000e7e:	4b07      	ldr	r3, [pc, #28]	@ (8000e9c <SystemCoreClockUpdate+0xf0>)
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	693b      	ldr	r3, [r7, #16]
 8000e84:	fa22 f303 	lsr.w	r3, r2, r3
 8000e88:	4a04      	ldr	r2, [pc, #16]	@ (8000e9c <SystemCoreClockUpdate+0xf0>)
 8000e8a:	6013      	str	r3, [r2, #0]
}
 8000e8c:	bf00      	nop
 8000e8e:	371c      	adds	r7, #28
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	40023800 	.word	0x40023800
 8000e9c:	20000000 	.word	0x20000000
 8000ea0:	00f42400 	.word	0x00f42400
 8000ea4:	007a1200 	.word	0x007a1200
 8000ea8:	080035f0 	.word	0x080035f0

08000eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	6039      	str	r1, [r7, #0]
 8000eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	db0a      	blt.n	8000ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	490c      	ldr	r1, [pc, #48]	@ (8000ef8 <__NVIC_SetPriority+0x4c>)
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	0112      	lsls	r2, r2, #4
 8000ecc:	b2d2      	uxtb	r2, r2
 8000ece:	440b      	add	r3, r1
 8000ed0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ed4:	e00a      	b.n	8000eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	4908      	ldr	r1, [pc, #32]	@ (8000efc <__NVIC_SetPriority+0x50>)
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	f003 030f 	and.w	r3, r3, #15
 8000ee2:	3b04      	subs	r3, #4
 8000ee4:	0112      	lsls	r2, r2, #4
 8000ee6:	b2d2      	uxtb	r2, r2
 8000ee8:	440b      	add	r3, r1
 8000eea:	761a      	strb	r2, [r3, #24]
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	e000e100 	.word	0xe000e100
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <GetTick>:
#include "Delay.h"

uint32_t uwTick = 0;

static uint32_t GetTick(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
	return uwTick;
 8000f04:	4b03      	ldr	r3, [pc, #12]	@ (8000f14 <GetTick+0x14>)
 8000f06:	681b      	ldr	r3, [r3, #0]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	2000009c 	.word	0x2000009c

08000f18 <Delay_Init>:

// Inicializamos Systick e interrupcin
void Delay_Init(uint32_t ticks)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	SysTick -> CTRL &= ~SysTick_CTRL_ENABLE_Msk;	//Dehabilitamos systick
 8000f20:	4b12      	ldr	r3, [pc, #72]	@ (8000f6c <Delay_Init+0x54>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a11      	ldr	r2, [pc, #68]	@ (8000f6c <Delay_Init+0x54>)
 8000f26:	f023 0301 	bic.w	r3, r3, #1
 8000f2a:	6013      	str	r3, [r2, #0]
	SysTick -> LOAD = ticks - 1;				 	//Cargamos valor LOAD
 8000f2c:	4a0f      	ldr	r2, [pc, #60]	@ (8000f6c <Delay_Init+0x54>)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	3b01      	subs	r3, #1
 8000f32:	6053      	str	r3, [r2, #4]
	SysTick -> CTRL |= 1U<<2; 						//Escogemos fuente de reloj
 8000f34:	4b0d      	ldr	r3, [pc, #52]	@ (8000f6c <Delay_Init+0x54>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a0c      	ldr	r2, [pc, #48]	@ (8000f6c <Delay_Init+0x54>)
 8000f3a:	f043 0304 	orr.w	r3, r3, #4
 8000f3e:	6013      	str	r3, [r2, #0]
	NVIC_SetPriority(SysTick_IRQn, 7);				//Asignamos prioridad de 7
 8000f40:	2107      	movs	r1, #7
 8000f42:	f04f 30ff 	mov.w	r0, #4294967295
 8000f46:	f7ff ffb1 	bl	8000eac <__NVIC_SetPriority>
	SysTick -> CTRL |= 1<<1;						//Activamos interrupcin por conteo
 8000f4a:	4b08      	ldr	r3, [pc, #32]	@ (8000f6c <Delay_Init+0x54>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a07      	ldr	r2, [pc, #28]	@ (8000f6c <Delay_Init+0x54>)
 8000f50:	f043 0302 	orr.w	r3, r3, #2
 8000f54:	6013      	str	r3, [r2, #0]
	SysTick -> CTRL |= SysTick_CTRL_ENABLE_Msk;		//Habilitamos conteo
 8000f56:	4b05      	ldr	r3, [pc, #20]	@ (8000f6c <Delay_Init+0x54>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a04      	ldr	r2, [pc, #16]	@ (8000f6c <Delay_Init+0x54>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	6013      	str	r3, [r2, #0]
	return;
 8000f62:	bf00      	nop
}
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	e000e010 	.word	0xe000e010

08000f70 <delay_ms>:
}

#endif

void delay_ms(uint32_t delay)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
	{
		delay_us(1000);
	}
#else

	int32_t tickstart = GetTick();
 8000f78:	f7ff ffc2 	bl	8000f00 <GetTick>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	60fb      	str	r3, [r7, #12]
	uint32_t wait = delay;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	60bb      	str	r3, [r7, #8]
	while((GetTick() - tickstart) < wait);
 8000f84:	bf00      	nop
 8000f86:	f7ff ffbb 	bl	8000f00 <GetTick>
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	1ad3      	subs	r3, r2, r3
 8000f90:	68ba      	ldr	r2, [r7, #8]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d8f7      	bhi.n	8000f86 <delay_ms+0x16>

#endif

}
 8000f96:	bf00      	nop
 8000f98:	bf00      	nop
 8000f9a:	3710      	adds	r7, #16
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <__NVIC_EnableIRQ>:
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	db0b      	blt.n	8000fca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	f003 021f 	and.w	r2, r3, #31
 8000fb8:	4907      	ldr	r1, [pc, #28]	@ (8000fd8 <__NVIC_EnableIRQ+0x38>)
 8000fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fbe:	095b      	lsrs	r3, r3, #5
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	fa00 f202 	lsl.w	r2, r0, r2
 8000fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	e000e100 	.word	0xe000e100

08000fdc <__NVIC_ClearPendingIRQ>:
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	db0c      	blt.n	8001008 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	f003 021f 	and.w	r2, r3, #31
 8000ff4:	4907      	ldr	r1, [pc, #28]	@ (8001014 <__NVIC_ClearPendingIRQ+0x38>)
 8000ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffa:	095b      	lsrs	r3, r3, #5
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	fa00 f202 	lsl.w	r2, r0, r2
 8001002:	3360      	adds	r3, #96	@ 0x60
 8001004:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	e000e100 	.word	0xe000e100

08001018 <__NVIC_SetPriority>:
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001028:	2b00      	cmp	r3, #0
 800102a:	db0a      	blt.n	8001042 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	b2da      	uxtb	r2, r3
 8001030:	490c      	ldr	r1, [pc, #48]	@ (8001064 <__NVIC_SetPriority+0x4c>)
 8001032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001036:	0112      	lsls	r2, r2, #4
 8001038:	b2d2      	uxtb	r2, r2
 800103a:	440b      	add	r3, r1
 800103c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001040:	e00a      	b.n	8001058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	b2da      	uxtb	r2, r3
 8001046:	4908      	ldr	r1, [pc, #32]	@ (8001068 <__NVIC_SetPriority+0x50>)
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f003 030f 	and.w	r3, r3, #15
 800104e:	3b04      	subs	r3, #4
 8001050:	0112      	lsls	r2, r2, #4
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	440b      	add	r3, r1
 8001056:	761a      	strb	r2, [r3, #24]
}
 8001058:	bf00      	nop
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	e000e100 	.word	0xe000e100
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <GPIO_Input_Config>:
 * In main(): GPIO_Input_Config(GPIOB, 13, PULL_NONE , &exti13);
 *
 */

void GPIO_Input_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, Input_Trigger_t Pull, EXTI_Config_t *exti_t)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	460b      	mov	r3, r1
 8001078:	72fb      	strb	r3, [r7, #11]
 800107a:	4613      	mov	r3, r2
 800107c:	72bb      	strb	r3, [r7, #10]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	4a46      	ldr	r2, [pc, #280]	@ (800119c <GPIO_Input_Config+0x130>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d106      	bne.n	8001094 <GPIO_Input_Config+0x28>
 8001086:	4b46      	ldr	r3, [pc, #280]	@ (80011a0 <GPIO_Input_Config+0x134>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	4a45      	ldr	r2, [pc, #276]	@ (80011a0 <GPIO_Input_Config+0x134>)
 800108c:	f043 0301 	orr.w	r3, r3, #1
 8001090:	6313      	str	r3, [r2, #48]	@ 0x30
 8001092:	e035      	b.n	8001100 <GPIO_Input_Config+0x94>
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	4a43      	ldr	r2, [pc, #268]	@ (80011a4 <GPIO_Input_Config+0x138>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d106      	bne.n	80010aa <GPIO_Input_Config+0x3e>
 800109c:	4b40      	ldr	r3, [pc, #256]	@ (80011a0 <GPIO_Input_Config+0x134>)
 800109e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a0:	4a3f      	ldr	r2, [pc, #252]	@ (80011a0 <GPIO_Input_Config+0x134>)
 80010a2:	f043 0302 	orr.w	r3, r3, #2
 80010a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a8:	e02a      	b.n	8001100 <GPIO_Input_Config+0x94>
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	4a3e      	ldr	r2, [pc, #248]	@ (80011a8 <GPIO_Input_Config+0x13c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d106      	bne.n	80010c0 <GPIO_Input_Config+0x54>
 80010b2:	4b3b      	ldr	r3, [pc, #236]	@ (80011a0 <GPIO_Input_Config+0x134>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b6:	4a3a      	ldr	r2, [pc, #232]	@ (80011a0 <GPIO_Input_Config+0x134>)
 80010b8:	f043 0304 	orr.w	r3, r3, #4
 80010bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010be:	e01f      	b.n	8001100 <GPIO_Input_Config+0x94>
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	4a3a      	ldr	r2, [pc, #232]	@ (80011ac <GPIO_Input_Config+0x140>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d106      	bne.n	80010d6 <GPIO_Input_Config+0x6a>
 80010c8:	4b35      	ldr	r3, [pc, #212]	@ (80011a0 <GPIO_Input_Config+0x134>)
 80010ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010cc:	4a34      	ldr	r2, [pc, #208]	@ (80011a0 <GPIO_Input_Config+0x134>)
 80010ce:	f043 0308 	orr.w	r3, r3, #8
 80010d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d4:	e014      	b.n	8001100 <GPIO_Input_Config+0x94>
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	4a35      	ldr	r2, [pc, #212]	@ (80011b0 <GPIO_Input_Config+0x144>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d106      	bne.n	80010ec <GPIO_Input_Config+0x80>
 80010de:	4b30      	ldr	r3, [pc, #192]	@ (80011a0 <GPIO_Input_Config+0x134>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	4a2f      	ldr	r2, [pc, #188]	@ (80011a0 <GPIO_Input_Config+0x134>)
 80010e4:	f043 0310 	orr.w	r3, r3, #16
 80010e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ea:	e009      	b.n	8001100 <GPIO_Input_Config+0x94>
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	4a31      	ldr	r2, [pc, #196]	@ (80011b4 <GPIO_Input_Config+0x148>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d105      	bne.n	8001100 <GPIO_Input_Config+0x94>
 80010f4:	4b2a      	ldr	r3, [pc, #168]	@ (80011a0 <GPIO_Input_Config+0x134>)
 80010f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f8:	4a29      	ldr	r2, [pc, #164]	@ (80011a0 <GPIO_Input_Config+0x134>)
 80010fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010fe:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	7afb      	ldrb	r3, [r7, #11]
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	2103      	movs	r1, #3
 800110a:	fa01 f303 	lsl.w	r3, r1, r3
 800110e:	43db      	mvns	r3, r3
 8001110:	401a      	ands	r2, r3
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_INPUT<<(2*Pin));
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	601a      	str	r2, [r3, #0]

	//PuLL
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	68da      	ldr	r2, [r3, #12]
 8001122:	7afb      	ldrb	r3, [r7, #11]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	2103      	movs	r1, #3
 8001128:	fa01 f303 	lsl.w	r3, r1, r3
 800112c:	43db      	mvns	r3, r3
 800112e:	401a      	ands	r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	60da      	str	r2, [r3, #12]

	switch(Pull)
 8001134:	7abb      	ldrb	r3, [r7, #10]
 8001136:	2b02      	cmp	r3, #2
 8001138:	d012      	beq.n	8001160 <GPIO_Input_Config+0xf4>
 800113a:	2b02      	cmp	r3, #2
 800113c:	dc1c      	bgt.n	8001178 <GPIO_Input_Config+0x10c>
 800113e:	2b00      	cmp	r3, #0
 8001140:	d01c      	beq.n	800117c <GPIO_Input_Config+0x110>
 8001142:	2b01      	cmp	r3, #1
 8001144:	d000      	beq.n	8001148 <GPIO_Input_Config+0xdc>
			GPIOx->PUPDR &= ~(PUPDR_PU<<(2*Pin));
			break;
		case PULL_PD:
			GPIOx->PUPDR &= ~(PUPDR_PD<<(2*Pin));
			break;
		default: break;
 8001146:	e017      	b.n	8001178 <GPIO_Input_Config+0x10c>
			GPIOx->PUPDR &= ~(PUPDR_PU<<(2*Pin));
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	68da      	ldr	r2, [r3, #12]
 800114c:	7afb      	ldrb	r3, [r7, #11]
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	2101      	movs	r1, #1
 8001152:	fa01 f303 	lsl.w	r3, r1, r3
 8001156:	43db      	mvns	r3, r3
 8001158:	401a      	ands	r2, r3
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	60da      	str	r2, [r3, #12]
			break;
 800115e:	e00e      	b.n	800117e <GPIO_Input_Config+0x112>
			GPIOx->PUPDR &= ~(PUPDR_PD<<(2*Pin));
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	68da      	ldr	r2, [r3, #12]
 8001164:	7afb      	ldrb	r3, [r7, #11]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	2102      	movs	r1, #2
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	43db      	mvns	r3, r3
 8001170:	401a      	ands	r2, r3
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	60da      	str	r2, [r3, #12]
			break;
 8001176:	e002      	b.n	800117e <GPIO_Input_Config+0x112>
		default: break;
 8001178:	bf00      	nop
 800117a:	e000      	b.n	800117e <GPIO_Input_Config+0x112>
			break;
 800117c:	bf00      	nop
	}

	//EXTI configuration

	if (exti_t->en)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d006      	beq.n	8001194 <GPIO_Input_Config+0x128>
	{
		//Exti_Config
		exti_t->exti_pin = Pin;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	7afa      	ldrb	r2, [r7, #11]
 800118a:	705a      	strb	r2, [r3, #1]
		EXTI_Config(GPIOx , exti_t);
 800118c:	6879      	ldr	r1, [r7, #4]
 800118e:	68f8      	ldr	r0, [r7, #12]
 8001190:	f000 f904 	bl	800139c <EXTI_Config>
	else
	{
		//Nothing
	}

}
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40020000 	.word	0x40020000
 80011a0:	40023800 	.word	0x40023800
 80011a4:	40020400 	.word	0x40020400
 80011a8:	40020800 	.word	0x40020800
 80011ac:	40020c00 	.word	0x40020c00
 80011b0:	40021000 	.word	0x40021000
 80011b4:	40021c00 	.word	0x40021c00

080011b8 <GPIO_Output_Config>:
 *
 * In main(): GPIO_Output_Config(GPIOA, 8, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 */

void GPIO_Output_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, uint8_t Pull, uint8_t Speed, uint8_t output_type)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	4608      	mov	r0, r1
 80011c2:	4611      	mov	r1, r2
 80011c4:	461a      	mov	r2, r3
 80011c6:	4603      	mov	r3, r0
 80011c8:	70fb      	strb	r3, [r7, #3]
 80011ca:	460b      	mov	r3, r1
 80011cc:	70bb      	strb	r3, [r7, #2]
 80011ce:	4613      	mov	r3, r2
 80011d0:	707b      	strb	r3, [r7, #1]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a4b      	ldr	r2, [pc, #300]	@ (8001304 <GPIO_Output_Config+0x14c>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d106      	bne.n	80011e8 <GPIO_Output_Config+0x30>
 80011da:	4b4b      	ldr	r3, [pc, #300]	@ (8001308 <GPIO_Output_Config+0x150>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	4a4a      	ldr	r2, [pc, #296]	@ (8001308 <GPIO_Output_Config+0x150>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e6:	e035      	b.n	8001254 <GPIO_Output_Config+0x9c>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4a48      	ldr	r2, [pc, #288]	@ (800130c <GPIO_Output_Config+0x154>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d106      	bne.n	80011fe <GPIO_Output_Config+0x46>
 80011f0:	4b45      	ldr	r3, [pc, #276]	@ (8001308 <GPIO_Output_Config+0x150>)
 80011f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f4:	4a44      	ldr	r2, [pc, #272]	@ (8001308 <GPIO_Output_Config+0x150>)
 80011f6:	f043 0302 	orr.w	r3, r3, #2
 80011fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fc:	e02a      	b.n	8001254 <GPIO_Output_Config+0x9c>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a43      	ldr	r2, [pc, #268]	@ (8001310 <GPIO_Output_Config+0x158>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d106      	bne.n	8001214 <GPIO_Output_Config+0x5c>
 8001206:	4b40      	ldr	r3, [pc, #256]	@ (8001308 <GPIO_Output_Config+0x150>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	4a3f      	ldr	r2, [pc, #252]	@ (8001308 <GPIO_Output_Config+0x150>)
 800120c:	f043 0304 	orr.w	r3, r3, #4
 8001210:	6313      	str	r3, [r2, #48]	@ 0x30
 8001212:	e01f      	b.n	8001254 <GPIO_Output_Config+0x9c>
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4a3f      	ldr	r2, [pc, #252]	@ (8001314 <GPIO_Output_Config+0x15c>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d106      	bne.n	800122a <GPIO_Output_Config+0x72>
 800121c:	4b3a      	ldr	r3, [pc, #232]	@ (8001308 <GPIO_Output_Config+0x150>)
 800121e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001220:	4a39      	ldr	r2, [pc, #228]	@ (8001308 <GPIO_Output_Config+0x150>)
 8001222:	f043 0308 	orr.w	r3, r3, #8
 8001226:	6313      	str	r3, [r2, #48]	@ 0x30
 8001228:	e014      	b.n	8001254 <GPIO_Output_Config+0x9c>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4a3a      	ldr	r2, [pc, #232]	@ (8001318 <GPIO_Output_Config+0x160>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d106      	bne.n	8001240 <GPIO_Output_Config+0x88>
 8001232:	4b35      	ldr	r3, [pc, #212]	@ (8001308 <GPIO_Output_Config+0x150>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4a34      	ldr	r2, [pc, #208]	@ (8001308 <GPIO_Output_Config+0x150>)
 8001238:	f043 0310 	orr.w	r3, r3, #16
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
 800123e:	e009      	b.n	8001254 <GPIO_Output_Config+0x9c>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4a36      	ldr	r2, [pc, #216]	@ (800131c <GPIO_Output_Config+0x164>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d105      	bne.n	8001254 <GPIO_Output_Config+0x9c>
 8001248:	4b2f      	ldr	r3, [pc, #188]	@ (8001308 <GPIO_Output_Config+0x150>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124c:	4a2e      	ldr	r2, [pc, #184]	@ (8001308 <GPIO_Output_Config+0x150>)
 800124e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001252:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	78fb      	ldrb	r3, [r7, #3]
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	2103      	movs	r1, #3
 800125e:	fa01 f303 	lsl.w	r3, r1, r3
 8001262:	43db      	mvns	r3, r3
 8001264:	401a      	ands	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_OUTPUT<<(2*Pin));
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	78fb      	ldrb	r3, [r7, #3]
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	2101      	movs	r1, #1
 8001274:	fa01 f303 	lsl.w	r3, r1, r3
 8001278:	431a      	orrs	r2, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	601a      	str	r2, [r3, #0]

	//Pull
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	68da      	ldr	r2, [r3, #12]
 8001282:	78fb      	ldrb	r3, [r7, #3]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	2103      	movs	r1, #3
 8001288:	fa01 f303 	lsl.w	r3, r1, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	401a      	ands	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	60da      	str	r2, [r3, #12]
	GPIOx->PUPDR |= (Pull<<(2*Pin));
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	78b9      	ldrb	r1, [r7, #2]
 800129a:	78fa      	ldrb	r2, [r7, #3]
 800129c:	0052      	lsls	r2, r2, #1
 800129e:	fa01 f202 	lsl.w	r2, r1, r2
 80012a2:	431a      	orrs	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	60da      	str	r2, [r3, #12]

	//Speed
	GPIOx->OSPEEDR &= ~(OSPEEDR_MASK<<(2*Pin));
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	689a      	ldr	r2, [r3, #8]
 80012ac:	78fb      	ldrb	r3, [r7, #3]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	2103      	movs	r1, #3
 80012b2:	fa01 f303 	lsl.w	r3, r1, r3
 80012b6:	43db      	mvns	r3, r3
 80012b8:	401a      	ands	r2, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	609a      	str	r2, [r3, #8]
	GPIOx->OSPEEDR |= (Speed<<(2*Pin));
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	7879      	ldrb	r1, [r7, #1]
 80012c4:	78fa      	ldrb	r2, [r7, #3]
 80012c6:	0052      	lsls	r2, r2, #1
 80012c8:	fa01 f202 	lsl.w	r2, r1, r2
 80012cc:	431a      	orrs	r2, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	609a      	str	r2, [r3, #8]

	//Type of output
	GPIOx->OTYPER &= ~(OTYPER_MASK<<Pin);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685a      	ldr	r2, [r3, #4]
 80012d6:	78fb      	ldrb	r3, [r7, #3]
 80012d8:	2103      	movs	r1, #3
 80012da:	fa01 f303 	lsl.w	r3, r1, r3
 80012de:	43db      	mvns	r3, r3
 80012e0:	401a      	ands	r2, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	605a      	str	r2, [r3, #4]
	GPIOx->OTYPER |= (output_type<<Pin);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	7c39      	ldrb	r1, [r7, #16]
 80012ec:	78fa      	ldrb	r2, [r7, #3]
 80012ee:	fa01 f202 	lsl.w	r2, r1, r2
 80012f2:	431a      	orrs	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	605a      	str	r2, [r3, #4]
}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	40020000 	.word	0x40020000
 8001308:	40023800 	.word	0x40023800
 800130c:	40020400 	.word	0x40020400
 8001310:	40020800 	.word	0x40020800
 8001314:	40020c00 	.word	0x40020c00
 8001318:	40021000 	.word	0x40021000
 800131c:	40021c00 	.word	0x40021c00

08001320 <GPIO_Write_Toggle>:
 *
 * GPIO_Write_Toggle(GPIOA, 6);
 */

void GPIO_Write_Toggle(GPIO_TypeDef* GPIOx, uint8_t GPIO_Pin)
{
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	70fb      	strb	r3, [r7, #3]
	uint8_t param = CHECK_OUTPUT(GPIOx, GPIO_Pin);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	78fb      	ldrb	r3, [r7, #3]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	fa22 f303 	lsr.w	r3, r2, r3
 8001338:	f003 0303 	and.w	r3, r3, #3
 800133c:	2b01      	cmp	r3, #1
 800133e:	bf0c      	ite	eq
 8001340:	2301      	moveq	r3, #1
 8001342:	2300      	movne	r3, #0
 8001344:	b2db      	uxtb	r3, r3
 8001346:	73fb      	strb	r3, [r7, #15]
	uint8_t status_read = ((GPIOx->IDR) & (1<<GPIO_Pin));
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	691b      	ldr	r3, [r3, #16]
 800134c:	b2da      	uxtb	r2, r3
 800134e:	78fb      	ldrb	r3, [r7, #3]
 8001350:	2101      	movs	r1, #1
 8001352:	fa01 f303 	lsl.w	r3, r1, r3
 8001356:	b2db      	uxtb	r3, r3
 8001358:	4013      	ands	r3, r2
 800135a:	73bb      	strb	r3, [r7, #14]

	if(param)
 800135c:	7bfb      	ldrb	r3, [r7, #15]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d016      	beq.n	8001390 <GPIO_Write_Toggle+0x70>
	{
		if(status_read != GPIO_PIN_RESET)
 8001362:	7bbb      	ldrb	r3, [r7, #14]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d00a      	beq.n	800137e <GPIO_Write_Toggle+0x5e>
		{
			GPIOx->BSRR |= (1 << (GPIO_Pin + 16U)); //RESET
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	699b      	ldr	r3, [r3, #24]
 800136c:	78fa      	ldrb	r2, [r7, #3]
 800136e:	3210      	adds	r2, #16
 8001370:	2101      	movs	r1, #1
 8001372:	fa01 f202 	lsl.w	r2, r1, r2
 8001376:	431a      	orrs	r2, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	619a      	str	r2, [r3, #24]
	}
	else
	{
		//Nothing
	}
}
 800137c:	e008      	b.n	8001390 <GPIO_Write_Toggle+0x70>
			GPIOx->BSRR |= (1<<GPIO_Pin); //SET
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	699b      	ldr	r3, [r3, #24]
 8001382:	78fa      	ldrb	r2, [r7, #3]
 8001384:	2101      	movs	r1, #1
 8001386:	fa01 f202 	lsl.w	r2, r1, r2
 800138a:	431a      	orrs	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	619a      	str	r2, [r3, #24]
}
 8001390:	bf00      	nop
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <EXTI_Config>:
 *
 *	EXTI_Config is in GPIO_Input_Config();
 */

void EXTI_Config(GPIO_TypeDef *GPIOx ,EXTI_Config_t *exti_t)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
	uint8_t exti_index_r = (uint8_t)(exti_t->exti_pin/4.0);
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	785b      	ldrb	r3, [r3, #1]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff f8ba 	bl	8000524 <__aeabi_i2d>
 80013b0:	f04f 0200 	mov.w	r2, #0
 80013b4:	4b9d      	ldr	r3, [pc, #628]	@ (800162c <EXTI_Config+0x290>)
 80013b6:	f7ff fa49 	bl	800084c <__aeabi_ddiv>
 80013ba:	4602      	mov	r2, r0
 80013bc:	460b      	mov	r3, r1
 80013be:	4610      	mov	r0, r2
 80013c0:	4619      	mov	r1, r3
 80013c2:	f7ff fb2b 	bl	8000a1c <__aeabi_d2uiz>
 80013c6:	4603      	mov	r3, r0
 80013c8:	73fb      	strb	r3, [r7, #15]
	uint8_t exti_index_p = (uint8_t)((exti_t->exti_pin%4)*4);
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	785b      	ldrb	r3, [r3, #1]
 80013ce:	f003 0303 	and.w	r3, r3, #3
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	73bb      	strb	r3, [r7, #14]

	//Enable SYSCFG
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80013d8:	4b95      	ldr	r3, [pc, #596]	@ (8001630 <EXTI_Config+0x294>)
 80013da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013dc:	4a94      	ldr	r2, [pc, #592]	@ (8001630 <EXTI_Config+0x294>)
 80013de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013e2:	6453      	str	r3, [r2, #68]	@ 0x44
	 * EXTICR[3] 12 13 	14 	15
	 *
	 */

	//Enable EXTI
	EXTI->IMR |= (1<<exti_t->exti_pin);
 80013e4:	4b93      	ldr	r3, [pc, #588]	@ (8001634 <EXTI_Config+0x298>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	683a      	ldr	r2, [r7, #0]
 80013ea:	7852      	ldrb	r2, [r2, #1]
 80013ec:	4611      	mov	r1, r2
 80013ee:	2201      	movs	r2, #1
 80013f0:	408a      	lsls	r2, r1
 80013f2:	4611      	mov	r1, r2
 80013f4:	4a8f      	ldr	r2, [pc, #572]	@ (8001634 <EXTI_Config+0x298>)
 80013f6:	430b      	orrs	r3, r1
 80013f8:	6013      	str	r3, [r2, #0]
	SYSCFG -> EXTICR[exti_index_r] &= ~(EXTI_PMASK<<(2*exti_t->exti_pin));
 80013fa:	4a8f      	ldr	r2, [pc, #572]	@ (8001638 <EXTI_Config+0x29c>)
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
 80013fe:	3302      	adds	r3, #2
 8001400:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	785b      	ldrb	r3, [r3, #1]
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	210f      	movs	r1, #15
 800140c:	fa01 f303 	lsl.w	r3, r1, r3
 8001410:	43db      	mvns	r3, r3
 8001412:	4618      	mov	r0, r3
 8001414:	4988      	ldr	r1, [pc, #544]	@ (8001638 <EXTI_Config+0x29c>)
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	4002      	ands	r2, r0
 800141a:	3302      	adds	r3, #2
 800141c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Conect Pin to Exti Pin

	if (GPIOx == GPIOA)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a86      	ldr	r2, [pc, #536]	@ (800163c <EXTI_Config+0x2a0>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d10a      	bne.n	800143e <EXTI_Config+0xa2>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PA<<exti_index_p);
 8001428:	4883      	ldr	r0, [pc, #524]	@ (8001638 <EXTI_Config+0x29c>)
 800142a:	7bfa      	ldrb	r2, [r7, #15]
 800142c:	4982      	ldr	r1, [pc, #520]	@ (8001638 <EXTI_Config+0x29c>)
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	3202      	adds	r2, #2
 8001432:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8001436:	3302      	adds	r3, #2
 8001438:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800143c:	e067      	b.n	800150e <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOB)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a7f      	ldr	r2, [pc, #508]	@ (8001640 <EXTI_Config+0x2a4>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d110      	bne.n	8001468 <EXTI_Config+0xcc>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PB<<exti_index_p);
 8001446:	4a7c      	ldr	r2, [pc, #496]	@ (8001638 <EXTI_Config+0x29c>)
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	3302      	adds	r3, #2
 800144c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001450:	7bbb      	ldrb	r3, [r7, #14]
 8001452:	2101      	movs	r1, #1
 8001454:	fa01 f303 	lsl.w	r3, r1, r3
 8001458:	4618      	mov	r0, r3
 800145a:	4977      	ldr	r1, [pc, #476]	@ (8001638 <EXTI_Config+0x29c>)
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	4302      	orrs	r2, r0
 8001460:	3302      	adds	r3, #2
 8001462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001466:	e052      	b.n	800150e <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOC)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a76      	ldr	r2, [pc, #472]	@ (8001644 <EXTI_Config+0x2a8>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d110      	bne.n	8001492 <EXTI_Config+0xf6>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PC<<exti_index_p);
 8001470:	4a71      	ldr	r2, [pc, #452]	@ (8001638 <EXTI_Config+0x29c>)
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	3302      	adds	r3, #2
 8001476:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800147a:	7bbb      	ldrb	r3, [r7, #14]
 800147c:	2102      	movs	r1, #2
 800147e:	fa01 f303 	lsl.w	r3, r1, r3
 8001482:	4618      	mov	r0, r3
 8001484:	496c      	ldr	r1, [pc, #432]	@ (8001638 <EXTI_Config+0x29c>)
 8001486:	7bfb      	ldrb	r3, [r7, #15]
 8001488:	4302      	orrs	r2, r0
 800148a:	3302      	adds	r3, #2
 800148c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001490:	e03d      	b.n	800150e <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOD)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a6c      	ldr	r2, [pc, #432]	@ (8001648 <EXTI_Config+0x2ac>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d110      	bne.n	80014bc <EXTI_Config+0x120>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PD<<exti_index_p);
 800149a:	4a67      	ldr	r2, [pc, #412]	@ (8001638 <EXTI_Config+0x29c>)
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	3302      	adds	r3, #2
 80014a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014a4:	7bbb      	ldrb	r3, [r7, #14]
 80014a6:	2103      	movs	r1, #3
 80014a8:	fa01 f303 	lsl.w	r3, r1, r3
 80014ac:	4618      	mov	r0, r3
 80014ae:	4962      	ldr	r1, [pc, #392]	@ (8001638 <EXTI_Config+0x29c>)
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	4302      	orrs	r2, r0
 80014b4:	3302      	adds	r3, #2
 80014b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80014ba:	e028      	b.n	800150e <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOE)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	4a63      	ldr	r2, [pc, #396]	@ (800164c <EXTI_Config+0x2b0>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d110      	bne.n	80014e6 <EXTI_Config+0x14a>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PE<<exti_index_p);
 80014c4:	4a5c      	ldr	r2, [pc, #368]	@ (8001638 <EXTI_Config+0x29c>)
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
 80014c8:	3302      	adds	r3, #2
 80014ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014ce:	7bbb      	ldrb	r3, [r7, #14]
 80014d0:	2104      	movs	r1, #4
 80014d2:	fa01 f303 	lsl.w	r3, r1, r3
 80014d6:	4618      	mov	r0, r3
 80014d8:	4957      	ldr	r1, [pc, #348]	@ (8001638 <EXTI_Config+0x29c>)
 80014da:	7bfb      	ldrb	r3, [r7, #15]
 80014dc:	4302      	orrs	r2, r0
 80014de:	3302      	adds	r3, #2
 80014e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80014e4:	e013      	b.n	800150e <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOH)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a59      	ldr	r2, [pc, #356]	@ (8001650 <EXTI_Config+0x2b4>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d10f      	bne.n	800150e <EXTI_Config+0x172>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PH<<exti_index_p);
 80014ee:	4a52      	ldr	r2, [pc, #328]	@ (8001638 <EXTI_Config+0x29c>)
 80014f0:	7bfb      	ldrb	r3, [r7, #15]
 80014f2:	3302      	adds	r3, #2
 80014f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014f8:	7bbb      	ldrb	r3, [r7, #14]
 80014fa:	2107      	movs	r1, #7
 80014fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001500:	4618      	mov	r0, r3
 8001502:	494d      	ldr	r1, [pc, #308]	@ (8001638 <EXTI_Config+0x29c>)
 8001504:	7bfb      	ldrb	r3, [r7, #15]
 8001506:	4302      	orrs	r2, r0
 8001508:	3302      	adds	r3, #2
 800150a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	//Configure Trigger
	switch(exti_t->trigger)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	789b      	ldrb	r3, [r3, #2]
 8001512:	2b02      	cmp	r3, #2
 8001514:	d01e      	beq.n	8001554 <EXTI_Config+0x1b8>
 8001516:	2b02      	cmp	r3, #2
 8001518:	dc33      	bgt.n	8001582 <EXTI_Config+0x1e6>
 800151a:	2b00      	cmp	r3, #0
 800151c:	d002      	beq.n	8001524 <EXTI_Config+0x188>
 800151e:	2b01      	cmp	r3, #1
 8001520:	d00c      	beq.n	800153c <EXTI_Config+0x1a0>
		break;
	case FALLING_RISING_IT:
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
		EXTI -> RTSR |= (1<<exti_t->exti_pin);
		break;
	default: break;
 8001522:	e02e      	b.n	8001582 <EXTI_Config+0x1e6>
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
 8001524:	4b43      	ldr	r3, [pc, #268]	@ (8001634 <EXTI_Config+0x298>)
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	683a      	ldr	r2, [r7, #0]
 800152a:	7852      	ldrb	r2, [r2, #1]
 800152c:	4611      	mov	r1, r2
 800152e:	2201      	movs	r2, #1
 8001530:	408a      	lsls	r2, r1
 8001532:	4611      	mov	r1, r2
 8001534:	4a3f      	ldr	r2, [pc, #252]	@ (8001634 <EXTI_Config+0x298>)
 8001536:	430b      	orrs	r3, r1
 8001538:	60d3      	str	r3, [r2, #12]
		break;
 800153a:	e023      	b.n	8001584 <EXTI_Config+0x1e8>
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
 800153c:	4b3d      	ldr	r3, [pc, #244]	@ (8001634 <EXTI_Config+0x298>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	683a      	ldr	r2, [r7, #0]
 8001542:	7852      	ldrb	r2, [r2, #1]
 8001544:	4611      	mov	r1, r2
 8001546:	2201      	movs	r2, #1
 8001548:	408a      	lsls	r2, r1
 800154a:	4611      	mov	r1, r2
 800154c:	4a39      	ldr	r2, [pc, #228]	@ (8001634 <EXTI_Config+0x298>)
 800154e:	430b      	orrs	r3, r1
 8001550:	60d3      	str	r3, [r2, #12]
		break;
 8001552:	e017      	b.n	8001584 <EXTI_Config+0x1e8>
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
 8001554:	4b37      	ldr	r3, [pc, #220]	@ (8001634 <EXTI_Config+0x298>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	683a      	ldr	r2, [r7, #0]
 800155a:	7852      	ldrb	r2, [r2, #1]
 800155c:	4611      	mov	r1, r2
 800155e:	2201      	movs	r2, #1
 8001560:	408a      	lsls	r2, r1
 8001562:	4611      	mov	r1, r2
 8001564:	4a33      	ldr	r2, [pc, #204]	@ (8001634 <EXTI_Config+0x298>)
 8001566:	430b      	orrs	r3, r1
 8001568:	60d3      	str	r3, [r2, #12]
		EXTI -> RTSR |= (1<<exti_t->exti_pin);
 800156a:	4b32      	ldr	r3, [pc, #200]	@ (8001634 <EXTI_Config+0x298>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	683a      	ldr	r2, [r7, #0]
 8001570:	7852      	ldrb	r2, [r2, #1]
 8001572:	4611      	mov	r1, r2
 8001574:	2201      	movs	r2, #1
 8001576:	408a      	lsls	r2, r1
 8001578:	4611      	mov	r1, r2
 800157a:	4a2e      	ldr	r2, [pc, #184]	@ (8001634 <EXTI_Config+0x298>)
 800157c:	430b      	orrs	r3, r1
 800157e:	6093      	str	r3, [r2, #8]
		break;
 8001580:	e000      	b.n	8001584 <EXTI_Config+0x1e8>
	default: break;
 8001582:	bf00      	nop
	}

	//NVIC
	if(exti_t->exti_pin == 0)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	785b      	ldrb	r3, [r3, #1]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d117      	bne.n	80015bc <EXTI_Config+0x220>
	{
		NVIC_SetPriority(EXTI0_IRQn, exti_t->priority);
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	78db      	ldrb	r3, [r3, #3]
 8001590:	4619      	mov	r1, r3
 8001592:	2006      	movs	r0, #6
 8001594:	f7ff fd40 	bl	8001018 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI0_IRQn);
 8001598:	2006      	movs	r0, #6
 800159a:	f7ff fd01 	bl	8000fa0 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 800159e:	4b25      	ldr	r3, [pc, #148]	@ (8001634 <EXTI_Config+0x298>)
 80015a0:	695b      	ldr	r3, [r3, #20]
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	7852      	ldrb	r2, [r2, #1]
 80015a6:	4611      	mov	r1, r2
 80015a8:	2201      	movs	r2, #1
 80015aa:	408a      	lsls	r2, r1
 80015ac:	4611      	mov	r1, r2
 80015ae:	4a21      	ldr	r2, [pc, #132]	@ (8001634 <EXTI_Config+0x298>)
 80015b0:	430b      	orrs	r3, r1
 80015b2:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI0_IRQn);
 80015b4:	2006      	movs	r0, #6
 80015b6:	f7ff fd11 	bl	8000fdc <__NVIC_ClearPendingIRQ>
		NVIC_EnableIRQ(EXTI15_10_IRQn);
		EXTI -> PR |= (1<<exti_t->exti_pin);
		NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
	}

}
 80015ba:	e0c2      	b.n	8001742 <EXTI_Config+0x3a6>
	else if(exti_t->exti_pin == 1)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	785b      	ldrb	r3, [r3, #1]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d117      	bne.n	80015f4 <EXTI_Config+0x258>
		NVIC_SetPriority(EXTI1_IRQn, exti_t->priority);
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	78db      	ldrb	r3, [r3, #3]
 80015c8:	4619      	mov	r1, r3
 80015ca:	2007      	movs	r0, #7
 80015cc:	f7ff fd24 	bl	8001018 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI1_IRQn);
 80015d0:	2007      	movs	r0, #7
 80015d2:	f7ff fce5 	bl	8000fa0 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 80015d6:	4b17      	ldr	r3, [pc, #92]	@ (8001634 <EXTI_Config+0x298>)
 80015d8:	695b      	ldr	r3, [r3, #20]
 80015da:	683a      	ldr	r2, [r7, #0]
 80015dc:	7852      	ldrb	r2, [r2, #1]
 80015de:	4611      	mov	r1, r2
 80015e0:	2201      	movs	r2, #1
 80015e2:	408a      	lsls	r2, r1
 80015e4:	4611      	mov	r1, r2
 80015e6:	4a13      	ldr	r2, [pc, #76]	@ (8001634 <EXTI_Config+0x298>)
 80015e8:	430b      	orrs	r3, r1
 80015ea:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80015ec:	2007      	movs	r0, #7
 80015ee:	f7ff fcf5 	bl	8000fdc <__NVIC_ClearPendingIRQ>
}
 80015f2:	e0a6      	b.n	8001742 <EXTI_Config+0x3a6>
	else if(exti_t->exti_pin == 2)
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	785b      	ldrb	r3, [r3, #1]
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d12b      	bne.n	8001654 <EXTI_Config+0x2b8>
		NVIC_SetPriority(EXTI2_IRQn, exti_t->priority);
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	78db      	ldrb	r3, [r3, #3]
 8001600:	4619      	mov	r1, r3
 8001602:	2008      	movs	r0, #8
 8001604:	f7ff fd08 	bl	8001018 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI2_IRQn);
 8001608:	2008      	movs	r0, #8
 800160a:	f7ff fcc9 	bl	8000fa0 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 800160e:	4b09      	ldr	r3, [pc, #36]	@ (8001634 <EXTI_Config+0x298>)
 8001610:	695b      	ldr	r3, [r3, #20]
 8001612:	683a      	ldr	r2, [r7, #0]
 8001614:	7852      	ldrb	r2, [r2, #1]
 8001616:	4611      	mov	r1, r2
 8001618:	2201      	movs	r2, #1
 800161a:	408a      	lsls	r2, r1
 800161c:	4611      	mov	r1, r2
 800161e:	4a05      	ldr	r2, [pc, #20]	@ (8001634 <EXTI_Config+0x298>)
 8001620:	430b      	orrs	r3, r1
 8001622:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI2_IRQn);
 8001624:	2008      	movs	r0, #8
 8001626:	f7ff fcd9 	bl	8000fdc <__NVIC_ClearPendingIRQ>
}
 800162a:	e08a      	b.n	8001742 <EXTI_Config+0x3a6>
 800162c:	40100000 	.word	0x40100000
 8001630:	40023800 	.word	0x40023800
 8001634:	40013c00 	.word	0x40013c00
 8001638:	40013800 	.word	0x40013800
 800163c:	40020000 	.word	0x40020000
 8001640:	40020400 	.word	0x40020400
 8001644:	40020800 	.word	0x40020800
 8001648:	40020c00 	.word	0x40020c00
 800164c:	40021000 	.word	0x40021000
 8001650:	40021c00 	.word	0x40021c00
	else if(exti_t->exti_pin == 3)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	785b      	ldrb	r3, [r3, #1]
 8001658:	2b03      	cmp	r3, #3
 800165a:	d117      	bne.n	800168c <EXTI_Config+0x2f0>
		NVIC_SetPriority(EXTI3_IRQn, exti_t->priority);
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	78db      	ldrb	r3, [r3, #3]
 8001660:	4619      	mov	r1, r3
 8001662:	2009      	movs	r0, #9
 8001664:	f7ff fcd8 	bl	8001018 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI3_IRQn);
 8001668:	2009      	movs	r0, #9
 800166a:	f7ff fc99 	bl	8000fa0 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 800166e:	4b37      	ldr	r3, [pc, #220]	@ (800174c <EXTI_Config+0x3b0>)
 8001670:	695b      	ldr	r3, [r3, #20]
 8001672:	683a      	ldr	r2, [r7, #0]
 8001674:	7852      	ldrb	r2, [r2, #1]
 8001676:	4611      	mov	r1, r2
 8001678:	2201      	movs	r2, #1
 800167a:	408a      	lsls	r2, r1
 800167c:	4611      	mov	r1, r2
 800167e:	4a33      	ldr	r2, [pc, #204]	@ (800174c <EXTI_Config+0x3b0>)
 8001680:	430b      	orrs	r3, r1
 8001682:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI3_IRQn);
 8001684:	2009      	movs	r0, #9
 8001686:	f7ff fca9 	bl	8000fdc <__NVIC_ClearPendingIRQ>
}
 800168a:	e05a      	b.n	8001742 <EXTI_Config+0x3a6>
	else if(exti_t->exti_pin == 4)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	785b      	ldrb	r3, [r3, #1]
 8001690:	2b04      	cmp	r3, #4
 8001692:	d117      	bne.n	80016c4 <EXTI_Config+0x328>
		NVIC_SetPriority(EXTI4_IRQn,exti_t->priority);
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	78db      	ldrb	r3, [r3, #3]
 8001698:	4619      	mov	r1, r3
 800169a:	200a      	movs	r0, #10
 800169c:	f7ff fcbc 	bl	8001018 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI4_IRQn);
 80016a0:	200a      	movs	r0, #10
 80016a2:	f7ff fc7d 	bl	8000fa0 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 80016a6:	4b29      	ldr	r3, [pc, #164]	@ (800174c <EXTI_Config+0x3b0>)
 80016a8:	695b      	ldr	r3, [r3, #20]
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	7852      	ldrb	r2, [r2, #1]
 80016ae:	4611      	mov	r1, r2
 80016b0:	2201      	movs	r2, #1
 80016b2:	408a      	lsls	r2, r1
 80016b4:	4611      	mov	r1, r2
 80016b6:	4a25      	ldr	r2, [pc, #148]	@ (800174c <EXTI_Config+0x3b0>)
 80016b8:	430b      	orrs	r3, r1
 80016ba:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI4_IRQn);
 80016bc:	200a      	movs	r0, #10
 80016be:	f7ff fc8d 	bl	8000fdc <__NVIC_ClearPendingIRQ>
}
 80016c2:	e03e      	b.n	8001742 <EXTI_Config+0x3a6>
	else if((exti_t->exti_pin>=5) && (exti_t->exti_pin<=9))
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	785b      	ldrb	r3, [r3, #1]
 80016c8:	2b04      	cmp	r3, #4
 80016ca:	d91b      	bls.n	8001704 <EXTI_Config+0x368>
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	785b      	ldrb	r3, [r3, #1]
 80016d0:	2b09      	cmp	r3, #9
 80016d2:	d817      	bhi.n	8001704 <EXTI_Config+0x368>
		NVIC_SetPriority(EXTI9_5_IRQn, exti_t->priority);
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	78db      	ldrb	r3, [r3, #3]
 80016d8:	4619      	mov	r1, r3
 80016da:	2017      	movs	r0, #23
 80016dc:	f7ff fc9c 	bl	8001018 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016e0:	2017      	movs	r0, #23
 80016e2:	f7ff fc5d 	bl	8000fa0 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 80016e6:	4b19      	ldr	r3, [pc, #100]	@ (800174c <EXTI_Config+0x3b0>)
 80016e8:	695b      	ldr	r3, [r3, #20]
 80016ea:	683a      	ldr	r2, [r7, #0]
 80016ec:	7852      	ldrb	r2, [r2, #1]
 80016ee:	4611      	mov	r1, r2
 80016f0:	2201      	movs	r2, #1
 80016f2:	408a      	lsls	r2, r1
 80016f4:	4611      	mov	r1, r2
 80016f6:	4a15      	ldr	r2, [pc, #84]	@ (800174c <EXTI_Config+0x3b0>)
 80016f8:	430b      	orrs	r3, r1
 80016fa:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
 80016fc:	2017      	movs	r0, #23
 80016fe:	f7ff fc6d 	bl	8000fdc <__NVIC_ClearPendingIRQ>
}
 8001702:	e01e      	b.n	8001742 <EXTI_Config+0x3a6>
	else if((exti_t->exti_pin>=10) && (exti_t->exti_pin<=15))
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	785b      	ldrb	r3, [r3, #1]
 8001708:	2b09      	cmp	r3, #9
 800170a:	d91a      	bls.n	8001742 <EXTI_Config+0x3a6>
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	785b      	ldrb	r3, [r3, #1]
 8001710:	2b0f      	cmp	r3, #15
 8001712:	d816      	bhi.n	8001742 <EXTI_Config+0x3a6>
		NVIC_SetPriority(EXTI15_10_IRQn, exti_t->priority);
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	78db      	ldrb	r3, [r3, #3]
 8001718:	4619      	mov	r1, r3
 800171a:	2028      	movs	r0, #40	@ 0x28
 800171c:	f7ff fc7c 	bl	8001018 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001720:	2028      	movs	r0, #40	@ 0x28
 8001722:	f7ff fc3d 	bl	8000fa0 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 8001726:	4b09      	ldr	r3, [pc, #36]	@ (800174c <EXTI_Config+0x3b0>)
 8001728:	695b      	ldr	r3, [r3, #20]
 800172a:	683a      	ldr	r2, [r7, #0]
 800172c:	7852      	ldrb	r2, [r2, #1]
 800172e:	4611      	mov	r1, r2
 8001730:	2201      	movs	r2, #1
 8001732:	408a      	lsls	r2, r1
 8001734:	4611      	mov	r1, r2
 8001736:	4a05      	ldr	r2, [pc, #20]	@ (800174c <EXTI_Config+0x3b0>)
 8001738:	430b      	orrs	r3, r1
 800173a:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 800173c:	2028      	movs	r0, #40	@ 0x28
 800173e:	f7ff fc4d 	bl	8000fdc <__NVIC_ClearPendingIRQ>
}
 8001742:	bf00      	nop
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40013c00 	.word	0x40013c00

08001750 <GPIO_Analog_Config>:

void GPIO_Analog_Config(GPIO_TypeDef *GPIOx, uint8_t Pin, ADC1_Sample_Ch_e sample_ch)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	460b      	mov	r3, r1
 800175a:	70fb      	strb	r3, [r7, #3]
 800175c:	4613      	mov	r3, r2
 800175e:	70bb      	strb	r3, [r7, #2]
	//Enable Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	4a54      	ldr	r2, [pc, #336]	@ (80018b4 <GPIO_Analog_Config+0x164>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d106      	bne.n	8001776 <GPIO_Analog_Config+0x26>
 8001768:	4b53      	ldr	r3, [pc, #332]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 800176a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176c:	4a52      	ldr	r2, [pc, #328]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 800176e:	f043 0301 	orr.w	r3, r3, #1
 8001772:	6313      	str	r3, [r2, #48]	@ 0x30
 8001774:	e035      	b.n	80017e2 <GPIO_Analog_Config+0x92>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4a50      	ldr	r2, [pc, #320]	@ (80018bc <GPIO_Analog_Config+0x16c>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d106      	bne.n	800178c <GPIO_Analog_Config+0x3c>
 800177e:	4b4e      	ldr	r3, [pc, #312]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	4a4d      	ldr	r2, [pc, #308]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 8001784:	f043 0302 	orr.w	r3, r3, #2
 8001788:	6313      	str	r3, [r2, #48]	@ 0x30
 800178a:	e02a      	b.n	80017e2 <GPIO_Analog_Config+0x92>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	4a4c      	ldr	r2, [pc, #304]	@ (80018c0 <GPIO_Analog_Config+0x170>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d106      	bne.n	80017a2 <GPIO_Analog_Config+0x52>
 8001794:	4b48      	ldr	r3, [pc, #288]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 8001796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001798:	4a47      	ldr	r2, [pc, #284]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 800179a:	f043 0304 	orr.w	r3, r3, #4
 800179e:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a0:	e01f      	b.n	80017e2 <GPIO_Analog_Config+0x92>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a47      	ldr	r2, [pc, #284]	@ (80018c4 <GPIO_Analog_Config+0x174>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d106      	bne.n	80017b8 <GPIO_Analog_Config+0x68>
 80017aa:	4b43      	ldr	r3, [pc, #268]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	4a42      	ldr	r2, [pc, #264]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 80017b0:	f043 0308 	orr.w	r3, r3, #8
 80017b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b6:	e014      	b.n	80017e2 <GPIO_Analog_Config+0x92>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a43      	ldr	r2, [pc, #268]	@ (80018c8 <GPIO_Analog_Config+0x178>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d106      	bne.n	80017ce <GPIO_Analog_Config+0x7e>
 80017c0:	4b3d      	ldr	r3, [pc, #244]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 80017c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c4:	4a3c      	ldr	r2, [pc, #240]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 80017c6:	f043 0310 	orr.w	r3, r3, #16
 80017ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80017cc:	e009      	b.n	80017e2 <GPIO_Analog_Config+0x92>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a3e      	ldr	r2, [pc, #248]	@ (80018cc <GPIO_Analog_Config+0x17c>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d105      	bne.n	80017e2 <GPIO_Analog_Config+0x92>
 80017d6:	4b38      	ldr	r3, [pc, #224]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	4a37      	ldr	r2, [pc, #220]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 80017dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017e0:	6313      	str	r3, [r2, #48]	@ 0x30

	//Habilitamos ADC para configurar
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80017e2:	4b35      	ldr	r3, [pc, #212]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e6:	4a34      	ldr	r2, [pc, #208]	@ (80018b8 <GPIO_Analog_Config+0x168>)
 80017e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ec:	6453      	str	r3, [r2, #68]	@ 0x44

	//Analog Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	78fb      	ldrb	r3, [r7, #3]
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	2103      	movs	r1, #3
 80017f8:	fa01 f303 	lsl.w	r3, r1, r3
 80017fc:	43db      	mvns	r3, r3
 80017fe:	401a      	ands	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_ANALOG<<(2*Pin));
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	78fb      	ldrb	r3, [r7, #3]
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	2103      	movs	r1, #3
 800180e:	fa01 f303 	lsl.w	r3, r1, r3
 8001812:	431a      	orrs	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	601a      	str	r2, [r3, #0]

	//No pull-down
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	68da      	ldr	r2, [r3, #12]
 800181c:	78fb      	ldrb	r3, [r7, #3]
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	2103      	movs	r1, #3
 8001822:	fa01 f303 	lsl.w	r3, r1, r3
 8001826:	43db      	mvns	r3, r3
 8001828:	401a      	ands	r2, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	60da      	str	r2, [r3, #12]

	//Ch Sampling Time
	if(Pin>=0 && Pin<=9)
 800182e:	78fb      	ldrb	r3, [r7, #3]
 8001830:	2b09      	cmp	r3, #9
 8001832:	d819      	bhi.n	8001868 <GPIO_Analog_Config+0x118>
	{
		ADC1->SMPR2 &= ~(ADC1_SMPR_Msk<<(3*Pin));
 8001834:	4b26      	ldr	r3, [pc, #152]	@ (80018d0 <GPIO_Analog_Config+0x180>)
 8001836:	6919      	ldr	r1, [r3, #16]
 8001838:	78fa      	ldrb	r2, [r7, #3]
 800183a:	4613      	mov	r3, r2
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	4413      	add	r3, r2
 8001840:	2207      	movs	r2, #7
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	43db      	mvns	r3, r3
 8001848:	4a21      	ldr	r2, [pc, #132]	@ (80018d0 <GPIO_Analog_Config+0x180>)
 800184a:	400b      	ands	r3, r1
 800184c:	6113      	str	r3, [r2, #16]
		ADC1->SMPR2 |= (sample_ch<<(3*Pin));
 800184e:	4b20      	ldr	r3, [pc, #128]	@ (80018d0 <GPIO_Analog_Config+0x180>)
 8001850:	6919      	ldr	r1, [r3, #16]
 8001852:	78b8      	ldrb	r0, [r7, #2]
 8001854:	78fa      	ldrb	r2, [r7, #3]
 8001856:	4613      	mov	r3, r2
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	4413      	add	r3, r2
 800185c:	fa00 f303 	lsl.w	r3, r0, r3
 8001860:	4a1b      	ldr	r2, [pc, #108]	@ (80018d0 <GPIO_Analog_Config+0x180>)
 8001862:	430b      	orrs	r3, r1
 8001864:	6113      	str	r3, [r2, #16]
	else
	{
		//Nothing
	}

}
 8001866:	e01e      	b.n	80018a6 <GPIO_Analog_Config+0x156>
	else if(Pin>=10 && Pin<=18)
 8001868:	78fb      	ldrb	r3, [r7, #3]
 800186a:	2b09      	cmp	r3, #9
 800186c:	d91b      	bls.n	80018a6 <GPIO_Analog_Config+0x156>
 800186e:	78fb      	ldrb	r3, [r7, #3]
 8001870:	2b12      	cmp	r3, #18
 8001872:	d818      	bhi.n	80018a6 <GPIO_Analog_Config+0x156>
		ADC1->SMPR1 &= ~(ADC1_SMPR_Msk<<(3*Pin));
 8001874:	4b16      	ldr	r3, [pc, #88]	@ (80018d0 <GPIO_Analog_Config+0x180>)
 8001876:	68d9      	ldr	r1, [r3, #12]
 8001878:	78fa      	ldrb	r2, [r7, #3]
 800187a:	4613      	mov	r3, r2
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	4413      	add	r3, r2
 8001880:	2207      	movs	r2, #7
 8001882:	fa02 f303 	lsl.w	r3, r2, r3
 8001886:	43db      	mvns	r3, r3
 8001888:	4a11      	ldr	r2, [pc, #68]	@ (80018d0 <GPIO_Analog_Config+0x180>)
 800188a:	400b      	ands	r3, r1
 800188c:	60d3      	str	r3, [r2, #12]
		ADC1->SMPR1 |= (sample_ch<<(3*Pin));
 800188e:	4b10      	ldr	r3, [pc, #64]	@ (80018d0 <GPIO_Analog_Config+0x180>)
 8001890:	68d9      	ldr	r1, [r3, #12]
 8001892:	78b8      	ldrb	r0, [r7, #2]
 8001894:	78fa      	ldrb	r2, [r7, #3]
 8001896:	4613      	mov	r3, r2
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	4413      	add	r3, r2
 800189c:	fa00 f303 	lsl.w	r3, r0, r3
 80018a0:	4a0b      	ldr	r2, [pc, #44]	@ (80018d0 <GPIO_Analog_Config+0x180>)
 80018a2:	430b      	orrs	r3, r1
 80018a4:	60d3      	str	r3, [r2, #12]
}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	40020000 	.word	0x40020000
 80018b8:	40023800 	.word	0x40023800
 80018bc:	40020400 	.word	0x40020400
 80018c0:	40020800 	.word	0x40020800
 80018c4:	40020c00 	.word	0x40020c00
 80018c8:	40021000 	.word	0x40021000
 80018cc:	40021c00 	.word	0x40021c00
 80018d0:	40012000 	.word	0x40012000

080018d4 <flash_config>:
 */

#include "RCC.h"

void flash_config(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
	/**Se habilita por recomendacin*/
	FLASH -> ACR |= 1<<9;
 80018d8:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <flash_config+0x4c>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a10      	ldr	r2, [pc, #64]	@ (8001920 <flash_config+0x4c>)
 80018de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018e2:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<10;
 80018e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001920 <flash_config+0x4c>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001920 <flash_config+0x4c>)
 80018ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018ee:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<8;
 80018f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001920 <flash_config+0x4c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001920 <flash_config+0x4c>)
 80018f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018fa:	6013      	str	r3, [r2, #0]

	/*Se habilitan algunos clocks*/
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80018fc:	4b09      	ldr	r3, [pc, #36]	@ (8001924 <flash_config+0x50>)
 80018fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001900:	4a08      	ldr	r2, [pc, #32]	@ (8001924 <flash_config+0x50>)
 8001902:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001906:	6453      	str	r3, [r2, #68]	@ 0x44
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001908:	4b06      	ldr	r3, [pc, #24]	@ (8001924 <flash_config+0x50>)
 800190a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190c:	4a05      	ldr	r2, [pc, #20]	@ (8001924 <flash_config+0x50>)
 800190e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001912:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	40023c00 	.word	0x40023c00
 8001924:	40023800 	.word	0x40023800

08001928 <HSI_Config_PLL>:
#endif

#ifdef PLL_ON

void HSI_Config_PLL(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSION;
 800192c:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <HSI_Config_PLL+0x34>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a0a      	ldr	r2, [pc, #40]	@ (800195c <HSI_Config_PLL+0x34>)
 8001932:	f043 0301 	orr.w	r3, r3, #1
 8001936:	6013      	str	r3, [r2, #0]
	/*Esperamos a que est listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSIRDY));
 8001938:	bf00      	nop
 800193a:	4b08      	ldr	r3, [pc, #32]	@ (800195c <HSI_Config_PLL+0x34>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	2b00      	cmp	r3, #0
 8001944:	d0f9      	beq.n	800193a <HSI_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 8001946:	4b05      	ldr	r3, [pc, #20]	@ (800195c <HSI_Config_PLL+0x34>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	4a04      	ldr	r2, [pc, #16]	@ (800195c <HSI_Config_PLL+0x34>)
 800194c:	f023 0303 	bic.w	r3, r3, #3
 8001950:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 8001952:	f7ff fa2b 	bl	8000dac <SystemCoreClockUpdate>
}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40023800 	.word	0x40023800

08001960 <HSE_Config_PLL>:

void HSE_Config_PLL(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 8001964:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <HSE_Config_PLL+0x34>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a0a      	ldr	r2, [pc, #40]	@ (8001994 <HSE_Config_PLL+0x34>)
 800196a:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 800196e:	6013      	str	r3, [r2, #0]
	/*Esperamos a que est listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSERDY));
 8001970:	bf00      	nop
 8001972:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <HSE_Config_PLL+0x34>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d0f9      	beq.n	8001972 <HSE_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 800197e:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <HSE_Config_PLL+0x34>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	4a04      	ldr	r2, [pc, #16]	@ (8001994 <HSE_Config_PLL+0x34>)
 8001984:	f023 0303 	bic.w	r3, r3, #3
 8001988:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 800198a:	f7ff fa0f 	bl	8000dac <SystemCoreClockUpdate>
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40023800 	.word	0x40023800

08001998 <PLL_Config>:

void PLL_Config(uint8_t Source)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	71fb      	strb	r3, [r7, #7]
	/*Apagamos el PLL  por las dudas*/
	RCC -> CR &= ~RCC_CR_PLLON_Msk;
 80019a2:	4b58      	ldr	r3, [pc, #352]	@ (8001b04 <PLL_Config+0x16c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a57      	ldr	r2, [pc, #348]	@ (8001b04 <PLL_Config+0x16c>)
 80019a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019ac:	6013      	str	r3, [r2, #0]

	/*Escojemos fuente de reloj para PLL*/

	switch(Source)
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d030      	beq.n	8001a16 <PLL_Config+0x7e>
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d15b      	bne.n	8001a70 <PLL_Config+0xd8>
	{
		case HSE_SOURCE:

			HSE_Config_PLL(); //FOSC= 8Mhz, M=/4, N=*168, P=1(/4)
 80019b8:	f7ff ffd2 	bl	8001960 <HSE_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
 80019bc:	4b51      	ldr	r3, [pc, #324]	@ (8001b04 <PLL_Config+0x16c>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	4a50      	ldr	r2, [pc, #320]	@ (8001b04 <PLL_Config+0x16c>)
 80019c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019c6:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 8Mhz / 4 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 80019c8:	4b4e      	ldr	r3, [pc, #312]	@ (8001b04 <PLL_Config+0x16c>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	4a4d      	ldr	r2, [pc, #308]	@ (8001b04 <PLL_Config+0x16c>)
 80019ce:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80019d2:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (4<<0); //M 1-2Mhz
 80019d4:	4b4b      	ldr	r3, [pc, #300]	@ (8001b04 <PLL_Config+0x16c>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	4a4a      	ldr	r2, [pc, #296]	@ (8001b04 <PLL_Config+0x16c>)
 80019da:	f043 0304 	orr.w	r3, r3, #4
 80019de:	6053      	str	r3, [r2, #4]

			//2Mhz * 84 = 168Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 80019e0:	4b48      	ldr	r3, [pc, #288]	@ (8001b04 <PLL_Config+0x16c>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	4a47      	ldr	r2, [pc, #284]	@ (8001b04 <PLL_Config+0x16c>)
 80019e6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80019ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80019ee:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 80019f0:	4b44      	ldr	r3, [pc, #272]	@ (8001b04 <PLL_Config+0x16c>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	4a43      	ldr	r2, [pc, #268]	@ (8001b04 <PLL_Config+0x16c>)
 80019f6:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 80019fa:	6053      	str	r3, [r2, #4]

			//336Mhz / 2 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 80019fc:	4b41      	ldr	r3, [pc, #260]	@ (8001b04 <PLL_Config+0x16c>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	4a40      	ldr	r2, [pc, #256]	@ (8001b04 <PLL_Config+0x16c>)
 8001a02:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001a06:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 8001a08:	4b3e      	ldr	r3, [pc, #248]	@ (8001b04 <PLL_Config+0x16c>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	4a3d      	ldr	r2, [pc, #244]	@ (8001b04 <PLL_Config+0x16c>)
 8001a0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a12:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 8001a14:	e02d      	b.n	8001a72 <PLL_Config+0xda>

		case HSI_SOURCE:

			HSI_Config_PLL(); //FOSC= 16Mhz, M=/8, N=*168, P=1(/4)
 8001a16:	f7ff ff87 	bl	8001928 <HSI_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI;
 8001a1a:	4b3a      	ldr	r3, [pc, #232]	@ (8001b04 <PLL_Config+0x16c>)
 8001a1c:	4a39      	ldr	r2, [pc, #228]	@ (8001b04 <PLL_Config+0x16c>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 16Mhz / 8 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 8001a22:	4b38      	ldr	r3, [pc, #224]	@ (8001b04 <PLL_Config+0x16c>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	4a37      	ldr	r2, [pc, #220]	@ (8001b04 <PLL_Config+0x16c>)
 8001a28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a2c:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (8<<0); //M 1-2Mhz
 8001a2e:	4b35      	ldr	r3, [pc, #212]	@ (8001b04 <PLL_Config+0x16c>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	4a34      	ldr	r2, [pc, #208]	@ (8001b04 <PLL_Config+0x16c>)
 8001a34:	f043 0308 	orr.w	r3, r3, #8
 8001a38:	6053      	str	r3, [r2, #4]

			//2Mhz * 168 = 336Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8001a3a:	4b32      	ldr	r3, [pc, #200]	@ (8001b04 <PLL_Config+0x16c>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	4a31      	ldr	r2, [pc, #196]	@ (8001b04 <PLL_Config+0x16c>)
 8001a40:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001a44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001a48:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 8001a4a:	4b2e      	ldr	r3, [pc, #184]	@ (8001b04 <PLL_Config+0x16c>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	4a2d      	ldr	r2, [pc, #180]	@ (8001b04 <PLL_Config+0x16c>)
 8001a50:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 8001a54:	6053      	str	r3, [r2, #4]

			//336Mhz / 4 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 8001a56:	4b2b      	ldr	r3, [pc, #172]	@ (8001b04 <PLL_Config+0x16c>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	4a2a      	ldr	r2, [pc, #168]	@ (8001b04 <PLL_Config+0x16c>)
 8001a5c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001a60:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 8001a62:	4b28      	ldr	r3, [pc, #160]	@ (8001b04 <PLL_Config+0x16c>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	4a27      	ldr	r2, [pc, #156]	@ (8001b04 <PLL_Config+0x16c>)
 8001a68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a6c:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 8001a6e:	e000      	b.n	8001a72 <PLL_Config+0xda>
		default: break;
 8001a70:	bf00      	nop
	}

	/*Habilitar el PLL*/
	RCC -> CR |= RCC_CR_PLLON;
 8001a72:	4b24      	ldr	r3, [pc, #144]	@ (8001b04 <PLL_Config+0x16c>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a23      	ldr	r2, [pc, #140]	@ (8001b04 <PLL_Config+0x16c>)
 8001a78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a7c:	6013      	str	r3, [r2, #0]

	/*Esperamos a que est listo el cambio de oscilador*/
	while(!(RCC->CR & RCC_CR_PLLRDY));
 8001a7e:	bf00      	nop
 8001a80:	4b20      	ldr	r3, [pc, #128]	@ (8001b04 <PLL_Config+0x16c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0f9      	beq.n	8001a80 <PLL_Config+0xe8>

	/*Configurar Prescalers*/

	RCC -> CFGR &= ~RCC_CFGR_PPRE2_Msk;
 8001a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001b04 <PLL_Config+0x16c>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	4a1c      	ldr	r2, [pc, #112]	@ (8001b04 <PLL_Config+0x16c>)
 8001a92:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001a96:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV1; //APB2 <=84Mhz
 8001a98:	4b1a      	ldr	r3, [pc, #104]	@ (8001b04 <PLL_Config+0x16c>)
 8001a9a:	4a1a      	ldr	r2, [pc, #104]	@ (8001b04 <PLL_Config+0x16c>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	6093      	str	r3, [r2, #8]

	RCC -> CFGR &= ~RCC_CFGR_PPRE1_Msk;
 8001aa0:	4b18      	ldr	r3, [pc, #96]	@ (8001b04 <PLL_Config+0x16c>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	4a17      	ldr	r2, [pc, #92]	@ (8001b04 <PLL_Config+0x16c>)
 8001aa6:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8001aaa:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV2; //APB1 <=42Mhz
 8001aac:	4b15      	ldr	r3, [pc, #84]	@ (8001b04 <PLL_Config+0x16c>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	4a14      	ldr	r2, [pc, #80]	@ (8001b04 <PLL_Config+0x16c>)
 8001ab2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ab6:	6093      	str	r3, [r2, #8]

	/*Configurar la latencia de la flash (Revisar Pag. 46 ref. manual STM32F401X)*/
	FLASH -> ACR &= ~FLASH_ACR_LATENCY;
 8001ab8:	4b13      	ldr	r3, [pc, #76]	@ (8001b08 <PLL_Config+0x170>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a12      	ldr	r2, [pc, #72]	@ (8001b08 <PLL_Config+0x170>)
 8001abe:	f023 0307 	bic.w	r3, r3, #7
 8001ac2:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_LATENCY_2WS;
 8001ac4:	4b10      	ldr	r3, [pc, #64]	@ (8001b08 <PLL_Config+0x170>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a0f      	ldr	r2, [pc, #60]	@ (8001b08 <PLL_Config+0x170>)
 8001aca:	f043 0302 	orr.w	r3, r3, #2
 8001ace:	6013      	str	r3, [r2, #0]

	/*Seleccionar la fuente dek sysclk*/
	RCC->CFGR 	&= ~RCC_CFGR_SW_Msk;
 8001ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b04 <PLL_Config+0x16c>)
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	4a0b      	ldr	r2, [pc, #44]	@ (8001b04 <PLL_Config+0x16c>)
 8001ad6:	f023 0303 	bic.w	r3, r3, #3
 8001ada:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 8001adc:	4b09      	ldr	r3, [pc, #36]	@ (8001b04 <PLL_Config+0x16c>)
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	4a08      	ldr	r2, [pc, #32]	@ (8001b04 <PLL_Config+0x16c>)
 8001ae2:	f043 0302 	orr.w	r3, r3, #2
 8001ae6:	6093      	str	r3, [r2, #8]

	/*Esperamos a que est listo el cambio de oscilador*/
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));
 8001ae8:	bf00      	nop
 8001aea:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <PLL_Config+0x16c>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f003 0308 	and.w	r3, r3, #8
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f9      	beq.n	8001aea <PLL_Config+0x152>

	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 8001af6:	f7ff f959 	bl	8000dac <SystemCoreClockUpdate>
}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40023800 	.word	0x40023800
 8001b08:	40023c00 	.word	0x40023c00

08001b0c <USART1_Pin_Configuration>:

/*
 * @brief: Configuracin de pines USART1
 */
static void USART1_Pin_Configuration(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; //Clock
 8001b10:	4b1d      	ldr	r3, [pc, #116]	@ (8001b88 <USART1_Pin_Configuration+0x7c>)
 8001b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b14:	4a1c      	ldr	r2, [pc, #112]	@ (8001b88 <USART1_Pin_Configuration+0x7c>)
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOA -> MODER &= ~(GPIO_MODER_MODE10_Msk | GPIO_MODER_MODE9_Msk); //Clean GPIO Config
 8001b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a1a      	ldr	r2, [pc, #104]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b22:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8001b26:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER |= (GPIO_MODER_MODE10_1 | GPIO_MODER_MODE9_1); //Alternate GPIO Config
 8001b28:	4b18      	ldr	r3, [pc, #96]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a17      	ldr	r2, [pc, #92]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b2e:	f443 1320 	orr.w	r3, r3, #2621440	@ 0x280000
 8001b32:	6013      	str	r3, [r2, #0]

	GPIOA -> OSPEEDR  &= ~(GPIO_OSPEEDR_OSPEED10_Msk | GPIO_OSPEEDR_OSPEED9_Msk); //Clean GPIO Config OSPEED
 8001b34:	4b15      	ldr	r3, [pc, #84]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	4a14      	ldr	r2, [pc, #80]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b3a:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8001b3e:	6093      	str	r3, [r2, #8]
	GPIOA -> OSPEEDR |= ((0x03<<GPIO_OSPEEDR_OSPEED10_Pos) | (0x03<<GPIO_OSPEEDR_OSPEED9_Pos)); //GPIO Config OSPEED
 8001b40:	4b12      	ldr	r3, [pc, #72]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	4a11      	ldr	r2, [pc, #68]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b46:	f443 1370 	orr.w	r3, r3, #3932160	@ 0x3c0000
 8001b4a:	6093      	str	r3, [r2, #8]

	GPIOA -> PUPDR  &= ~(GPIO_PUPDR_PUPD10_Msk | GPIO_PUPDR_PUPD9_Msk); //Clean GPIO Config OSPEED
 8001b4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	4a0e      	ldr	r2, [pc, #56]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b52:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8001b56:	60d3      	str	r3, [r2, #12]
	GPIOA -> PUPDR |= ((0x01<<GPIO_PUPDR_PUPD10_Pos) | (0x01<<GPIO_PUPDR_PUPD9_Pos)); //GPIO Config OSPEED
 8001b58:	4b0c      	ldr	r3, [pc, #48]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	4a0b      	ldr	r2, [pc, #44]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b5e:	f443 13a0 	orr.w	r3, r3, #1310720	@ 0x140000
 8001b62:	60d3      	str	r3, [r2, #12]

	GPIOA -> AFR[1] &= ~(GPIO_AFRH_AFSEL10_Msk | GPIO_AFRH_AFSEL9_Msk); //Clean GPIO AF
 8001b64:	4b09      	ldr	r3, [pc, #36]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b68:	4a08      	ldr	r2, [pc, #32]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b6a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001b6e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] |= ((0x07<<GPIO_AFRH_AFSEL10_Pos) | (0x07<<GPIO_AFRH_AFSEL9_Pos)); //Config GPIO AF
 8001b70:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b74:	4a05      	ldr	r2, [pc, #20]	@ (8001b8c <USART1_Pin_Configuration+0x80>)
 8001b76:	f443 63ee 	orr.w	r3, r3, #1904	@ 0x770
 8001b7a:	6253      	str	r3, [r2, #36]	@ 0x24

}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	40020000 	.word	0x40020000

08001b90 <USART2_Pin_Configuration>:

/*
 * @brief: Configuracin de pines USART2
 */
static void USART2_Pin_Configuration(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
	RCC-> AHB1ENR |= GPIOX_CLOCK(USART2_Pin_Tx);
 8001b94:	4b26      	ldr	r3, [pc, #152]	@ (8001c30 <USART2_Pin_Configuration+0xa0>)
 8001b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b98:	4a25      	ldr	r2, [pc, #148]	@ (8001c30 <USART2_Pin_Configuration+0xa0>)
 8001b9a:	f043 0301 	orr.w	r3, r3, #1
 8001b9e:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC-> AHB1ENR |= GPIOX_CLOCK(USART2_Pin_Rx);
 8001ba0:	4b23      	ldr	r3, [pc, #140]	@ (8001c30 <USART2_Pin_Configuration+0xa0>)
 8001ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba4:	4a22      	ldr	r2, [pc, #136]	@ (8001c30 <USART2_Pin_Configuration+0xa0>)
 8001ba6:	f043 0301 	orr.w	r3, r3, #1
 8001baa:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOX_MODER(MODE_ALTER, USART2_Pin_Tx);
 8001bac:	4b21      	ldr	r3, [pc, #132]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001bb4:	4a1f      	ldr	r2, [pc, #124]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001bb6:	f043 0320 	orr.w	r3, r3, #32
 8001bba:	6013      	str	r3, [r2, #0]
	GPIOX_MODER(MODE_ALTER, USART2_Pin_Rx);
 8001bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001bc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bca:	6013      	str	r3, [r2, #0]

	GPIOX_AFR(7U,USART2_Pin_Tx);
 8001bcc:	4b19      	ldr	r3, [pc, #100]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001bce:	6a1b      	ldr	r3, [r3, #32]
 8001bd0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001bd4:	4a17      	ldr	r2, [pc, #92]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001bd6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001bda:	6213      	str	r3, [r2, #32]
	GPIOX_AFR(7U,USART2_Pin_Rx);
 8001bdc:	4b15      	ldr	r3, [pc, #84]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001bde:	6a1b      	ldr	r3, [r3, #32]
 8001be0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001be4:	4a13      	ldr	r2, [pc, #76]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001be6:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8001bea:	6213      	str	r3, [r2, #32]

	GPIOX_OSPEEDR(MODE_SPD_VHIGH, USART2_Pin_Tx);
 8001bec:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	4a10      	ldr	r2, [pc, #64]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001bf2:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001bf6:	6093      	str	r3, [r2, #8]
	GPIOX_OSPEEDR(MODE_SPD_VHIGH, USART2_Pin_Rx);
 8001bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001bfe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001c02:	6093      	str	r3, [r2, #8]

	GPIOX_PUPDR(MODE_PU_UP, USART2_Pin_Tx);
 8001c04:	4b0b      	ldr	r3, [pc, #44]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001c0c:	4a09      	ldr	r2, [pc, #36]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001c0e:	f043 0310 	orr.w	r3, r3, #16
 8001c12:	60d3      	str	r3, [r2, #12]
	GPIOX_PUPDR(MODE_PU_UP, USART2_Pin_Rx);
 8001c14:	4b07      	ldr	r3, [pc, #28]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001c1c:	4a05      	ldr	r2, [pc, #20]	@ (8001c34 <USART2_Pin_Configuration+0xa4>)
 8001c1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c22:	60d3      	str	r3, [r2, #12]
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40020000 	.word	0x40020000

08001c38 <USART_Send_Data>:

/*
 * @brief: Enviar N bytes a travs del USART
 */
void USART_Send_Data(USART_TypeDef *USARTx, uint8_t *Data, uint32_t size)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b087      	sub	sp, #28
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
	uint16_t *pdata;

	for(uint32_t i=0; i<size; i++)
 8001c44:	2300      	movs	r3, #0
 8001c46:	617b      	str	r3, [r7, #20]
 8001c48:	e02d      	b.n	8001ca6 <USART_Send_Data+0x6e>
	{
		while(!(USARTx->SR & USART_SR_TXE)); //Verificar el flag TXE
 8001c4a:	bf00      	nop
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d0f9      	beq.n	8001c4c <USART_Send_Data+0x14>

		//Verificar si la transmisin de 8 bits o 9 bits
		if(USARTx->CR1 & USART_CR1_M) //9 bits
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d015      	beq.n	8001c90 <USART_Send_Data+0x58>
		{
			//Enviar dato
			pdata = (uint16_t*)Data; //Esto para utilizar pdata, por eso ahora apunta a la direccin base de Data;
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	613b      	str	r3, [r7, #16]
			USARTx -> DR = (*pdata & (uint16_t)0x1FF); //Se escriben los 9bits
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	881b      	ldrh	r3, [r3, #0]
 8001c6c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	605a      	str	r2, [r3, #4]

			//Revisar paridad
			if(!(USARTx->CR1 & USART_CR1_PCE)) //Si no hay paridad
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d103      	bne.n	8001c88 <USART_Send_Data+0x50>
			{
				Data += 2;
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	3302      	adds	r3, #2
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	e00b      	b.n	8001ca0 <USART_Send_Data+0x68>
			}
			else //Si hay paridad
			{
				Data++;
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	60bb      	str	r3, [r7, #8]
 8001c8e:	e007      	b.n	8001ca0 <USART_Send_Data+0x68>
			}
		}
		else //8 bits
		{
			USARTx -> DR = (*Data & (uint8_t)0xFF);
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	605a      	str	r2, [r3, #4]
			Data++;
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	60bb      	str	r3, [r7, #8]
	for(uint32_t i=0; i<size; i++)
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	697a      	ldr	r2, [r7, #20]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d3cd      	bcc.n	8001c4a <USART_Send_Data+0x12>
	}

	//Todo se va transmitiendo y llegara aca cuando SIZE se acabe, luego, entra al while y automticamente indica
	//que se ha terminado la transmisin de data.
	/*Esperamos a que la tranmisin de complete*/
	while(!(USARTx->SR & USART_SR_TC));
 8001cae:	bf00      	nop
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0f9      	beq.n	8001cb0 <USART_Send_Data+0x78>

	return;
 8001cbc:	bf00      	nop
}
 8001cbe:	371c      	adds	r7, #28
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <HAL_RCC_GetPCLK1Freq>:
/*
 * NEW FUNCTIONS TO USART
 */

uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ccc:	4b07      	ldr	r3, [pc, #28]	@ (8001cec <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a07      	ldr	r2, [pc, #28]	@ (8001cf0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cd2:	6892      	ldr	r2, [r2, #8]
 8001cd4:	0a92      	lsrs	r2, r2, #10
 8001cd6:	f002 0207 	and.w	r2, r2, #7
 8001cda:	4906      	ldr	r1, [pc, #24]	@ (8001cf4 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001cdc:	5c8a      	ldrb	r2, [r1, r2]
 8001cde:	40d3      	lsrs	r3, r2
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	20000000 	.word	0x20000000
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	08003600 	.word	0x08003600

08001cf8 <HAL_RCC_GetPCLK2Freq>:

uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001cfc:	4b07      	ldr	r3, [pc, #28]	@ (8001d1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a07      	ldr	r2, [pc, #28]	@ (8001d20 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d02:	6892      	ldr	r2, [r2, #8]
 8001d04:	0b52      	lsrs	r2, r2, #13
 8001d06:	f002 0207 	and.w	r2, r2, #7
 8001d0a:	4906      	ldr	r1, [pc, #24]	@ (8001d24 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001d0c:	5c8a      	ldrb	r2, [r1, r2]
 8001d0e:	40d3      	lsrs	r3, r2
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	20000000 	.word	0x20000000
 8001d20:	40023800 	.word	0x40023800
 8001d24:	08003600 	.word	0x08003600

08001d28 <USARTx_Init>:

void USARTx_Init(USARTx_Config_t* USARTx_Config)
{
 8001d28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d2c:	b0c0      	sub	sp, #256	@ 0x100
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
	uint32_t baud = USARTx_Config -> baudrate;
 8001d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
	uint32_t pclk;
	/*Habilitar Relojs*/
	if(USARTx_Config -> USARTx == USART1)
 8001d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4ba1      	ldr	r3, [pc, #644]	@ (8001fcc <USARTx_Init+0x2a4>)
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d10c      	bne.n	8001d64 <USARTx_Init+0x3c>
	{
		RCC->APB2ENR |=  RCC_APB2RSTR_USART1RST;
 8001d4a:	4ba1      	ldr	r3, [pc, #644]	@ (8001fd0 <USARTx_Init+0x2a8>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4e:	4aa0      	ldr	r2, [pc, #640]	@ (8001fd0 <USARTx_Init+0x2a8>)
 8001d50:	f043 0310 	orr.w	r3, r3, #16
 8001d54:	6453      	str	r3, [r2, #68]	@ 0x44
		/*Configurar Pines*/
		USART1_Pin_Configuration();
 8001d56:	f7ff fed9 	bl	8001b0c <USART1_Pin_Configuration>
		pclk = HAL_RCC_GetPCLK2Freq();
 8001d5a:	f7ff ffcd 	bl	8001cf8 <HAL_RCC_GetPCLK2Freq>
 8001d5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001d62:	e011      	b.n	8001d88 <USARTx_Init+0x60>
	}
	else if(USARTx_Config -> USARTx == USART2)
 8001d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	4b9a      	ldr	r3, [pc, #616]	@ (8001fd4 <USARTx_Init+0x2ac>)
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d10b      	bne.n	8001d88 <USARTx_Init+0x60>
	{
		RCC->APB1ENR |=  RCC_APB1RSTR_USART2RST;
 8001d70:	4b97      	ldr	r3, [pc, #604]	@ (8001fd0 <USARTx_Init+0x2a8>)
 8001d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d74:	4a96      	ldr	r2, [pc, #600]	@ (8001fd0 <USARTx_Init+0x2a8>)
 8001d76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d7a:	6413      	str	r3, [r2, #64]	@ 0x40
		/*Configurar Pines*/
		USART2_Pin_Configuration();
 8001d7c:	f7ff ff08 	bl	8001b90 <USART2_Pin_Configuration>
		pclk = HAL_RCC_GetPCLK1Freq();
 8001d80:	f7ff ffa2 	bl	8001cc8 <HAL_RCC_GetPCLK1Freq>
 8001d84:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
	}

	/*M bits*/
	if(USARTx_Config -> m_bit != M_8BITS)
 8001d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d8c:	7a1b      	ldrb	r3, [r3, #8]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d009      	beq.n	8001da6 <USARTx_Init+0x7e>
	{
		USARTx_Config -> USARTx -> CR1 |= USART_CR1_M;
 8001d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68d9      	ldr	r1, [r3, #12]
 8001d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	f441 5380 	orr.w	r3, r1, #4096	@ 0x1000
 8001da4:	60d3      	str	r3, [r2, #12]
	}

	/* Over Sampling and Baud Rate*/
	if(USARTx_Config -> over_bit != OVER_16)
 8001da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001daa:	7a5b      	ldrb	r3, [r3, #9]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f000 8115 	beq.w	8001fdc <USARTx_Init+0x2b4>
	{
		USARTx_Config -> USARTx-> CR1 |= USART_CR1_OVER8;
 8001db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68d9      	ldr	r1, [r3, #12]
 8001dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	f441 4300 	orr.w	r3, r1, #32768	@ 0x8000
 8001dc4:	60d3      	str	r3, [r2, #12]
		USARTx_Config -> USARTx -> BRR = UART_BRR_SAMPLING8(pclk, baud);
 8001dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001dd0:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001dd4:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001dd8:	4622      	mov	r2, r4
 8001dda:	462b      	mov	r3, r5
 8001ddc:	1891      	adds	r1, r2, r2
 8001dde:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001de0:	415b      	adcs	r3, r3
 8001de2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001de4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001de8:	4621      	mov	r1, r4
 8001dea:	eb12 0801 	adds.w	r8, r2, r1
 8001dee:	4629      	mov	r1, r5
 8001df0:	eb43 0901 	adc.w	r9, r3, r1
 8001df4:	f04f 0200 	mov.w	r2, #0
 8001df8:	f04f 0300 	mov.w	r3, #0
 8001dfc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e00:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e04:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e08:	4690      	mov	r8, r2
 8001e0a:	4699      	mov	r9, r3
 8001e0c:	4623      	mov	r3, r4
 8001e0e:	eb18 0303 	adds.w	r3, r8, r3
 8001e12:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001e16:	462b      	mov	r3, r5
 8001e18:	eb49 0303 	adc.w	r3, r9, r3
 8001e1c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001e20:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001e24:	2200      	movs	r2, #0
 8001e26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001e2a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001e2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8001e32:	460b      	mov	r3, r1
 8001e34:	18db      	adds	r3, r3, r3
 8001e36:	653b      	str	r3, [r7, #80]	@ 0x50
 8001e38:	4613      	mov	r3, r2
 8001e3a:	eb42 0303 	adc.w	r3, r2, r3
 8001e3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001e40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001e44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001e48:	f7fe fe08 	bl	8000a5c <__aeabi_uldivmod>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4b61      	ldr	r3, [pc, #388]	@ (8001fd8 <USARTx_Init+0x2b0>)
 8001e52:	fba3 2302 	umull	r2, r3, r3, r2
 8001e56:	095b      	lsrs	r3, r3, #5
 8001e58:	011c      	lsls	r4, r3, #4
 8001e5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001e64:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001e68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8001e6c:	4642      	mov	r2, r8
 8001e6e:	464b      	mov	r3, r9
 8001e70:	1891      	adds	r1, r2, r2
 8001e72:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001e74:	415b      	adcs	r3, r3
 8001e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e7c:	4641      	mov	r1, r8
 8001e7e:	eb12 0a01 	adds.w	sl, r2, r1
 8001e82:	4649      	mov	r1, r9
 8001e84:	eb43 0b01 	adc.w	fp, r3, r1
 8001e88:	f04f 0200 	mov.w	r2, #0
 8001e8c:	f04f 0300 	mov.w	r3, #0
 8001e90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001e98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001e9c:	4692      	mov	sl, r2
 8001e9e:	469b      	mov	fp, r3
 8001ea0:	4643      	mov	r3, r8
 8001ea2:	eb1a 0303 	adds.w	r3, sl, r3
 8001ea6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001eaa:	464b      	mov	r3, r9
 8001eac:	eb4b 0303 	adc.w	r3, fp, r3
 8001eb0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001eb4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001ebe:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001ec2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	18db      	adds	r3, r3, r3
 8001eca:	643b      	str	r3, [r7, #64]	@ 0x40
 8001ecc:	4613      	mov	r3, r2
 8001ece:	eb42 0303 	adc.w	r3, r2, r3
 8001ed2:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ed4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001ed8:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001edc:	f7fe fdbe 	bl	8000a5c <__aeabi_uldivmod>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4611      	mov	r1, r2
 8001ee6:	4b3c      	ldr	r3, [pc, #240]	@ (8001fd8 <USARTx_Init+0x2b0>)
 8001ee8:	fba3 2301 	umull	r2, r3, r3, r1
 8001eec:	095b      	lsrs	r3, r3, #5
 8001eee:	2264      	movs	r2, #100	@ 0x64
 8001ef0:	fb02 f303 	mul.w	r3, r2, r3
 8001ef4:	1acb      	subs	r3, r1, r3
 8001ef6:	00db      	lsls	r3, r3, #3
 8001ef8:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001efc:	4b36      	ldr	r3, [pc, #216]	@ (8001fd8 <USARTx_Init+0x2b0>)
 8001efe:	fba3 2302 	umull	r2, r3, r3, r2
 8001f02:	095b      	lsrs	r3, r3, #5
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001f0a:	441c      	add	r4, r3
 8001f0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f10:	2200      	movs	r2, #0
 8001f12:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001f16:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001f1a:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001f1e:	4642      	mov	r2, r8
 8001f20:	464b      	mov	r3, r9
 8001f22:	1891      	adds	r1, r2, r2
 8001f24:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001f26:	415b      	adcs	r3, r3
 8001f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f2a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001f2e:	4641      	mov	r1, r8
 8001f30:	1851      	adds	r1, r2, r1
 8001f32:	6339      	str	r1, [r7, #48]	@ 0x30
 8001f34:	4649      	mov	r1, r9
 8001f36:	414b      	adcs	r3, r1
 8001f38:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f3a:	f04f 0200 	mov.w	r2, #0
 8001f3e:	f04f 0300 	mov.w	r3, #0
 8001f42:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001f46:	4659      	mov	r1, fp
 8001f48:	00cb      	lsls	r3, r1, #3
 8001f4a:	4651      	mov	r1, sl
 8001f4c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f50:	4651      	mov	r1, sl
 8001f52:	00ca      	lsls	r2, r1, #3
 8001f54:	4610      	mov	r0, r2
 8001f56:	4619      	mov	r1, r3
 8001f58:	4603      	mov	r3, r0
 8001f5a:	4642      	mov	r2, r8
 8001f5c:	189b      	adds	r3, r3, r2
 8001f5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001f62:	464b      	mov	r3, r9
 8001f64:	460a      	mov	r2, r1
 8001f66:	eb42 0303 	adc.w	r3, r2, r3
 8001f6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001f72:	2200      	movs	r2, #0
 8001f74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001f78:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001f7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8001f80:	460b      	mov	r3, r1
 8001f82:	18db      	adds	r3, r3, r3
 8001f84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f86:	4613      	mov	r3, r2
 8001f88:	eb42 0303 	adc.w	r3, r2, r3
 8001f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001f92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8001f96:	f7fe fd61 	bl	8000a5c <__aeabi_uldivmod>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd8 <USARTx_Init+0x2b0>)
 8001fa0:	fba3 1302 	umull	r1, r3, r3, r2
 8001fa4:	095b      	lsrs	r3, r3, #5
 8001fa6:	2164      	movs	r1, #100	@ 0x64
 8001fa8:	fb01 f303 	mul.w	r3, r1, r3
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	3332      	adds	r3, #50	@ 0x32
 8001fb2:	4a09      	ldr	r2, [pc, #36]	@ (8001fd8 <USARTx_Init+0x2b0>)
 8001fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb8:	095b      	lsrs	r3, r3, #5
 8001fba:	f003 0207 	and.w	r2, r3, #7
 8001fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4422      	add	r2, r4
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	e10f      	b.n	80021ea <USARTx_Init+0x4c2>
 8001fca:	bf00      	nop
 8001fcc:	40011000 	.word	0x40011000
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	40004400 	.word	0x40004400
 8001fd8:	51eb851f 	.word	0x51eb851f
	}
	else
	{
		USARTx_Config -> USARTx-> CR1 &= ~USART_CR1_OVER8_Msk;
 8001fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	68d9      	ldr	r1, [r3, #12]
 8001fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	f421 4300 	bic.w	r3, r1, #32768	@ 0x8000
 8001fee:	60d3      	str	r3, [r2, #12]
		USARTx_Config -> USARTx -> BRR = UART_BRR_SAMPLING16(pclk, baud);
 8001ff0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001ffa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001ffe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002002:	4642      	mov	r2, r8
 8002004:	464b      	mov	r3, r9
 8002006:	1891      	adds	r1, r2, r2
 8002008:	6239      	str	r1, [r7, #32]
 800200a:	415b      	adcs	r3, r3
 800200c:	627b      	str	r3, [r7, #36]	@ 0x24
 800200e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002012:	4641      	mov	r1, r8
 8002014:	1854      	adds	r4, r2, r1
 8002016:	4649      	mov	r1, r9
 8002018:	eb43 0501 	adc.w	r5, r3, r1
 800201c:	f04f 0200 	mov.w	r2, #0
 8002020:	f04f 0300 	mov.w	r3, #0
 8002024:	00eb      	lsls	r3, r5, #3
 8002026:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800202a:	00e2      	lsls	r2, r4, #3
 800202c:	4614      	mov	r4, r2
 800202e:	461d      	mov	r5, r3
 8002030:	4643      	mov	r3, r8
 8002032:	18e3      	adds	r3, r4, r3
 8002034:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002038:	464b      	mov	r3, r9
 800203a:	eb45 0303 	adc.w	r3, r5, r3
 800203e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002042:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002046:	2200      	movs	r2, #0
 8002048:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800204c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002050:	f04f 0200 	mov.w	r2, #0
 8002054:	f04f 0300 	mov.w	r3, #0
 8002058:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800205c:	4629      	mov	r1, r5
 800205e:	008b      	lsls	r3, r1, #2
 8002060:	4621      	mov	r1, r4
 8002062:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002066:	4621      	mov	r1, r4
 8002068:	008a      	lsls	r2, r1, #2
 800206a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800206e:	f7fe fcf5 	bl	8000a5c <__aeabi_uldivmod>
 8002072:	4602      	mov	r2, r0
 8002074:	460b      	mov	r3, r1
 8002076:	4b8e      	ldr	r3, [pc, #568]	@ (80022b0 <USARTx_Init+0x588>)
 8002078:	fba3 2302 	umull	r2, r3, r3, r2
 800207c:	095b      	lsrs	r3, r3, #5
 800207e:	011c      	lsls	r4, r3, #4
 8002080:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002084:	2200      	movs	r2, #0
 8002086:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800208a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800208e:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002092:	4642      	mov	r2, r8
 8002094:	464b      	mov	r3, r9
 8002096:	1891      	adds	r1, r2, r2
 8002098:	61b9      	str	r1, [r7, #24]
 800209a:	415b      	adcs	r3, r3
 800209c:	61fb      	str	r3, [r7, #28]
 800209e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020a2:	4641      	mov	r1, r8
 80020a4:	1851      	adds	r1, r2, r1
 80020a6:	6139      	str	r1, [r7, #16]
 80020a8:	4649      	mov	r1, r9
 80020aa:	414b      	adcs	r3, r1
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	f04f 0300 	mov.w	r3, #0
 80020b6:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80020ba:	4659      	mov	r1, fp
 80020bc:	00cb      	lsls	r3, r1, #3
 80020be:	4651      	mov	r1, sl
 80020c0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80020c4:	4651      	mov	r1, sl
 80020c6:	00ca      	lsls	r2, r1, #3
 80020c8:	4610      	mov	r0, r2
 80020ca:	4619      	mov	r1, r3
 80020cc:	4603      	mov	r3, r0
 80020ce:	4642      	mov	r2, r8
 80020d0:	189b      	adds	r3, r3, r2
 80020d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80020d6:	464b      	mov	r3, r9
 80020d8:	460a      	mov	r2, r1
 80020da:	eb42 0303 	adc.w	r3, r2, r3
 80020de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80020e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80020e6:	2200      	movs	r2, #0
 80020e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80020ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80020ec:	f04f 0200 	mov.w	r2, #0
 80020f0:	f04f 0300 	mov.w	r3, #0
 80020f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80020f8:	4649      	mov	r1, r9
 80020fa:	008b      	lsls	r3, r1, #2
 80020fc:	4641      	mov	r1, r8
 80020fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002102:	4641      	mov	r1, r8
 8002104:	008a      	lsls	r2, r1, #2
 8002106:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800210a:	f7fe fca7 	bl	8000a5c <__aeabi_uldivmod>
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	4611      	mov	r1, r2
 8002114:	4b66      	ldr	r3, [pc, #408]	@ (80022b0 <USARTx_Init+0x588>)
 8002116:	fba3 2301 	umull	r2, r3, r3, r1
 800211a:	095b      	lsrs	r3, r3, #5
 800211c:	2264      	movs	r2, #100	@ 0x64
 800211e:	fb02 f303 	mul.w	r3, r2, r3
 8002122:	1acb      	subs	r3, r1, r3
 8002124:	011b      	lsls	r3, r3, #4
 8002126:	3332      	adds	r3, #50	@ 0x32
 8002128:	4a61      	ldr	r2, [pc, #388]	@ (80022b0 <USARTx_Init+0x588>)
 800212a:	fba2 2303 	umull	r2, r3, r2, r3
 800212e:	095b      	lsrs	r3, r3, #5
 8002130:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002134:	441c      	add	r4, r3
 8002136:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800213a:	2200      	movs	r2, #0
 800213c:	673b      	str	r3, [r7, #112]	@ 0x70
 800213e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002140:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002144:	4642      	mov	r2, r8
 8002146:	464b      	mov	r3, r9
 8002148:	1891      	adds	r1, r2, r2
 800214a:	60b9      	str	r1, [r7, #8]
 800214c:	415b      	adcs	r3, r3
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002154:	4641      	mov	r1, r8
 8002156:	1851      	adds	r1, r2, r1
 8002158:	6039      	str	r1, [r7, #0]
 800215a:	4649      	mov	r1, r9
 800215c:	414b      	adcs	r3, r1
 800215e:	607b      	str	r3, [r7, #4]
 8002160:	f04f 0200 	mov.w	r2, #0
 8002164:	f04f 0300 	mov.w	r3, #0
 8002168:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800216c:	4659      	mov	r1, fp
 800216e:	00cb      	lsls	r3, r1, #3
 8002170:	4651      	mov	r1, sl
 8002172:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002176:	4651      	mov	r1, sl
 8002178:	00ca      	lsls	r2, r1, #3
 800217a:	4610      	mov	r0, r2
 800217c:	4619      	mov	r1, r3
 800217e:	4603      	mov	r3, r0
 8002180:	4642      	mov	r2, r8
 8002182:	189b      	adds	r3, r3, r2
 8002184:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002186:	464b      	mov	r3, r9
 8002188:	460a      	mov	r2, r1
 800218a:	eb42 0303 	adc.w	r3, r2, r3
 800218e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002190:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002194:	2200      	movs	r2, #0
 8002196:	663b      	str	r3, [r7, #96]	@ 0x60
 8002198:	667a      	str	r2, [r7, #100]	@ 0x64
 800219a:	f04f 0200 	mov.w	r2, #0
 800219e:	f04f 0300 	mov.w	r3, #0
 80021a2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80021a6:	4649      	mov	r1, r9
 80021a8:	008b      	lsls	r3, r1, #2
 80021aa:	4641      	mov	r1, r8
 80021ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80021b0:	4641      	mov	r1, r8
 80021b2:	008a      	lsls	r2, r1, #2
 80021b4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80021b8:	f7fe fc50 	bl	8000a5c <__aeabi_uldivmod>
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	4b3b      	ldr	r3, [pc, #236]	@ (80022b0 <USARTx_Init+0x588>)
 80021c2:	fba3 1302 	umull	r1, r3, r3, r2
 80021c6:	095b      	lsrs	r3, r3, #5
 80021c8:	2164      	movs	r1, #100	@ 0x64
 80021ca:	fb01 f303 	mul.w	r3, r1, r3
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	011b      	lsls	r3, r3, #4
 80021d2:	3332      	adds	r3, #50	@ 0x32
 80021d4:	4a36      	ldr	r2, [pc, #216]	@ (80022b0 <USARTx_Init+0x588>)
 80021d6:	fba2 2303 	umull	r2, r3, r2, r3
 80021da:	095b      	lsrs	r3, r3, #5
 80021dc:	f003 020f 	and.w	r2, r3, #15
 80021e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4422      	add	r2, r4
 80021e8:	609a      	str	r2, [r3, #8]
	}

	/* Stop bits*/
	if((USARTx_Config -> stop_bit) ==  STOP_ONE)
 80021ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021ee:	7a9b      	ldrb	r3, [r3, #10]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10a      	bne.n	800220a <USARTx_Init+0x4e2>
	{
		//Nothing
		USARTx_Config -> USARTx -> CR2 |= USART_CR2_STOP_Msk;
 80021f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	691a      	ldr	r2, [r3, #16]
 80021fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f442 5240 	orr.w	r2, r2, #12288	@ 0x3000
 8002206:	611a      	str	r2, [r3, #16]
 8002208:	e019      	b.n	800223e <USARTx_Init+0x516>

	}
	else if((USARTx_Config -> stop_bit) ==  STOP_HALF)
 800220a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800220e:	7a9b      	ldrb	r3, [r3, #10]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d10a      	bne.n	800222a <USARTx_Init+0x502>
	{
		USARTx_Config -> USARTx -> CR2 |= USART_CR2_STOP_0;
 8002214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	691a      	ldr	r2, [r3, #16]
 800221c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002226:	611a      	str	r2, [r3, #16]
 8002228:	e009      	b.n	800223e <USARTx_Init+0x516>
	}
	else
	{
		USARTx_Config -> USARTx -> CR2 |= USART_CR2_STOP_1;
 800222a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	691a      	ldr	r2, [r3, #16]
 8002232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800223c:	611a      	str	r2, [r3, #16]
	}

	/* Paridad */
	if(USARTx_Config -> enable_parity != PARITY_DIS)
 800223e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002242:	7adb      	ldrb	r3, [r3, #11]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d018      	beq.n	800227a <USARTx_Init+0x552>
	{
		USARTx_Config -> USARTx -> CR2 |= USART_CR1_PCE;
 8002248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	691a      	ldr	r2, [r3, #16]
 8002250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800225a:	611a      	str	r2, [r3, #16]

		if(USARTx_Config -> parity_bit != PAR_EVEN )
 800225c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002260:	7b1b      	ldrb	r3, [r3, #12]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d009      	beq.n	800227a <USARTx_Init+0x552>
		{
			USARTx_Config -> USARTx -> CR1 |= USART_CR1_PS;
 8002266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	68da      	ldr	r2, [r3, #12]
 800226e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002278:	60da      	str	r2, [r3, #12]
		}
	}

	/* Enable transmisin y recepcin */
	USARTx_Config -> USARTx -> CR1 |= USART_CR1_TE | USART_CR1_RE;
 800227a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f042 020c 	orr.w	r2, r2, #12
 800228c:	60da      	str	r2, [r3, #12]

	/*Configuracin de interrupciones*/

	/*Habilitar USART*/
	USARTx_Config -> USARTx -> CR1 |= USART_CR1_UE;
 800228e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	68da      	ldr	r2, [r3, #12]
 8002296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80022a0:	60da      	str	r2, [r3, #12]
}
 80022a2:	bf00      	nop
 80022a4:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80022a8:	46bd      	mov	sp, r7
 80022aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80022ae:	bf00      	nop
 80022b0:	51eb851f 	.word	0x51eb851f

080022b4 <__NVIC_EnableIRQ>:
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	db0b      	blt.n	80022de <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	f003 021f 	and.w	r2, r3, #31
 80022cc:	4907      	ldr	r1, [pc, #28]	@ (80022ec <__NVIC_EnableIRQ+0x38>)
 80022ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d2:	095b      	lsrs	r3, r3, #5
 80022d4:	2001      	movs	r0, #1
 80022d6:	fa00 f202 	lsl.w	r2, r0, r2
 80022da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	e000e100 	.word	0xe000e100

080022f0 <adc1_config>:
 * @param	*adc1_params	Puntero a una estructura de datos que contiene las directrices
 * 							para la configuracin del ADC1
 *
 */
void adc1_config(ADC1_Params_t *adc1_params)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
	uint8_t interr = adc1_params->adc_interrupt;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	799b      	ldrb	r3, [r3, #6]
 80022fc:	73fb      	strb	r3, [r7, #15]
	uint8_t dma_en = adc1_params->adc_dma;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	79db      	ldrb	r3, [r3, #7]
 8002302:	73bb      	strb	r3, [r7, #14]
	uint8_t scan_on = adc1_params->scan_mode;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	791b      	ldrb	r3, [r3, #4]
 8002308:	737b      	strb	r3, [r7, #13]

	//Configuracin Incial
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN; //Habilitamos el perifrico
 800230a:	4b4e      	ldr	r3, [pc, #312]	@ (8002444 <adc1_config+0x154>)
 800230c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230e:	4a4d      	ldr	r2, [pc, #308]	@ (8002444 <adc1_config+0x154>)
 8002310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002314:	6453      	str	r3, [r2, #68]	@ 0x44
	ADC1->CR2 &= ~ADC_CR2_ADON_Msk; //Apagamos ADC
 8002316:	4b4c      	ldr	r3, [pc, #304]	@ (8002448 <adc1_config+0x158>)
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	4a4b      	ldr	r2, [pc, #300]	@ (8002448 <adc1_config+0x158>)
 800231c:	f023 0301 	bic.w	r3, r3, #1
 8002320:	6093      	str	r3, [r2, #8]
	ADC1->CR1 &= ~ADC_CR1_EOCIE_Msk; //Desactivamos interrupcion
 8002322:	4b49      	ldr	r3, [pc, #292]	@ (8002448 <adc1_config+0x158>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	4a48      	ldr	r2, [pc, #288]	@ (8002448 <adc1_config+0x158>)
 8002328:	f023 0320 	bic.w	r3, r3, #32
 800232c:	6053      	str	r3, [r2, #4]
	ADC1->SR = 0; //Limpiamos flags
 800232e:	4b46      	ldr	r3, [pc, #280]	@ (8002448 <adc1_config+0x158>)
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]

	//Resolution
	ADC1->CR1 &= ~ADC_CR1_RES_Msk;
 8002334:	4b44      	ldr	r3, [pc, #272]	@ (8002448 <adc1_config+0x158>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	4a43      	ldr	r2, [pc, #268]	@ (8002448 <adc1_config+0x158>)
 800233a:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800233e:	6053      	str	r3, [r2, #4]
	ADC1->CR1 |= ((uint32_t)adc1_params->resolution<<ADC_CR1_RES_Pos);
 8002340:	4b41      	ldr	r3, [pc, #260]	@ (8002448 <adc1_config+0x158>)
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	061b      	lsls	r3, r3, #24
 800234a:	493f      	ldr	r1, [pc, #252]	@ (8002448 <adc1_config+0x158>)
 800234c:	4313      	orrs	r3, r2
 800234e:	604b      	str	r3, [r1, #4]

	//Alignment
	ADC1->CR2 &= ~ADC_CR2_ALIGN_Msk; //Clear
 8002350:	4b3d      	ldr	r3, [pc, #244]	@ (8002448 <adc1_config+0x158>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	4a3c      	ldr	r2, [pc, #240]	@ (8002448 <adc1_config+0x158>)
 8002356:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800235a:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ((uint32_t)adc1_params->align_mode<<ADC_CR2_ALIGN_Pos);
 800235c:	4b3a      	ldr	r3, [pc, #232]	@ (8002448 <adc1_config+0x158>)
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	785b      	ldrb	r3, [r3, #1]
 8002364:	02db      	lsls	r3, r3, #11
 8002366:	4938      	ldr	r1, [pc, #224]	@ (8002448 <adc1_config+0x158>)
 8002368:	4313      	orrs	r3, r2
 800236a:	608b      	str	r3, [r1, #8]

	//Configurar ADCCLK
	ADC1_COMMON->CCR &= ~ADC_CCR_ADCPRE_Msk; //Clear
 800236c:	4b37      	ldr	r3, [pc, #220]	@ (800244c <adc1_config+0x15c>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	4a36      	ldr	r2, [pc, #216]	@ (800244c <adc1_config+0x15c>)
 8002372:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002376:	6053      	str	r3, [r2, #4]
	ADC1_COMMON->CCR |= ((uint32_t)adc1_params->clk_div<<ADC_CCR_ADCPRE_Pos);
 8002378:	4b34      	ldr	r3, [pc, #208]	@ (800244c <adc1_config+0x15c>)
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	789b      	ldrb	r3, [r3, #2]
 8002380:	041b      	lsls	r3, r3, #16
 8002382:	4932      	ldr	r1, [pc, #200]	@ (800244c <adc1_config+0x15c>)
 8002384:	4313      	orrs	r3, r2
 8002386:	604b      	str	r3, [r1, #4]

	//Modo de conversin
	ADC1->CR2 &= ~ADC_CR2_CONT_Msk; //Clear
 8002388:	4b2f      	ldr	r3, [pc, #188]	@ (8002448 <adc1_config+0x158>)
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	4a2e      	ldr	r2, [pc, #184]	@ (8002448 <adc1_config+0x158>)
 800238e:	f023 0302 	bic.w	r3, r3, #2
 8002392:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ((uint32_t)adc1_params->conversion_mode<<ADC_CR2_CONT_Pos);
 8002394:	4b2c      	ldr	r3, [pc, #176]	@ (8002448 <adc1_config+0x158>)
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	78db      	ldrb	r3, [r3, #3]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	492a      	ldr	r1, [pc, #168]	@ (8002448 <adc1_config+0x158>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	608b      	str	r3, [r1, #8]

	//Scan
	ADC1->CR1 &= ~ADC_CR1_SCAN_Msk; //Clear
 80023a4:	4b28      	ldr	r3, [pc, #160]	@ (8002448 <adc1_config+0x158>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	4a27      	ldr	r2, [pc, #156]	@ (8002448 <adc1_config+0x158>)
 80023aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023ae:	6053      	str	r3, [r2, #4]
	ADC1->CR1 |= (1U<<ADC_CR1_SCAN_Pos);
 80023b0:	4b25      	ldr	r3, [pc, #148]	@ (8002448 <adc1_config+0x158>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	4a24      	ldr	r2, [pc, #144]	@ (8002448 <adc1_config+0x158>)
 80023b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023ba:	6053      	str	r3, [r2, #4]

	if(scan_on)
 80023bc:	7b7b      	ldrb	r3, [r7, #13]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d002      	beq.n	80023c8 <adc1_config+0xd8>
	{
		Sequence_config(adc1_params);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 f854 	bl	8002470 <Sequence_config>
	}

	//EOC se activa al final de cada secuencia regular finalizada.
	ADC1->CR2 &= ~ADC_CR2_EOCS_Msk; //Clear
 80023c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002448 <adc1_config+0x158>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	4a1e      	ldr	r2, [pc, #120]	@ (8002448 <adc1_config+0x158>)
 80023ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80023d2:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ((uint32_t)adc1_params->eocs_var<<ADC_CR2_EOCS_Pos);
 80023d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002448 <adc1_config+0x158>)
 80023d6:	689a      	ldr	r2, [r3, #8]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	795b      	ldrb	r3, [r3, #5]
 80023dc:	029b      	lsls	r3, r3, #10
 80023de:	491a      	ldr	r1, [pc, #104]	@ (8002448 <adc1_config+0x158>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	608b      	str	r3, [r1, #8]

	//Interrupt and DMA
	if(interr & !dma_en) //No se activa Interrup con DMA activado
 80023e4:	7bfb      	ldrb	r3, [r7, #15]
 80023e6:	7bba      	ldrb	r2, [r7, #14]
 80023e8:	2a00      	cmp	r2, #0
 80023ea:	bf0c      	ite	eq
 80023ec:	2201      	moveq	r2, #1
 80023ee:	2200      	movne	r2, #0
 80023f0:	b2d2      	uxtb	r2, r2
 80023f2:	4013      	ands	r3, r2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00b      	beq.n	8002410 <adc1_config+0x120>
	{
		ADC1->CR1 |= ((uint32_t)adc1_params->adc_interrupt<<ADC_CR1_EOCIE_Pos);
 80023f8:	4b13      	ldr	r3, [pc, #76]	@ (8002448 <adc1_config+0x158>)
 80023fa:	685a      	ldr	r2, [r3, #4]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	799b      	ldrb	r3, [r3, #6]
 8002400:	015b      	lsls	r3, r3, #5
 8002402:	4911      	ldr	r1, [pc, #68]	@ (8002448 <adc1_config+0x158>)
 8002404:	4313      	orrs	r3, r2
 8002406:	604b      	str	r3, [r1, #4]
		NVIC_EnableIRQ(ADC_IRQn);
 8002408:	2012      	movs	r0, #18
 800240a:	f7ff ff53 	bl	80022b4 <__NVIC_EnableIRQ>
 800240e:	e00e      	b.n	800242e <adc1_config+0x13e>
	}
	else if(dma_en)
 8002410:	7bbb      	ldrb	r3, [r7, #14]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00b      	beq.n	800242e <adc1_config+0x13e>
	{
		ADC1->CR2 |= (1U<<ADC_CR2_DMA_Pos); //DMA request for hardware
 8002416:	4b0c      	ldr	r3, [pc, #48]	@ (8002448 <adc1_config+0x158>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	4a0b      	ldr	r2, [pc, #44]	@ (8002448 <adc1_config+0x158>)
 800241c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002420:	6093      	str	r3, [r2, #8]
		ADC1->CR2 |= (1U<<ADC_CR2_DDS_Pos); //DMA request vuelve luego de la conversin
 8002422:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <adc1_config+0x158>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	4a08      	ldr	r2, [pc, #32]	@ (8002448 <adc1_config+0x158>)
 8002428:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800242c:	6093      	str	r3, [r2, #8]
	}

	//Encendemos ADC
	ADC1->CR2 |= ADC_CR2_ADON;
 800242e:	4b06      	ldr	r3, [pc, #24]	@ (8002448 <adc1_config+0x158>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	4a05      	ldr	r2, [pc, #20]	@ (8002448 <adc1_config+0x158>)
 8002434:	f043 0301 	orr.w	r3, r3, #1
 8002438:	6093      	str	r3, [r2, #8]

}
 800243a:	bf00      	nop
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40023800 	.word	0x40023800
 8002448:	40012000 	.word	0x40012000
 800244c:	40012300 	.word	0x40012300

08002450 <adc1_start_regular_conversion>:
/*
 * @brief Iniciar conversin regular del ADC1
 *
 */
void adc1_start_regular_conversion(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
	//Start regular channel
	ADC1->CR2 |= ADC_CR2_SWSTART;
 8002454:	4b05      	ldr	r3, [pc, #20]	@ (800246c <adc1_start_regular_conversion+0x1c>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	4a04      	ldr	r2, [pc, #16]	@ (800246c <adc1_start_regular_conversion+0x1c>)
 800245a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800245e:	6093      	str	r3, [r2, #8]
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	40012000 	.word	0x40012000

08002470 <Sequence_config>:
/*
 * @brief Se configura los registros asociados a la secuencia
 */

void Sequence_config(ADC1_Params_t *adc1_params)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
	uint8_t lenght = adc1_params->seq_config.seq_lenght;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	7a1b      	ldrb	r3, [r3, #8]
 800247c:	72fb      	strb	r3, [r7, #11]
	uint8_t idx = 0;
 800247e:	2300      	movs	r3, #0
 8002480:	73fb      	strb	r3, [r7, #15]


	ADC1->SQR1 = 0;
 8002482:	4b61      	ldr	r3, [pc, #388]	@ (8002608 <Sequence_config+0x198>)
 8002484:	2200      	movs	r2, #0
 8002486:	62da      	str	r2, [r3, #44]	@ 0x2c
	ADC1->SQR2 = 0;
 8002488:	4b5f      	ldr	r3, [pc, #380]	@ (8002608 <Sequence_config+0x198>)
 800248a:	2200      	movs	r2, #0
 800248c:	631a      	str	r2, [r3, #48]	@ 0x30
	ADC1->SQR3 = 0;
 800248e:	4b5e      	ldr	r3, [pc, #376]	@ (8002608 <Sequence_config+0x198>)
 8002490:	2200      	movs	r2, #0
 8002492:	635a      	str	r2, [r3, #52]	@ 0x34

	//Configuramos longitud
	if(lenght>0 && lenght<=16)
 8002494:	7afb      	ldrb	r3, [r7, #11]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00a      	beq.n	80024b0 <Sequence_config+0x40>
 800249a:	7afb      	ldrb	r3, [r7, #11]
 800249c:	2b10      	cmp	r3, #16
 800249e:	d807      	bhi.n	80024b0 <Sequence_config+0x40>
	{
		ADC1->SQR1 |= (uint32_t)(lenght-1)<<ADC_SQR1_L_Pos;
 80024a0:	4b59      	ldr	r3, [pc, #356]	@ (8002608 <Sequence_config+0x198>)
 80024a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024a4:	7afb      	ldrb	r3, [r7, #11]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	051b      	lsls	r3, r3, #20
 80024aa:	4957      	ldr	r1, [pc, #348]	@ (8002608 <Sequence_config+0x198>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

	//Configuramos secuencia


	//Primeros 6 elementos
	for(uint8_t i=0; (i<30) & (idx<lenght); i+=5) //Condicin para evitar desbordamiento en array
 80024b0:	2300      	movs	r3, #0
 80024b2:	73bb      	strb	r3, [r7, #14]
 80024b4:	e020      	b.n	80024f8 <Sequence_config+0x88>
	{
		idx = (uint8_t)(i/5.0);
 80024b6:	7bbb      	ldrb	r3, [r7, #14]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7fe f833 	bl	8000524 <__aeabi_i2d>
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	4b52      	ldr	r3, [pc, #328]	@ (800260c <Sequence_config+0x19c>)
 80024c4:	f7fe f9c2 	bl	800084c <__aeabi_ddiv>
 80024c8:	4602      	mov	r2, r0
 80024ca:	460b      	mov	r3, r1
 80024cc:	4610      	mov	r0, r2
 80024ce:	4619      	mov	r1, r3
 80024d0:	f7fe faa4 	bl	8000a1c <__aeabi_d2uiz>
 80024d4:	4603      	mov	r3, r0
 80024d6:	73fb      	strb	r3, [r7, #15]
		ADC1->SQR3 |= (uint32_t)adc1_params->seq_config.seq[idx]<<i;
 80024d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002608 <Sequence_config+0x198>)
 80024da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	440b      	add	r3, r1
 80024e2:	7a5b      	ldrb	r3, [r3, #9]
 80024e4:	4619      	mov	r1, r3
 80024e6:	7bbb      	ldrb	r3, [r7, #14]
 80024e8:	fa01 f303 	lsl.w	r3, r1, r3
 80024ec:	4946      	ldr	r1, [pc, #280]	@ (8002608 <Sequence_config+0x198>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	634b      	str	r3, [r1, #52]	@ 0x34
	for(uint8_t i=0; (i<30) & (idx<lenght); i+=5) //Condicin para evitar desbordamiento en array
 80024f2:	7bbb      	ldrb	r3, [r7, #14]
 80024f4:	3305      	adds	r3, #5
 80024f6:	73bb      	strb	r3, [r7, #14]
 80024f8:	7bbb      	ldrb	r3, [r7, #14]
 80024fa:	2b1d      	cmp	r3, #29
 80024fc:	bf94      	ite	ls
 80024fe:	2301      	movls	r3, #1
 8002500:	2300      	movhi	r3, #0
 8002502:	b2da      	uxtb	r2, r3
 8002504:	7bf9      	ldrb	r1, [r7, #15]
 8002506:	7afb      	ldrb	r3, [r7, #11]
 8002508:	4299      	cmp	r1, r3
 800250a:	bf34      	ite	cc
 800250c:	2301      	movcc	r3, #1
 800250e:	2300      	movcs	r3, #0
 8002510:	b2db      	uxtb	r3, r3
 8002512:	4013      	ands	r3, r2
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1cd      	bne.n	80024b6 <Sequence_config+0x46>
	}

	idx = 0; //reinicio idx
 800251a:	2300      	movs	r3, #0
 800251c:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; (i<30) & (idx<lenght); i+=5)
 800251e:	2300      	movs	r3, #0
 8002520:	737b      	strb	r3, [r7, #13]
 8002522:	e022      	b.n	800256a <Sequence_config+0xfa>
	{
		idx = (uint8_t)(i/5.0) + 6; //Debe empezar en 6 (7to elemento) hasta el 11 (12vo elemento)
 8002524:	7b7b      	ldrb	r3, [r7, #13]
 8002526:	4618      	mov	r0, r3
 8002528:	f7fd fffc 	bl	8000524 <__aeabi_i2d>
 800252c:	f04f 0200 	mov.w	r2, #0
 8002530:	4b36      	ldr	r3, [pc, #216]	@ (800260c <Sequence_config+0x19c>)
 8002532:	f7fe f98b 	bl	800084c <__aeabi_ddiv>
 8002536:	4602      	mov	r2, r0
 8002538:	460b      	mov	r3, r1
 800253a:	4610      	mov	r0, r2
 800253c:	4619      	mov	r1, r3
 800253e:	f7fe fa6d 	bl	8000a1c <__aeabi_d2uiz>
 8002542:	4603      	mov	r3, r0
 8002544:	b2db      	uxtb	r3, r3
 8002546:	3306      	adds	r3, #6
 8002548:	73fb      	strb	r3, [r7, #15]
		ADC1->SQR2 |= (uint32_t)adc1_params->seq_config.seq[idx]<<i;
 800254a:	4b2f      	ldr	r3, [pc, #188]	@ (8002608 <Sequence_config+0x198>)
 800254c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800254e:	7bfb      	ldrb	r3, [r7, #15]
 8002550:	6879      	ldr	r1, [r7, #4]
 8002552:	440b      	add	r3, r1
 8002554:	7a5b      	ldrb	r3, [r3, #9]
 8002556:	4619      	mov	r1, r3
 8002558:	7b7b      	ldrb	r3, [r7, #13]
 800255a:	fa01 f303 	lsl.w	r3, r1, r3
 800255e:	492a      	ldr	r1, [pc, #168]	@ (8002608 <Sequence_config+0x198>)
 8002560:	4313      	orrs	r3, r2
 8002562:	630b      	str	r3, [r1, #48]	@ 0x30
	for(uint8_t i=0; (i<30) & (idx<lenght); i+=5)
 8002564:	7b7b      	ldrb	r3, [r7, #13]
 8002566:	3305      	adds	r3, #5
 8002568:	737b      	strb	r3, [r7, #13]
 800256a:	7b7b      	ldrb	r3, [r7, #13]
 800256c:	2b1d      	cmp	r3, #29
 800256e:	bf94      	ite	ls
 8002570:	2301      	movls	r3, #1
 8002572:	2300      	movhi	r3, #0
 8002574:	b2da      	uxtb	r2, r3
 8002576:	7bf9      	ldrb	r1, [r7, #15]
 8002578:	7afb      	ldrb	r3, [r7, #11]
 800257a:	4299      	cmp	r1, r3
 800257c:	bf34      	ite	cc
 800257e:	2301      	movcc	r3, #1
 8002580:	2300      	movcs	r3, #0
 8002582:	b2db      	uxtb	r3, r3
 8002584:	4013      	ands	r3, r2
 8002586:	b2db      	uxtb	r3, r3
 8002588:	2b00      	cmp	r3, #0
 800258a:	d1cb      	bne.n	8002524 <Sequence_config+0xb4>
	}

	idx = 0; //reinicio idx
 800258c:	2300      	movs	r3, #0
 800258e:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; (i<20) & (idx<lenght); i+=5)
 8002590:	2300      	movs	r3, #0
 8002592:	733b      	strb	r3, [r7, #12]
 8002594:	e022      	b.n	80025dc <Sequence_config+0x16c>
	{
		idx = (uint8_t)(i/5.0) + 12; //Debe empezar en 6 (7to elemento)
 8002596:	7b3b      	ldrb	r3, [r7, #12]
 8002598:	4618      	mov	r0, r3
 800259a:	f7fd ffc3 	bl	8000524 <__aeabi_i2d>
 800259e:	f04f 0200 	mov.w	r2, #0
 80025a2:	4b1a      	ldr	r3, [pc, #104]	@ (800260c <Sequence_config+0x19c>)
 80025a4:	f7fe f952 	bl	800084c <__aeabi_ddiv>
 80025a8:	4602      	mov	r2, r0
 80025aa:	460b      	mov	r3, r1
 80025ac:	4610      	mov	r0, r2
 80025ae:	4619      	mov	r1, r3
 80025b0:	f7fe fa34 	bl	8000a1c <__aeabi_d2uiz>
 80025b4:	4603      	mov	r3, r0
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	330c      	adds	r3, #12
 80025ba:	73fb      	strb	r3, [r7, #15]
		ADC1->SQR1 |= (uint32_t)adc1_params->seq_config.seq[idx]<<i;
 80025bc:	4b12      	ldr	r3, [pc, #72]	@ (8002608 <Sequence_config+0x198>)
 80025be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025c0:	7bfb      	ldrb	r3, [r7, #15]
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	440b      	add	r3, r1
 80025c6:	7a5b      	ldrb	r3, [r3, #9]
 80025c8:	4619      	mov	r1, r3
 80025ca:	7b3b      	ldrb	r3, [r7, #12]
 80025cc:	fa01 f303 	lsl.w	r3, r1, r3
 80025d0:	490d      	ldr	r1, [pc, #52]	@ (8002608 <Sequence_config+0x198>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	62cb      	str	r3, [r1, #44]	@ 0x2c
	for(uint8_t i=0; (i<20) & (idx<lenght); i+=5)
 80025d6:	7b3b      	ldrb	r3, [r7, #12]
 80025d8:	3305      	adds	r3, #5
 80025da:	733b      	strb	r3, [r7, #12]
 80025dc:	7b3b      	ldrb	r3, [r7, #12]
 80025de:	2b13      	cmp	r3, #19
 80025e0:	bf94      	ite	ls
 80025e2:	2301      	movls	r3, #1
 80025e4:	2300      	movhi	r3, #0
 80025e6:	b2da      	uxtb	r2, r3
 80025e8:	7bf9      	ldrb	r1, [r7, #15]
 80025ea:	7afb      	ldrb	r3, [r7, #11]
 80025ec:	4299      	cmp	r1, r3
 80025ee:	bf34      	ite	cc
 80025f0:	2301      	movcc	r3, #1
 80025f2:	2300      	movcs	r3, #0
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	4013      	ands	r3, r2
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d1cb      	bne.n	8002596 <Sequence_config+0x126>
	}


}
 80025fe:	bf00      	nop
 8002600:	bf00      	nop
 8002602:	3710      	adds	r7, #16
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40012000 	.word	0x40012000
 800260c:	40140000 	.word	0x40140000

08002610 <__NVIC_EnableIRQ>:
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800261a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261e:	2b00      	cmp	r3, #0
 8002620:	db0b      	blt.n	800263a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002622:	79fb      	ldrb	r3, [r7, #7]
 8002624:	f003 021f 	and.w	r2, r3, #31
 8002628:	4907      	ldr	r1, [pc, #28]	@ (8002648 <__NVIC_EnableIRQ+0x38>)
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	2001      	movs	r0, #1
 8002632:	fa00 f202 	lsl.w	r2, r0, r2
 8002636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	e000e100 	.word	0xe000e100

0800264c <main>:
void tim3_PWM_Start(uint32_t num);
void tim3_pwm_update(uint32_t num);

/* Funcin principal */
int main(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af02      	add	r7, sp, #8
	flash_config();
 8002652:	f7ff f93f 	bl	80018d4 <flash_config>
	PLL_Config(HSI_SOURCE);
 8002656:	2000      	movs	r0, #0
 8002658:	f7ff f99e 	bl	8001998 <PLL_Config>
	#if USE_DELAY_US == 1
		Delay_Init(SystemCoreClock/1000000);
	#else
		Delay_Init(SystemCoreClock/1000);
 800265c:	4b1d      	ldr	r3, [pc, #116]	@ (80026d4 <main+0x88>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a1d      	ldr	r2, [pc, #116]	@ (80026d8 <main+0x8c>)
 8002662:	fba2 2303 	umull	r2, r3, r2, r3
 8002666:	099b      	lsrs	r3, r3, #6
 8002668:	4618      	mov	r0, r3
 800266a:	f7fe fc55 	bl	8000f18 <Delay_Init>
	#endif

	/*DMA*/
	DMA2_Stream0_Ch0_Config();
 800266e:	f000 f83f 	bl	80026f0 <DMA2_Stream0_Ch0_Config>

	/*GPIO Config*/
	GPIO_Output_Config(GPIOA, 5, PUPDR_NONE, OSPEEDR_HIGH, OTYPER_PP);
 8002672:	2300      	movs	r3, #0
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	2302      	movs	r3, #2
 8002678:	2200      	movs	r2, #0
 800267a:	2105      	movs	r1, #5
 800267c:	4817      	ldr	r0, [pc, #92]	@ (80026dc <main+0x90>)
 800267e:	f7fe fd9b 	bl	80011b8 <GPIO_Output_Config>

	//Configuracin button
	GPIO_Input_Config(BUTTON_GPIO, BUTTON_PIN, PULL_NONE, &button_exti);
 8002682:	4b17      	ldr	r3, [pc, #92]	@ (80026e0 <main+0x94>)
 8002684:	2200      	movs	r2, #0
 8002686:	210d      	movs	r1, #13
 8002688:	4816      	ldr	r0, [pc, #88]	@ (80026e4 <main+0x98>)
 800268a:	f7fe fcef 	bl	800106c <GPIO_Input_Config>

	//Configuracin led
	GPIO_Output_Config(USER_LED_GPIO, USER_LED_PIN, PUPDR_NONE, OSPEEDR_HIGH, OTYPER_PP);
 800268e:	2300      	movs	r3, #0
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	2302      	movs	r3, #2
 8002694:	2200      	movs	r2, #0
 8002696:	2105      	movs	r1, #5
 8002698:	4810      	ldr	r0, [pc, #64]	@ (80026dc <main+0x90>)
 800269a:	f7fe fd8d 	bl	80011b8 <GPIO_Output_Config>

	//Configuracin de AN0
	GPIO_Analog_Config(AN0_GPIO, AN0_Pin, ADC1_Cycles_84);
 800269e:	2204      	movs	r2, #4
 80026a0:	2100      	movs	r1, #0
 80026a2:	480e      	ldr	r0, [pc, #56]	@ (80026dc <main+0x90>)
 80026a4:	f7ff f854 	bl	8001750 <GPIO_Analog_Config>

	//ADC Config
	adc1_config(&adc1_config1);
 80026a8:	480f      	ldr	r0, [pc, #60]	@ (80026e8 <main+0x9c>)
 80026aa:	f7ff fe21 	bl	80022f0 <adc1_config>
	adc1_start_regular_conversion();
 80026ae:	f7ff fecf 	bl	8002450 <adc1_start_regular_conversion>

	//USART1_Config
	USARTx_Init(&USART2_Config);
 80026b2:	480e      	ldr	r0, [pc, #56]	@ (80026ec <main+0xa0>)
 80026b4:	f7ff fb38 	bl	8001d28 <USARTx_Init>

	//Config TIM2
	timer2_config();
 80026b8:	f000 f8a2 	bl	8002800 <timer2_config>

	//Config TIM3
	timer3_ch1_pwm_config();
 80026bc:	f000 f92c 	bl	8002918 <timer3_ch1_pwm_config>
	tim3_PWM_Start(0);
 80026c0:	2000      	movs	r0, #0
 80026c2:	f000 f9c1 	bl	8002a48 <tim3_PWM_Start>
	delay_ms(1000);
 80026c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026ca:	f7fe fc51 	bl	8000f70 <delay_ms>

	while(1)
 80026ce:	bf00      	nop
 80026d0:	e7fd      	b.n	80026ce <main+0x82>
 80026d2:	bf00      	nop
 80026d4:	20000000 	.word	0x20000000
 80026d8:	10624dd3 	.word	0x10624dd3
 80026dc:	40020000 	.word	0x40020000
 80026e0:	200000a0 	.word	0x200000a0
 80026e4:	40020800 	.word	0x40020800
 80026e8:	20000004 	.word	0x20000004
 80026ec:	20000020 	.word	0x20000020

080026f0 <DMA2_Stream0_Ch0_Config>:
}

/* Definicin de funciones */

void DMA2_Stream0_Ch0_Config()
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
	//Habilitar reloj
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80026f4:	4b3d      	ldr	r3, [pc, #244]	@ (80027ec <DMA2_Stream0_Ch0_Config+0xfc>)
 80026f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f8:	4a3c      	ldr	r2, [pc, #240]	@ (80027ec <DMA2_Stream0_Ch0_Config+0xfc>)
 80026fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026fe:	6313      	str	r3, [r2, #48]	@ 0x30

	//Deshabilitar stream en caso est habilitado
	DMA2_Stream0->CR &= ~DMA_SxCR_EN;
 8002700:	4b3b      	ldr	r3, [pc, #236]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a3a      	ldr	r2, [pc, #232]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002706:	f023 0301 	bic.w	r3, r3, #1
 800270a:	6013      	str	r3, [r2, #0]

	//Verificar cambio (demora un poco debido a que termina de transferir data anterior)
	while(DMA2_Stream0->CR & DMA_SxCR_EN);
 800270c:	bf00      	nop
 800270e:	4b38      	ldr	r3, [pc, #224]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1f9      	bne.n	800270e <DMA2_Stream0_Ch0_Config+0x1e>

	//Deshabilitar banderas en LIFCR o HIFCR  antes de habilitar stream
	DMA2->LIFCR |= ((0xF<<2) + 1U);
 800271a:	4b36      	ldr	r3, [pc, #216]	@ (80027f4 <DMA2_Stream0_Ch0_Config+0x104>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	4a35      	ldr	r2, [pc, #212]	@ (80027f4 <DMA2_Stream0_Ch0_Config+0x104>)
 8002720:	f043 033d 	orr.w	r3, r3, #61	@ 0x3d
 8002724:	6093      	str	r3, [r2, #8]

	//Seleccionar el peripheral address (En este caso del ADC en Memory Map + registro a leer)
	DMA2_Stream0->PAR = (uint32_t)(0x40012000 + 0x4C); //ADC Base + DR register
 8002726:	4b32      	ldr	r3, [pc, #200]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002728:	4a33      	ldr	r2, [pc, #204]	@ (80027f8 <DMA2_Stream0_Ch0_Config+0x108>)
 800272a:	609a      	str	r2, [r3, #8]
	//DMA2_Stream4->PAR = (uint32_t)&(ADC1->DR) //Equivalente

	//Seleccionar el memory address(Direccin del buffer donde se almacena)
	DMA2_Stream0->M0AR = (uint32_t)(&pot0);
 800272c:	4b30      	ldr	r3, [pc, #192]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 800272e:	4a33      	ldr	r2, [pc, #204]	@ (80027fc <DMA2_Stream0_Ch0_Config+0x10c>)
 8002730:	60da      	str	r2, [r3, #12]

	//Configurar el total nmero de datos a transferirse
	DMA2_Stream0->NDTR = 1U;
 8002732:	4b2f      	ldr	r3, [pc, #188]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002734:	2201      	movs	r2, #1
 8002736:	605a      	str	r2, [r3, #4]

	//Seleccionar el canal DMA
	DMA2_Stream0->CR &= ~DMA_SxCR_CHSEL_Msk; //Channel 0 del Stream 0 ch0
 8002738:	4b2d      	ldr	r3, [pc, #180]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a2c      	ldr	r2, [pc, #176]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 800273e:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8002742:	6013      	str	r3, [r2, #0]

	//Se omite aqu un paso del reference manual

	//Configurar prioridad
	DMA2_Stream0->CR &= ~DMA_SxCR_PL;
 8002744:	4b2a      	ldr	r3, [pc, #168]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a29      	ldr	r2, [pc, #164]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 800274a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800274e:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= (0b11U<<DMA_SxCR_PL_Pos); //High priority
 8002750:	4b27      	ldr	r3, [pc, #156]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a26      	ldr	r2, [pc, #152]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002756:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 800275a:	6013      	str	r3, [r2, #0]

	//Configurar Directo Mode o FIFO
	DMA2_Stream0->FCR &= ~DMA_SxFCR_DMDIS; //Direct mode
 800275c:	4b24      	ldr	r3, [pc, #144]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 800275e:	695b      	ldr	r3, [r3, #20]
 8002760:	4a23      	ldr	r2, [pc, #140]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002762:	f023 0304 	bic.w	r3, r3, #4
 8002766:	6153      	str	r3, [r2, #20]
	//Fifo threshold (no afecta en nada si utilizamos el direct mode)

	/*Configurar modo de transferencia, tamao de datos, modo circutlar, etc*/

	//Peripheral address size offset
	DMA2_Stream0->CR &= ~DMA_SxCR_PINCOS; //None
 8002768:	4b21      	ldr	r3, [pc, #132]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a20      	ldr	r2, [pc, #128]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 800276e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002772:	6013      	str	r3, [r2, #0]

	//Memory data size
	DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE;
 8002774:	4b1e      	ldr	r3, [pc, #120]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a1d      	ldr	r2, [pc, #116]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 800277a:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 800277e:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= (0b01U<<DMA_SxCR_MSIZE_Pos); //half word - 16 bit
 8002780:	4b1b      	ldr	r3, [pc, #108]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a1a      	ldr	r2, [pc, #104]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002786:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800278a:	6013      	str	r3, [r2, #0]

	//Peripheral data size
	DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE;
 800278c:	4b18      	ldr	r3, [pc, #96]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a17      	ldr	r2, [pc, #92]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 8002792:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8002796:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= (0b01U<<DMA_SxCR_PSIZE_Pos); //half word - 16 bit
 8002798:	4b15      	ldr	r3, [pc, #84]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a14      	ldr	r2, [pc, #80]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 800279e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80027a2:	6013      	str	r3, [r2, #0]

	//Peripheral increment mode (el perifrico es fijo)
	DMA2_Stream0->CR &= ~DMA_SxCR_PINC_Msk;
 80027a4:	4b12      	ldr	r3, [pc, #72]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a11      	ldr	r2, [pc, #68]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 80027aa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80027ae:	6013      	str	r3, [r2, #0]

	//Memory increment mode
	DMA2_Stream0->CR &= ~DMA_SxCR_MINC_Msk;
 80027b0:	4b0f      	ldr	r3, [pc, #60]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a0e      	ldr	r2, [pc, #56]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 80027b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80027ba:	6013      	str	r3, [r2, #0]

	//Modo circular
	DMA2_Stream0->CR |= (1U<<DMA_SxCR_CIRC_Pos);
 80027bc:	4b0c      	ldr	r3, [pc, #48]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a0b      	ldr	r2, [pc, #44]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 80027c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027c6:	6013      	str	r3, [r2, #0]

	//Configurar interrupciones
	DMA2_Stream0->CR |= ((1U<<DMA_SxCR_DMEIE_Pos)|(1U<<DMA_SxCR_TEIE_Pos)|(1U<<DMA_SxCR_HTIE_Pos)|(1U<<DMA_SxCR_TCIE_Pos));
 80027c8:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a08      	ldr	r2, [pc, #32]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 80027ce:	f043 031e 	orr.w	r3, r3, #30
 80027d2:	6013      	str	r3, [r2, #0]

	NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80027d4:	2038      	movs	r0, #56	@ 0x38
 80027d6:	f7ff ff1b 	bl	8002610 <__NVIC_EnableIRQ>

	//Habilitar el stream
	DMA2_Stream0->CR |= DMA_SxCR_EN;
 80027da:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a04      	ldr	r2, [pc, #16]	@ (80027f0 <DMA2_Stream0_Ch0_Config+0x100>)
 80027e0:	f043 0301 	orr.w	r3, r3, #1
 80027e4:	6013      	str	r3, [r2, #0]

}
 80027e6:	bf00      	nop
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	40023800 	.word	0x40023800
 80027f0:	40026410 	.word	0x40026410
 80027f4:	40026400 	.word	0x40026400
 80027f8:	4001204c 	.word	0x4001204c
 80027fc:	200000a4 	.word	0x200000a4

08002800 <timer2_config>:

void timer2_config(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
	/*Activamos RCC del TIM2*/
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002804:	4b23      	ldr	r3, [pc, #140]	@ (8002894 <timer2_config+0x94>)
 8002806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002808:	4a22      	ldr	r2, [pc, #136]	@ (8002894 <timer2_config+0x94>)
 800280a:	f043 0301 	orr.w	r3, r3, #1
 800280e:	6413      	str	r3, [r2, #64]	@ 0x40
	/*Deshabilitamos conteo*/
	TIM2->CR1 &= ~TIM_CR1_CEN;
 8002810:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800281a:	f023 0301 	bic.w	r3, r3, #1
 800281e:	6013      	str	r3, [r2, #0]
	/*Deshabilitamos banderas*/
	TIM2 -> DIER &= ~TIM_DIER_UIE;
 8002820:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800282a:	f023 0301 	bic.w	r3, r3, #1
 800282e:	60d3      	str	r3, [r2, #12]
	TIM2->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E);
 8002830:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002834:	6a1b      	ldr	r3, [r3, #32]
 8002836:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800283a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800283e:	f023 0311 	bic.w	r3, r3, #17
 8002842:	6213      	str	r3, [r2, #32]
	/*Calculo del prescaler*/
	TIM2->PSC = 8400U - 1U;
 8002844:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002848:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800284c:	629a      	str	r2, [r3, #40]	@ 0x28
	/*Calculo del auto-reload*/
	TIM2->ARR = 10000U - 1U;
 800284e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002852:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002856:	62da      	str	r2, [r3, #44]	@ 0x2c
	/*Actualizamos valores*/
	TIM2->EGR |= TIM_EGR_UG;
 8002858:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	6153      	str	r3, [r2, #20]
	/*Interrupcin*/
	TIM2 -> DIER |= TIM_DIER_UIE;
 8002868:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(TIM2_IRQn);
 8002878:	201c      	movs	r0, #28
 800287a:	f7ff fec9 	bl	8002610 <__NVIC_EnableIRQ>
	/*Activamos conteo*/
	TIM2->CR1 |= TIM_CR1_CEN;
 800287e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	6013      	str	r3, [r2, #0]
}
 800288e:	bf00      	nop
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	40023800 	.word	0x40023800

08002898 <TIM2_Callback>:

void TIM2_Callback(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
	uint8_t len = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	71fb      	strb	r3, [r7, #7]

	//Verificamos que se cumple el tiempo con el toggle
	GPIO_Write_Toggle(USER_LED_GPIO, USER_LED_PIN);
 80028a2:	2105      	movs	r1, #5
 80028a4:	4815      	ldr	r0, [pc, #84]	@ (80028fc <TIM2_Callback+0x64>)
 80028a6:	f7fe fd3b 	bl	8001320 <GPIO_Write_Toggle>

	//Enviamos data
	len = sprintf((char*)Tx_Data, "%u\n", pot0);
 80028aa:	4b15      	ldr	r3, [pc, #84]	@ (8002900 <TIM2_Callback+0x68>)
 80028ac:	881b      	ldrh	r3, [r3, #0]
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	461a      	mov	r2, r3
 80028b2:	4914      	ldr	r1, [pc, #80]	@ (8002904 <TIM2_Callback+0x6c>)
 80028b4:	4814      	ldr	r0, [pc, #80]	@ (8002908 <TIM2_Callback+0x70>)
 80028b6:	f000 f9f5 	bl	8002ca4 <siprintf>
 80028ba:	4603      	mov	r3, r0
 80028bc:	71fb      	strb	r3, [r7, #7]
	USART_Send_Data(USART2, Tx_Data, len);
 80028be:	79fb      	ldrb	r3, [r7, #7]
 80028c0:	461a      	mov	r2, r3
 80028c2:	4911      	ldr	r1, [pc, #68]	@ (8002908 <TIM2_Callback+0x70>)
 80028c4:	4811      	ldr	r0, [pc, #68]	@ (800290c <TIM2_Callback+0x74>)
 80028c6:	f7ff f9b7 	bl	8001c38 <USART_Send_Data>

	//salida pwm actualizada
	pwm_val = (((uint32_t)pot0)*100)/4095;
 80028ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002900 <TIM2_Callback+0x68>)
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	461a      	mov	r2, r3
 80028d2:	2364      	movs	r3, #100	@ 0x64
 80028d4:	fb03 f202 	mul.w	r2, r3, r2
 80028d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002910 <TIM2_Callback+0x78>)
 80028da:	fba3 1302 	umull	r1, r3, r3, r2
 80028de:	1ad2      	subs	r2, r2, r3
 80028e0:	0852      	lsrs	r2, r2, #1
 80028e2:	4413      	add	r3, r2
 80028e4:	0adb      	lsrs	r3, r3, #11
 80028e6:	4a0b      	ldr	r2, [pc, #44]	@ (8002914 <TIM2_Callback+0x7c>)
 80028e8:	6013      	str	r3, [r2, #0]

	tim3_pwm_update(pwm_val);
 80028ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002914 <TIM2_Callback+0x7c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f000 f8d0 	bl	8002a94 <tim3_pwm_update>

	return;
 80028f4:	bf00      	nop
}
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40020000 	.word	0x40020000
 8002900:	200000a4 	.word	0x200000a4
 8002904:	080035ec 	.word	0x080035ec
 8002908:	200000ac 	.word	0x200000ac
 800290c:	40004400 	.word	0x40004400
 8002910:	00100101 	.word	0x00100101
 8002914:	200000a8 	.word	0x200000a8

08002918 <timer3_ch1_pwm_config>:

void timer3_ch1_pwm_config(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
	/*Deshabilitar captura e interrupciones*/

	TIM3->CR1 &= ~TIM_CR1_CEN_Msk;
 800291c:	4b47      	ldr	r3, [pc, #284]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a46      	ldr	r2, [pc, #280]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 8002922:	f023 0301 	bic.w	r3, r3, #1
 8002926:	6013      	str	r3, [r2, #0]

	TIM3->CCER &= ~TIM_CCER_CC1E_Msk;
 8002928:	4b44      	ldr	r3, [pc, #272]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	4a43      	ldr	r2, [pc, #268]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 800292e:	f023 0301 	bic.w	r3, r3, #1
 8002932:	6213      	str	r3, [r2, #32]

	TIM3->DIER &= ~TIM_DIER_CC1IE_Msk;
 8002934:	4b41      	ldr	r3, [pc, #260]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	4a40      	ldr	r2, [pc, #256]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 800293a:	f023 0302 	bic.w	r3, r3, #2
 800293e:	60d3      	str	r3, [r2, #12]

	/*GPIO TIM3_CH1_PA6_AF2_AFRL*/

	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8002940:	4b3f      	ldr	r3, [pc, #252]	@ (8002a40 <timer3_ch1_pwm_config+0x128>)
 8002942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002944:	4a3e      	ldr	r2, [pc, #248]	@ (8002a40 <timer3_ch1_pwm_config+0x128>)
 8002946:	f043 0301 	orr.w	r3, r3, #1
 800294a:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOA->MODER &= ~GPIO_MODER_MODER6_Msk;
 800294c:	4b3d      	ldr	r3, [pc, #244]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a3c      	ldr	r2, [pc, #240]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 8002952:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002956:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER6_1;
 8002958:	4b3a      	ldr	r3, [pc, #232]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a39      	ldr	r2, [pc, #228]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 800295e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002962:	6013      	str	r3, [r2, #0]

	GPIOA->PUPDR &= ~GPIO_PUPDR_PUPD6_Msk;
 8002964:	4b37      	ldr	r3, [pc, #220]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	4a36      	ldr	r2, [pc, #216]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 800296a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800296e:	60d3      	str	r3, [r2, #12]

	GPIOA->OSPEEDR |= GPIO_OSPEEDR_OSPEED6_Msk;
 8002970:	4b34      	ldr	r3, [pc, #208]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	4a33      	ldr	r2, [pc, #204]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 8002976:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 800297a:	6093      	str	r3, [r2, #8]

	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL6_Msk;
 800297c:	4b31      	ldr	r3, [pc, #196]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	4a30      	ldr	r2, [pc, #192]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 8002982:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8002986:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= GPIO_AFRL_AFSEL6_1;
 8002988:	4b2e      	ldr	r3, [pc, #184]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	4a2d      	ldr	r2, [pc, #180]	@ (8002a44 <timer3_ch1_pwm_config+0x12c>)
 800298e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002992:	6213      	str	r3, [r2, #32]

	/*tim3 config*/

	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8002994:	4b2a      	ldr	r3, [pc, #168]	@ (8002a40 <timer3_ch1_pwm_config+0x128>)
 8002996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002998:	4a29      	ldr	r2, [pc, #164]	@ (8002a40 <timer3_ch1_pwm_config+0x128>)
 800299a:	f043 0302 	orr.w	r3, r3, #2
 800299e:	6413      	str	r3, [r2, #64]	@ 0x40

	TIM3->PSC = 84-1; //1us ticks 84-1
 80029a0:	4b26      	ldr	r3, [pc, #152]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029a2:	2253      	movs	r2, #83	@ 0x53
 80029a4:	629a      	str	r2, [r3, #40]	@ 0x28

	TIM3->ARR = 100-1; //Periodo 10kHz 100-1
 80029a6:	4b25      	ldr	r3, [pc, #148]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029a8:	2263      	movs	r2, #99	@ 0x63
 80029aa:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM3->EGR |= TIM_EGR_UG; //Update Generation
 80029ac:	4b23      	ldr	r3, [pc, #140]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	4a22      	ldr	r2, [pc, #136]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029b2:	f043 0301 	orr.w	r3, r3, #1
 80029b6:	6153      	str	r3, [r2, #20]

	TIM3->CCMR1 &= ~TIM_CCMR1_CC1S_Msk;
 80029b8:	4b20      	ldr	r3, [pc, #128]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	4a1f      	ldr	r2, [pc, #124]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029be:	f023 0303 	bic.w	r3, r3, #3
 80029c2:	6193      	str	r3, [r2, #24]

	//Upcounting
	TIM3->CCR1 &= ~ TIM_CR1_DIR;
 80029c4:	4b1d      	ldr	r3, [pc, #116]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029c8:	4a1c      	ldr	r2, [pc, #112]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029ca:	f023 0310 	bic.w	r3, r3, #16
 80029ce:	6353      	str	r3, [r2, #52]	@ 0x34

	//Polarity, OC1 Active in High
	TIM3->CCER &= ~TIM_CCER_CC1NP_Msk;
 80029d0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	4a19      	ldr	r2, [pc, #100]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029d6:	f023 0308 	bic.w	r3, r3, #8
 80029da:	6213      	str	r3, [r2, #32]
	TIM3->CCER &= ~TIM_CCER_CC1P;
 80029dc:	4b17      	ldr	r3, [pc, #92]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	4a16      	ldr	r2, [pc, #88]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029e2:	f023 0302 	bic.w	r3, r3, #2
 80029e6:	6213      	str	r3, [r2, #32]

	//Center Aligned
	TIM3->CR1 &= ~TIM_CR1_CMS_Msk;
 80029e8:	4b14      	ldr	r3, [pc, #80]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a13      	ldr	r2, [pc, #76]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029ee:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 80029f2:	6013      	str	r3, [r2, #0]
	TIM3->CR1 |= 1U<<TIM_CR1_CMS_Pos;
 80029f4:	4b11      	ldr	r3, [pc, #68]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a10      	ldr	r2, [pc, #64]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 80029fa:	f043 0320 	orr.w	r3, r3, #32
 80029fe:	6013      	str	r3, [r2, #0]

	//PWM mode 1
	TIM3->CCMR1 &= ~TIM_CCMR1_OC1M_Msk;
 8002a00:	4b0e      	ldr	r3, [pc, #56]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	4a0d      	ldr	r2, [pc, #52]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 8002a06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a0a:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 |= 6U<<TIM_CCMR1_OC1M_Pos;
 8002a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	4a0a      	ldr	r2, [pc, #40]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 8002a12:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002a16:	6193      	str	r3, [r2, #24]

	TIM3->CCMR1 |= TIM_CCMR1_OC1PE; //Active preloaded CCR para evitar problemas
 8002a18:	4b08      	ldr	r3, [pc, #32]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	4a07      	ldr	r2, [pc, #28]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 8002a1e:	f043 0308 	orr.w	r3, r3, #8
 8002a22:	6193      	str	r3, [r2, #24]
	TIM3->CR1 |= TIM_CR1_ARPE; //Active preloaded ARR para evitar problemas
 8002a24:	4b05      	ldr	r3, [pc, #20]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a04      	ldr	r2, [pc, #16]	@ (8002a3c <timer3_ch1_pwm_config+0x124>)
 8002a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a2e:	6013      	str	r3, [r2, #0]

	return;
 8002a30:	bf00      	nop

}
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	40000400 	.word	0x40000400
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40020000 	.word	0x40020000

08002a48 <tim3_PWM_Start>:

void tim3_PWM_Start(uint32_t num)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
	TIM3->CCR1 &= ~TIM_CCR1_CCR1_Msk; //Registro a comparar
 8002a50:	4b0f      	ldr	r3, [pc, #60]	@ (8002a90 <tim3_PWM_Start+0x48>)
 8002a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a54:	4a0e      	ldr	r2, [pc, #56]	@ (8002a90 <tim3_PWM_Start+0x48>)
 8002a56:	0c1b      	lsrs	r3, r3, #16
 8002a58:	041b      	lsls	r3, r3, #16
 8002a5a:	6353      	str	r3, [r2, #52]	@ 0x34
	TIM3->CCR1 = num-1; // Valor de comparacin inicial
 8002a5c:	4a0c      	ldr	r2, [pc, #48]	@ (8002a90 <tim3_PWM_Start+0x48>)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	3b01      	subs	r3, #1
 8002a62:	6353      	str	r3, [r2, #52]	@ 0x34

	TIM3->CCER |= TIM_CCER_CC1E; //Habilitamos Output Compare
 8002a64:	4b0a      	ldr	r3, [pc, #40]	@ (8002a90 <tim3_PWM_Start+0x48>)
 8002a66:	6a1b      	ldr	r3, [r3, #32]
 8002a68:	4a09      	ldr	r2, [pc, #36]	@ (8002a90 <tim3_PWM_Start+0x48>)
 8002a6a:	f043 0301 	orr.w	r3, r3, #1
 8002a6e:	6213      	str	r3, [r2, #32]

	//Contador en 0
	TIM3 -> CNT = 0;
 8002a70:	4b07      	ldr	r3, [pc, #28]	@ (8002a90 <tim3_PWM_Start+0x48>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	625a      	str	r2, [r3, #36]	@ 0x24

	//Habilitar conteo
	TIM3 -> CR1 |= TIM_CR1_CEN;
 8002a76:	4b06      	ldr	r3, [pc, #24]	@ (8002a90 <tim3_PWM_Start+0x48>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a05      	ldr	r2, [pc, #20]	@ (8002a90 <tim3_PWM_Start+0x48>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	6013      	str	r3, [r2, #0]

	return;
 8002a82:	bf00      	nop
}
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	40000400 	.word	0x40000400

08002a94 <tim3_pwm_update>:

void tim3_pwm_update(uint32_t num)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
	TIM3->CCR1 = num-1;
 8002a9c:	4a04      	ldr	r2, [pc, #16]	@ (8002ab0 <tim3_pwm_update+0x1c>)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	3b01      	subs	r3, #1
 8002aa2:	6353      	str	r3, [r2, #52]	@ 0x34
	return;
 8002aa4:	bf00      	nop
}
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr
 8002ab0:	40000400 	.word	0x40000400

08002ab4 <DMA_TransmitCpltCallback>:

void DMA_TransmitCpltCallback(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
	return;
 8002ab8:	bf00      	nop
}
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <DMA_HalfTransmitCpltCallback>:

void DMA_HalfTransmitCpltCallback(void)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	af00      	add	r7, sp, #0
	return;
 8002ac6:	bf00      	nop
}
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  while (1)
 8002ad4:	bf00      	nop
 8002ad6:	e7fd      	b.n	8002ad4 <NMI_Handler+0x4>

08002ad8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0

  while (1)
 8002adc:	bf00      	nop
 8002ade:	e7fd      	b.n	8002adc <HardFault_Handler+0x4>

08002ae0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  while (1)
 8002ae4:	bf00      	nop
 8002ae6:	e7fd      	b.n	8002ae4 <MemManage_Handler+0x4>

08002ae8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  while (1)
 8002aec:	bf00      	nop
 8002aee:	e7fd      	b.n	8002aec <BusFault_Handler+0x4>

08002af0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  while (1)
 8002af4:	bf00      	nop
 8002af6:	e7fd      	b.n	8002af4 <UsageFault_Handler+0x4>

08002af8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0

}
 8002afc:	bf00      	nop
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr

08002b06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b06:	b480      	push	{r7}
 8002b08:	af00      	add	r7, sp, #0

}
 8002b0a:	bf00      	nop
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0

}
 8002b18:	bf00      	nop
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
	...

08002b24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
	uwTick++;
 8002b28:	4b04      	ldr	r3, [pc, #16]	@ (8002b3c <SysTick_Handler+0x18>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	4a03      	ldr	r2, [pc, #12]	@ (8002b3c <SysTick_Handler+0x18>)
 8002b30:	6013      	str	r3, [r2, #0]
}
 8002b32:	bf00      	nop
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr
 8002b3c:	2000009c 	.word	0x2000009c

08002b40 <TIM2_IRQHandler>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

void TIM2_IRQHandler()
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
	if(TIM2->SR & TIM_SR_UIF)
 8002b44:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00a      	beq.n	8002b68 <TIM2_IRQHandler+0x28>
	{
		//Limpiamos bandera
		TIM2->SR &= ~(1U<<TIM_SR_UIF_Pos);
 8002b52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b5c:	f023 0301 	bic.w	r3, r3, #1
 8002b60:	6113      	str	r3, [r2, #16]

		//Ejecutamos funcin externa
		TIM2_Callback();
 8002b62:	f7ff fe99 	bl	8002898 <TIM2_Callback>
	}

	return;
 8002b66:	bf00      	nop
 8002b68:	bf00      	nop
}
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler()
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
	//Transfer Complete
	if(DMA2->LISR & (1<<DMA_LISR_TCIF0_Pos))
 8002b70:	4b1b      	ldr	r3, [pc, #108]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0320 	and.w	r3, r3, #32
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d007      	beq.n	8002b8c <DMA2_Stream0_IRQHandler+0x20>
	{
		//Clear flag
		DMA2->LIFCR |= DMA_LIFCR_CTCIF0;
 8002b7c:	4b18      	ldr	r3, [pc, #96]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	4a17      	ldr	r2, [pc, #92]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002b82:	f043 0320 	orr.w	r3, r3, #32
 8002b86:	6093      	str	r3, [r2, #8]
		//Evaluar
		DMA_TransmitCpltCallback();
 8002b88:	f7ff ff94 	bl	8002ab4 <DMA_TransmitCpltCallback>
	}
	//Half Complete
	if(DMA2->LISR & (1<<DMA_LISR_HTIF0_Pos))
 8002b8c:	4b14      	ldr	r3, [pc, #80]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0310 	and.w	r3, r3, #16
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d007      	beq.n	8002ba8 <DMA2_Stream0_IRQHandler+0x3c>
	{
		//Clear flag
		DMA2->LIFCR |= DMA_LIFCR_CHTIF0;
 8002b98:	4b11      	ldr	r3, [pc, #68]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	4a10      	ldr	r2, [pc, #64]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002b9e:	f043 0310 	orr.w	r3, r3, #16
 8002ba2:	6093      	str	r3, [r2, #8]
		//Evaluar
		DMA_HalfTransmitCpltCallback();
 8002ba4:	f7ff ff8d 	bl	8002ac2 <DMA_HalfTransmitCpltCallback>
	}
	//Error Complete
	if(DMA2->LISR & (1<<DMA_LISR_TEIF0_Pos))
 8002ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0308 	and.w	r3, r3, #8
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d005      	beq.n	8002bc0 <DMA2_Stream0_IRQHandler+0x54>
	{
		//Clear flag
		DMA2->LIFCR |= DMA_LIFCR_CTEIF0;
 8002bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	4a09      	ldr	r2, [pc, #36]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002bba:	f043 0308 	orr.w	r3, r3, #8
 8002bbe:	6093      	str	r3, [r2, #8]
		//Evaluar

	}
	//Direct Mode Error
	if(DMA2->LISR & (1<<DMA_LISR_DMEIF0))
 8002bc0:	4b07      	ldr	r3, [pc, #28]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0310 	and.w	r3, r3, #16
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d006      	beq.n	8002bda <DMA2_Stream0_IRQHandler+0x6e>
	{
		//Clear flag
		DMA2->LIFCR |= DMA_LIFCR_CDMEIF0;
 8002bcc:	4b04      	ldr	r3, [pc, #16]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	4a03      	ldr	r2, [pc, #12]	@ (8002be0 <DMA2_Stream0_IRQHandler+0x74>)
 8002bd2:	f043 0304 	orr.w	r3, r3, #4
 8002bd6:	6093      	str	r3, [r2, #8]
		//Evaluar

	}

	return;
 8002bd8:	bf00      	nop
 8002bda:	bf00      	nop
}
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40026400 	.word	0x40026400

08002be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bec:	4a14      	ldr	r2, [pc, #80]	@ (8002c40 <_sbrk+0x5c>)
 8002bee:	4b15      	ldr	r3, [pc, #84]	@ (8002c44 <_sbrk+0x60>)
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bf8:	4b13      	ldr	r3, [pc, #76]	@ (8002c48 <_sbrk+0x64>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d102      	bne.n	8002c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c00:	4b11      	ldr	r3, [pc, #68]	@ (8002c48 <_sbrk+0x64>)
 8002c02:	4a12      	ldr	r2, [pc, #72]	@ (8002c4c <_sbrk+0x68>)
 8002c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c06:	4b10      	ldr	r3, [pc, #64]	@ (8002c48 <_sbrk+0x64>)
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d207      	bcs.n	8002c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c14:	f000 f868 	bl	8002ce8 <__errno>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	220c      	movs	r2, #12
 8002c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c22:	e009      	b.n	8002c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c24:	4b08      	ldr	r3, [pc, #32]	@ (8002c48 <_sbrk+0x64>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c2a:	4b07      	ldr	r3, [pc, #28]	@ (8002c48 <_sbrk+0x64>)
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4413      	add	r3, r2
 8002c32:	4a05      	ldr	r2, [pc, #20]	@ (8002c48 <_sbrk+0x64>)
 8002c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c36:	68fb      	ldr	r3, [r7, #12]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3718      	adds	r7, #24
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	20018000 	.word	0x20018000
 8002c44:	00000400 	.word	0x00000400
 8002c48:	20000110 	.word	0x20000110
 8002c4c:	20000260 	.word	0x20000260

08002c50 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002c50:	480d      	ldr	r0, [pc, #52]	@ (8002c88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002c52:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002c54:	f7fe f898 	bl	8000d88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c58:	480c      	ldr	r0, [pc, #48]	@ (8002c8c <LoopForever+0x6>)
  ldr r1, =_edata
 8002c5a:	490d      	ldr	r1, [pc, #52]	@ (8002c90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002c94 <LoopForever+0xe>)
  movs r3, #0
 8002c5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c60:	e002      	b.n	8002c68 <LoopCopyDataInit>

08002c62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c66:	3304      	adds	r3, #4

08002c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c6c:	d3f9      	bcc.n	8002c62 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c70:	4c0a      	ldr	r4, [pc, #40]	@ (8002c9c <LoopForever+0x16>)
  movs r3, #0
 8002c72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c74:	e001      	b.n	8002c7a <LoopFillZerobss>

08002c76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c78:	3204      	adds	r2, #4

08002c7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c7c:	d3fb      	bcc.n	8002c76 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002c7e:	f000 f839 	bl	8002cf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c82:	f7ff fce3 	bl	800264c <main>

08002c86 <LoopForever>:

LoopForever:
  b LoopForever
 8002c86:	e7fe      	b.n	8002c86 <LoopForever>
  ldr   r0, =_estack
 8002c88:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002c8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c90:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002c94:	0800364c 	.word	0x0800364c
  ldr r2, =_sbss
 8002c98:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002c9c:	2000025c 	.word	0x2000025c

08002ca0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ca0:	e7fe      	b.n	8002ca0 <ADC_IRQHandler>
	...

08002ca4 <siprintf>:
 8002ca4:	b40e      	push	{r1, r2, r3}
 8002ca6:	b510      	push	{r4, lr}
 8002ca8:	b09d      	sub	sp, #116	@ 0x74
 8002caa:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002cac:	9002      	str	r0, [sp, #8]
 8002cae:	9006      	str	r0, [sp, #24]
 8002cb0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002cb4:	480a      	ldr	r0, [pc, #40]	@ (8002ce0 <siprintf+0x3c>)
 8002cb6:	9107      	str	r1, [sp, #28]
 8002cb8:	9104      	str	r1, [sp, #16]
 8002cba:	490a      	ldr	r1, [pc, #40]	@ (8002ce4 <siprintf+0x40>)
 8002cbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8002cc0:	9105      	str	r1, [sp, #20]
 8002cc2:	2400      	movs	r4, #0
 8002cc4:	a902      	add	r1, sp, #8
 8002cc6:	6800      	ldr	r0, [r0, #0]
 8002cc8:	9301      	str	r3, [sp, #4]
 8002cca:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002ccc:	f000 f98c 	bl	8002fe8 <_svfiprintf_r>
 8002cd0:	9b02      	ldr	r3, [sp, #8]
 8002cd2:	701c      	strb	r4, [r3, #0]
 8002cd4:	b01d      	add	sp, #116	@ 0x74
 8002cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cda:	b003      	add	sp, #12
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	20000030 	.word	0x20000030
 8002ce4:	ffff0208 	.word	0xffff0208

08002ce8 <__errno>:
 8002ce8:	4b01      	ldr	r3, [pc, #4]	@ (8002cf0 <__errno+0x8>)
 8002cea:	6818      	ldr	r0, [r3, #0]
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	20000030 	.word	0x20000030

08002cf4 <__libc_init_array>:
 8002cf4:	b570      	push	{r4, r5, r6, lr}
 8002cf6:	4d0d      	ldr	r5, [pc, #52]	@ (8002d2c <__libc_init_array+0x38>)
 8002cf8:	4c0d      	ldr	r4, [pc, #52]	@ (8002d30 <__libc_init_array+0x3c>)
 8002cfa:	1b64      	subs	r4, r4, r5
 8002cfc:	10a4      	asrs	r4, r4, #2
 8002cfe:	2600      	movs	r6, #0
 8002d00:	42a6      	cmp	r6, r4
 8002d02:	d109      	bne.n	8002d18 <__libc_init_array+0x24>
 8002d04:	4d0b      	ldr	r5, [pc, #44]	@ (8002d34 <__libc_init_array+0x40>)
 8002d06:	4c0c      	ldr	r4, [pc, #48]	@ (8002d38 <__libc_init_array+0x44>)
 8002d08:	f000 fc64 	bl	80035d4 <_init>
 8002d0c:	1b64      	subs	r4, r4, r5
 8002d0e:	10a4      	asrs	r4, r4, #2
 8002d10:	2600      	movs	r6, #0
 8002d12:	42a6      	cmp	r6, r4
 8002d14:	d105      	bne.n	8002d22 <__libc_init_array+0x2e>
 8002d16:	bd70      	pop	{r4, r5, r6, pc}
 8002d18:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d1c:	4798      	blx	r3
 8002d1e:	3601      	adds	r6, #1
 8002d20:	e7ee      	b.n	8002d00 <__libc_init_array+0xc>
 8002d22:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d26:	4798      	blx	r3
 8002d28:	3601      	adds	r6, #1
 8002d2a:	e7f2      	b.n	8002d12 <__libc_init_array+0x1e>
 8002d2c:	08003644 	.word	0x08003644
 8002d30:	08003644 	.word	0x08003644
 8002d34:	08003644 	.word	0x08003644
 8002d38:	08003648 	.word	0x08003648

08002d3c <__retarget_lock_acquire_recursive>:
 8002d3c:	4770      	bx	lr

08002d3e <__retarget_lock_release_recursive>:
 8002d3e:	4770      	bx	lr

08002d40 <_free_r>:
 8002d40:	b538      	push	{r3, r4, r5, lr}
 8002d42:	4605      	mov	r5, r0
 8002d44:	2900      	cmp	r1, #0
 8002d46:	d041      	beq.n	8002dcc <_free_r+0x8c>
 8002d48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d4c:	1f0c      	subs	r4, r1, #4
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	bfb8      	it	lt
 8002d52:	18e4      	addlt	r4, r4, r3
 8002d54:	f000 f8e0 	bl	8002f18 <__malloc_lock>
 8002d58:	4a1d      	ldr	r2, [pc, #116]	@ (8002dd0 <_free_r+0x90>)
 8002d5a:	6813      	ldr	r3, [r2, #0]
 8002d5c:	b933      	cbnz	r3, 8002d6c <_free_r+0x2c>
 8002d5e:	6063      	str	r3, [r4, #4]
 8002d60:	6014      	str	r4, [r2, #0]
 8002d62:	4628      	mov	r0, r5
 8002d64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d68:	f000 b8dc 	b.w	8002f24 <__malloc_unlock>
 8002d6c:	42a3      	cmp	r3, r4
 8002d6e:	d908      	bls.n	8002d82 <_free_r+0x42>
 8002d70:	6820      	ldr	r0, [r4, #0]
 8002d72:	1821      	adds	r1, r4, r0
 8002d74:	428b      	cmp	r3, r1
 8002d76:	bf01      	itttt	eq
 8002d78:	6819      	ldreq	r1, [r3, #0]
 8002d7a:	685b      	ldreq	r3, [r3, #4]
 8002d7c:	1809      	addeq	r1, r1, r0
 8002d7e:	6021      	streq	r1, [r4, #0]
 8002d80:	e7ed      	b.n	8002d5e <_free_r+0x1e>
 8002d82:	461a      	mov	r2, r3
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	b10b      	cbz	r3, 8002d8c <_free_r+0x4c>
 8002d88:	42a3      	cmp	r3, r4
 8002d8a:	d9fa      	bls.n	8002d82 <_free_r+0x42>
 8002d8c:	6811      	ldr	r1, [r2, #0]
 8002d8e:	1850      	adds	r0, r2, r1
 8002d90:	42a0      	cmp	r0, r4
 8002d92:	d10b      	bne.n	8002dac <_free_r+0x6c>
 8002d94:	6820      	ldr	r0, [r4, #0]
 8002d96:	4401      	add	r1, r0
 8002d98:	1850      	adds	r0, r2, r1
 8002d9a:	4283      	cmp	r3, r0
 8002d9c:	6011      	str	r1, [r2, #0]
 8002d9e:	d1e0      	bne.n	8002d62 <_free_r+0x22>
 8002da0:	6818      	ldr	r0, [r3, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	6053      	str	r3, [r2, #4]
 8002da6:	4408      	add	r0, r1
 8002da8:	6010      	str	r0, [r2, #0]
 8002daa:	e7da      	b.n	8002d62 <_free_r+0x22>
 8002dac:	d902      	bls.n	8002db4 <_free_r+0x74>
 8002dae:	230c      	movs	r3, #12
 8002db0:	602b      	str	r3, [r5, #0]
 8002db2:	e7d6      	b.n	8002d62 <_free_r+0x22>
 8002db4:	6820      	ldr	r0, [r4, #0]
 8002db6:	1821      	adds	r1, r4, r0
 8002db8:	428b      	cmp	r3, r1
 8002dba:	bf04      	itt	eq
 8002dbc:	6819      	ldreq	r1, [r3, #0]
 8002dbe:	685b      	ldreq	r3, [r3, #4]
 8002dc0:	6063      	str	r3, [r4, #4]
 8002dc2:	bf04      	itt	eq
 8002dc4:	1809      	addeq	r1, r1, r0
 8002dc6:	6021      	streq	r1, [r4, #0]
 8002dc8:	6054      	str	r4, [r2, #4]
 8002dca:	e7ca      	b.n	8002d62 <_free_r+0x22>
 8002dcc:	bd38      	pop	{r3, r4, r5, pc}
 8002dce:	bf00      	nop
 8002dd0:	20000258 	.word	0x20000258

08002dd4 <sbrk_aligned>:
 8002dd4:	b570      	push	{r4, r5, r6, lr}
 8002dd6:	4e0f      	ldr	r6, [pc, #60]	@ (8002e14 <sbrk_aligned+0x40>)
 8002dd8:	460c      	mov	r4, r1
 8002dda:	6831      	ldr	r1, [r6, #0]
 8002ddc:	4605      	mov	r5, r0
 8002dde:	b911      	cbnz	r1, 8002de6 <sbrk_aligned+0x12>
 8002de0:	f000 fba4 	bl	800352c <_sbrk_r>
 8002de4:	6030      	str	r0, [r6, #0]
 8002de6:	4621      	mov	r1, r4
 8002de8:	4628      	mov	r0, r5
 8002dea:	f000 fb9f 	bl	800352c <_sbrk_r>
 8002dee:	1c43      	adds	r3, r0, #1
 8002df0:	d103      	bne.n	8002dfa <sbrk_aligned+0x26>
 8002df2:	f04f 34ff 	mov.w	r4, #4294967295
 8002df6:	4620      	mov	r0, r4
 8002df8:	bd70      	pop	{r4, r5, r6, pc}
 8002dfa:	1cc4      	adds	r4, r0, #3
 8002dfc:	f024 0403 	bic.w	r4, r4, #3
 8002e00:	42a0      	cmp	r0, r4
 8002e02:	d0f8      	beq.n	8002df6 <sbrk_aligned+0x22>
 8002e04:	1a21      	subs	r1, r4, r0
 8002e06:	4628      	mov	r0, r5
 8002e08:	f000 fb90 	bl	800352c <_sbrk_r>
 8002e0c:	3001      	adds	r0, #1
 8002e0e:	d1f2      	bne.n	8002df6 <sbrk_aligned+0x22>
 8002e10:	e7ef      	b.n	8002df2 <sbrk_aligned+0x1e>
 8002e12:	bf00      	nop
 8002e14:	20000254 	.word	0x20000254

08002e18 <_malloc_r>:
 8002e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e1c:	1ccd      	adds	r5, r1, #3
 8002e1e:	f025 0503 	bic.w	r5, r5, #3
 8002e22:	3508      	adds	r5, #8
 8002e24:	2d0c      	cmp	r5, #12
 8002e26:	bf38      	it	cc
 8002e28:	250c      	movcc	r5, #12
 8002e2a:	2d00      	cmp	r5, #0
 8002e2c:	4606      	mov	r6, r0
 8002e2e:	db01      	blt.n	8002e34 <_malloc_r+0x1c>
 8002e30:	42a9      	cmp	r1, r5
 8002e32:	d904      	bls.n	8002e3e <_malloc_r+0x26>
 8002e34:	230c      	movs	r3, #12
 8002e36:	6033      	str	r3, [r6, #0]
 8002e38:	2000      	movs	r0, #0
 8002e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002f14 <_malloc_r+0xfc>
 8002e42:	f000 f869 	bl	8002f18 <__malloc_lock>
 8002e46:	f8d8 3000 	ldr.w	r3, [r8]
 8002e4a:	461c      	mov	r4, r3
 8002e4c:	bb44      	cbnz	r4, 8002ea0 <_malloc_r+0x88>
 8002e4e:	4629      	mov	r1, r5
 8002e50:	4630      	mov	r0, r6
 8002e52:	f7ff ffbf 	bl	8002dd4 <sbrk_aligned>
 8002e56:	1c43      	adds	r3, r0, #1
 8002e58:	4604      	mov	r4, r0
 8002e5a:	d158      	bne.n	8002f0e <_malloc_r+0xf6>
 8002e5c:	f8d8 4000 	ldr.w	r4, [r8]
 8002e60:	4627      	mov	r7, r4
 8002e62:	2f00      	cmp	r7, #0
 8002e64:	d143      	bne.n	8002eee <_malloc_r+0xd6>
 8002e66:	2c00      	cmp	r4, #0
 8002e68:	d04b      	beq.n	8002f02 <_malloc_r+0xea>
 8002e6a:	6823      	ldr	r3, [r4, #0]
 8002e6c:	4639      	mov	r1, r7
 8002e6e:	4630      	mov	r0, r6
 8002e70:	eb04 0903 	add.w	r9, r4, r3
 8002e74:	f000 fb5a 	bl	800352c <_sbrk_r>
 8002e78:	4581      	cmp	r9, r0
 8002e7a:	d142      	bne.n	8002f02 <_malloc_r+0xea>
 8002e7c:	6821      	ldr	r1, [r4, #0]
 8002e7e:	1a6d      	subs	r5, r5, r1
 8002e80:	4629      	mov	r1, r5
 8002e82:	4630      	mov	r0, r6
 8002e84:	f7ff ffa6 	bl	8002dd4 <sbrk_aligned>
 8002e88:	3001      	adds	r0, #1
 8002e8a:	d03a      	beq.n	8002f02 <_malloc_r+0xea>
 8002e8c:	6823      	ldr	r3, [r4, #0]
 8002e8e:	442b      	add	r3, r5
 8002e90:	6023      	str	r3, [r4, #0]
 8002e92:	f8d8 3000 	ldr.w	r3, [r8]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	bb62      	cbnz	r2, 8002ef4 <_malloc_r+0xdc>
 8002e9a:	f8c8 7000 	str.w	r7, [r8]
 8002e9e:	e00f      	b.n	8002ec0 <_malloc_r+0xa8>
 8002ea0:	6822      	ldr	r2, [r4, #0]
 8002ea2:	1b52      	subs	r2, r2, r5
 8002ea4:	d420      	bmi.n	8002ee8 <_malloc_r+0xd0>
 8002ea6:	2a0b      	cmp	r2, #11
 8002ea8:	d917      	bls.n	8002eda <_malloc_r+0xc2>
 8002eaa:	1961      	adds	r1, r4, r5
 8002eac:	42a3      	cmp	r3, r4
 8002eae:	6025      	str	r5, [r4, #0]
 8002eb0:	bf18      	it	ne
 8002eb2:	6059      	strne	r1, [r3, #4]
 8002eb4:	6863      	ldr	r3, [r4, #4]
 8002eb6:	bf08      	it	eq
 8002eb8:	f8c8 1000 	streq.w	r1, [r8]
 8002ebc:	5162      	str	r2, [r4, r5]
 8002ebe:	604b      	str	r3, [r1, #4]
 8002ec0:	4630      	mov	r0, r6
 8002ec2:	f000 f82f 	bl	8002f24 <__malloc_unlock>
 8002ec6:	f104 000b 	add.w	r0, r4, #11
 8002eca:	1d23      	adds	r3, r4, #4
 8002ecc:	f020 0007 	bic.w	r0, r0, #7
 8002ed0:	1ac2      	subs	r2, r0, r3
 8002ed2:	bf1c      	itt	ne
 8002ed4:	1a1b      	subne	r3, r3, r0
 8002ed6:	50a3      	strne	r3, [r4, r2]
 8002ed8:	e7af      	b.n	8002e3a <_malloc_r+0x22>
 8002eda:	6862      	ldr	r2, [r4, #4]
 8002edc:	42a3      	cmp	r3, r4
 8002ede:	bf0c      	ite	eq
 8002ee0:	f8c8 2000 	streq.w	r2, [r8]
 8002ee4:	605a      	strne	r2, [r3, #4]
 8002ee6:	e7eb      	b.n	8002ec0 <_malloc_r+0xa8>
 8002ee8:	4623      	mov	r3, r4
 8002eea:	6864      	ldr	r4, [r4, #4]
 8002eec:	e7ae      	b.n	8002e4c <_malloc_r+0x34>
 8002eee:	463c      	mov	r4, r7
 8002ef0:	687f      	ldr	r7, [r7, #4]
 8002ef2:	e7b6      	b.n	8002e62 <_malloc_r+0x4a>
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	42a3      	cmp	r3, r4
 8002efa:	d1fb      	bne.n	8002ef4 <_malloc_r+0xdc>
 8002efc:	2300      	movs	r3, #0
 8002efe:	6053      	str	r3, [r2, #4]
 8002f00:	e7de      	b.n	8002ec0 <_malloc_r+0xa8>
 8002f02:	230c      	movs	r3, #12
 8002f04:	6033      	str	r3, [r6, #0]
 8002f06:	4630      	mov	r0, r6
 8002f08:	f000 f80c 	bl	8002f24 <__malloc_unlock>
 8002f0c:	e794      	b.n	8002e38 <_malloc_r+0x20>
 8002f0e:	6005      	str	r5, [r0, #0]
 8002f10:	e7d6      	b.n	8002ec0 <_malloc_r+0xa8>
 8002f12:	bf00      	nop
 8002f14:	20000258 	.word	0x20000258

08002f18 <__malloc_lock>:
 8002f18:	4801      	ldr	r0, [pc, #4]	@ (8002f20 <__malloc_lock+0x8>)
 8002f1a:	f7ff bf0f 	b.w	8002d3c <__retarget_lock_acquire_recursive>
 8002f1e:	bf00      	nop
 8002f20:	20000250 	.word	0x20000250

08002f24 <__malloc_unlock>:
 8002f24:	4801      	ldr	r0, [pc, #4]	@ (8002f2c <__malloc_unlock+0x8>)
 8002f26:	f7ff bf0a 	b.w	8002d3e <__retarget_lock_release_recursive>
 8002f2a:	bf00      	nop
 8002f2c:	20000250 	.word	0x20000250

08002f30 <__ssputs_r>:
 8002f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f34:	688e      	ldr	r6, [r1, #8]
 8002f36:	461f      	mov	r7, r3
 8002f38:	42be      	cmp	r6, r7
 8002f3a:	680b      	ldr	r3, [r1, #0]
 8002f3c:	4682      	mov	sl, r0
 8002f3e:	460c      	mov	r4, r1
 8002f40:	4690      	mov	r8, r2
 8002f42:	d82d      	bhi.n	8002fa0 <__ssputs_r+0x70>
 8002f44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002f48:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002f4c:	d026      	beq.n	8002f9c <__ssputs_r+0x6c>
 8002f4e:	6965      	ldr	r5, [r4, #20]
 8002f50:	6909      	ldr	r1, [r1, #16]
 8002f52:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002f56:	eba3 0901 	sub.w	r9, r3, r1
 8002f5a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002f5e:	1c7b      	adds	r3, r7, #1
 8002f60:	444b      	add	r3, r9
 8002f62:	106d      	asrs	r5, r5, #1
 8002f64:	429d      	cmp	r5, r3
 8002f66:	bf38      	it	cc
 8002f68:	461d      	movcc	r5, r3
 8002f6a:	0553      	lsls	r3, r2, #21
 8002f6c:	d527      	bpl.n	8002fbe <__ssputs_r+0x8e>
 8002f6e:	4629      	mov	r1, r5
 8002f70:	f7ff ff52 	bl	8002e18 <_malloc_r>
 8002f74:	4606      	mov	r6, r0
 8002f76:	b360      	cbz	r0, 8002fd2 <__ssputs_r+0xa2>
 8002f78:	6921      	ldr	r1, [r4, #16]
 8002f7a:	464a      	mov	r2, r9
 8002f7c:	f000 fae6 	bl	800354c <memcpy>
 8002f80:	89a3      	ldrh	r3, [r4, #12]
 8002f82:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002f86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f8a:	81a3      	strh	r3, [r4, #12]
 8002f8c:	6126      	str	r6, [r4, #16]
 8002f8e:	6165      	str	r5, [r4, #20]
 8002f90:	444e      	add	r6, r9
 8002f92:	eba5 0509 	sub.w	r5, r5, r9
 8002f96:	6026      	str	r6, [r4, #0]
 8002f98:	60a5      	str	r5, [r4, #8]
 8002f9a:	463e      	mov	r6, r7
 8002f9c:	42be      	cmp	r6, r7
 8002f9e:	d900      	bls.n	8002fa2 <__ssputs_r+0x72>
 8002fa0:	463e      	mov	r6, r7
 8002fa2:	6820      	ldr	r0, [r4, #0]
 8002fa4:	4632      	mov	r2, r6
 8002fa6:	4641      	mov	r1, r8
 8002fa8:	f000 faa6 	bl	80034f8 <memmove>
 8002fac:	68a3      	ldr	r3, [r4, #8]
 8002fae:	1b9b      	subs	r3, r3, r6
 8002fb0:	60a3      	str	r3, [r4, #8]
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	4433      	add	r3, r6
 8002fb6:	6023      	str	r3, [r4, #0]
 8002fb8:	2000      	movs	r0, #0
 8002fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fbe:	462a      	mov	r2, r5
 8002fc0:	f000 fad2 	bl	8003568 <_realloc_r>
 8002fc4:	4606      	mov	r6, r0
 8002fc6:	2800      	cmp	r0, #0
 8002fc8:	d1e0      	bne.n	8002f8c <__ssputs_r+0x5c>
 8002fca:	6921      	ldr	r1, [r4, #16]
 8002fcc:	4650      	mov	r0, sl
 8002fce:	f7ff feb7 	bl	8002d40 <_free_r>
 8002fd2:	230c      	movs	r3, #12
 8002fd4:	f8ca 3000 	str.w	r3, [sl]
 8002fd8:	89a3      	ldrh	r3, [r4, #12]
 8002fda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fde:	81a3      	strh	r3, [r4, #12]
 8002fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe4:	e7e9      	b.n	8002fba <__ssputs_r+0x8a>
	...

08002fe8 <_svfiprintf_r>:
 8002fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fec:	4698      	mov	r8, r3
 8002fee:	898b      	ldrh	r3, [r1, #12]
 8002ff0:	061b      	lsls	r3, r3, #24
 8002ff2:	b09d      	sub	sp, #116	@ 0x74
 8002ff4:	4607      	mov	r7, r0
 8002ff6:	460d      	mov	r5, r1
 8002ff8:	4614      	mov	r4, r2
 8002ffa:	d510      	bpl.n	800301e <_svfiprintf_r+0x36>
 8002ffc:	690b      	ldr	r3, [r1, #16]
 8002ffe:	b973      	cbnz	r3, 800301e <_svfiprintf_r+0x36>
 8003000:	2140      	movs	r1, #64	@ 0x40
 8003002:	f7ff ff09 	bl	8002e18 <_malloc_r>
 8003006:	6028      	str	r0, [r5, #0]
 8003008:	6128      	str	r0, [r5, #16]
 800300a:	b930      	cbnz	r0, 800301a <_svfiprintf_r+0x32>
 800300c:	230c      	movs	r3, #12
 800300e:	603b      	str	r3, [r7, #0]
 8003010:	f04f 30ff 	mov.w	r0, #4294967295
 8003014:	b01d      	add	sp, #116	@ 0x74
 8003016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800301a:	2340      	movs	r3, #64	@ 0x40
 800301c:	616b      	str	r3, [r5, #20]
 800301e:	2300      	movs	r3, #0
 8003020:	9309      	str	r3, [sp, #36]	@ 0x24
 8003022:	2320      	movs	r3, #32
 8003024:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003028:	f8cd 800c 	str.w	r8, [sp, #12]
 800302c:	2330      	movs	r3, #48	@ 0x30
 800302e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80031cc <_svfiprintf_r+0x1e4>
 8003032:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003036:	f04f 0901 	mov.w	r9, #1
 800303a:	4623      	mov	r3, r4
 800303c:	469a      	mov	sl, r3
 800303e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003042:	b10a      	cbz	r2, 8003048 <_svfiprintf_r+0x60>
 8003044:	2a25      	cmp	r2, #37	@ 0x25
 8003046:	d1f9      	bne.n	800303c <_svfiprintf_r+0x54>
 8003048:	ebba 0b04 	subs.w	fp, sl, r4
 800304c:	d00b      	beq.n	8003066 <_svfiprintf_r+0x7e>
 800304e:	465b      	mov	r3, fp
 8003050:	4622      	mov	r2, r4
 8003052:	4629      	mov	r1, r5
 8003054:	4638      	mov	r0, r7
 8003056:	f7ff ff6b 	bl	8002f30 <__ssputs_r>
 800305a:	3001      	adds	r0, #1
 800305c:	f000 80a7 	beq.w	80031ae <_svfiprintf_r+0x1c6>
 8003060:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003062:	445a      	add	r2, fp
 8003064:	9209      	str	r2, [sp, #36]	@ 0x24
 8003066:	f89a 3000 	ldrb.w	r3, [sl]
 800306a:	2b00      	cmp	r3, #0
 800306c:	f000 809f 	beq.w	80031ae <_svfiprintf_r+0x1c6>
 8003070:	2300      	movs	r3, #0
 8003072:	f04f 32ff 	mov.w	r2, #4294967295
 8003076:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800307a:	f10a 0a01 	add.w	sl, sl, #1
 800307e:	9304      	str	r3, [sp, #16]
 8003080:	9307      	str	r3, [sp, #28]
 8003082:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003086:	931a      	str	r3, [sp, #104]	@ 0x68
 8003088:	4654      	mov	r4, sl
 800308a:	2205      	movs	r2, #5
 800308c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003090:	484e      	ldr	r0, [pc, #312]	@ (80031cc <_svfiprintf_r+0x1e4>)
 8003092:	f7fd f8a5 	bl	80001e0 <memchr>
 8003096:	9a04      	ldr	r2, [sp, #16]
 8003098:	b9d8      	cbnz	r0, 80030d2 <_svfiprintf_r+0xea>
 800309a:	06d0      	lsls	r0, r2, #27
 800309c:	bf44      	itt	mi
 800309e:	2320      	movmi	r3, #32
 80030a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80030a4:	0711      	lsls	r1, r2, #28
 80030a6:	bf44      	itt	mi
 80030a8:	232b      	movmi	r3, #43	@ 0x2b
 80030aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80030ae:	f89a 3000 	ldrb.w	r3, [sl]
 80030b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80030b4:	d015      	beq.n	80030e2 <_svfiprintf_r+0xfa>
 80030b6:	9a07      	ldr	r2, [sp, #28]
 80030b8:	4654      	mov	r4, sl
 80030ba:	2000      	movs	r0, #0
 80030bc:	f04f 0c0a 	mov.w	ip, #10
 80030c0:	4621      	mov	r1, r4
 80030c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80030c6:	3b30      	subs	r3, #48	@ 0x30
 80030c8:	2b09      	cmp	r3, #9
 80030ca:	d94b      	bls.n	8003164 <_svfiprintf_r+0x17c>
 80030cc:	b1b0      	cbz	r0, 80030fc <_svfiprintf_r+0x114>
 80030ce:	9207      	str	r2, [sp, #28]
 80030d0:	e014      	b.n	80030fc <_svfiprintf_r+0x114>
 80030d2:	eba0 0308 	sub.w	r3, r0, r8
 80030d6:	fa09 f303 	lsl.w	r3, r9, r3
 80030da:	4313      	orrs	r3, r2
 80030dc:	9304      	str	r3, [sp, #16]
 80030de:	46a2      	mov	sl, r4
 80030e0:	e7d2      	b.n	8003088 <_svfiprintf_r+0xa0>
 80030e2:	9b03      	ldr	r3, [sp, #12]
 80030e4:	1d19      	adds	r1, r3, #4
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	9103      	str	r1, [sp, #12]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	bfbb      	ittet	lt
 80030ee:	425b      	neglt	r3, r3
 80030f0:	f042 0202 	orrlt.w	r2, r2, #2
 80030f4:	9307      	strge	r3, [sp, #28]
 80030f6:	9307      	strlt	r3, [sp, #28]
 80030f8:	bfb8      	it	lt
 80030fa:	9204      	strlt	r2, [sp, #16]
 80030fc:	7823      	ldrb	r3, [r4, #0]
 80030fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8003100:	d10a      	bne.n	8003118 <_svfiprintf_r+0x130>
 8003102:	7863      	ldrb	r3, [r4, #1]
 8003104:	2b2a      	cmp	r3, #42	@ 0x2a
 8003106:	d132      	bne.n	800316e <_svfiprintf_r+0x186>
 8003108:	9b03      	ldr	r3, [sp, #12]
 800310a:	1d1a      	adds	r2, r3, #4
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	9203      	str	r2, [sp, #12]
 8003110:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003114:	3402      	adds	r4, #2
 8003116:	9305      	str	r3, [sp, #20]
 8003118:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80031dc <_svfiprintf_r+0x1f4>
 800311c:	7821      	ldrb	r1, [r4, #0]
 800311e:	2203      	movs	r2, #3
 8003120:	4650      	mov	r0, sl
 8003122:	f7fd f85d 	bl	80001e0 <memchr>
 8003126:	b138      	cbz	r0, 8003138 <_svfiprintf_r+0x150>
 8003128:	9b04      	ldr	r3, [sp, #16]
 800312a:	eba0 000a 	sub.w	r0, r0, sl
 800312e:	2240      	movs	r2, #64	@ 0x40
 8003130:	4082      	lsls	r2, r0
 8003132:	4313      	orrs	r3, r2
 8003134:	3401      	adds	r4, #1
 8003136:	9304      	str	r3, [sp, #16]
 8003138:	f814 1b01 	ldrb.w	r1, [r4], #1
 800313c:	4824      	ldr	r0, [pc, #144]	@ (80031d0 <_svfiprintf_r+0x1e8>)
 800313e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003142:	2206      	movs	r2, #6
 8003144:	f7fd f84c 	bl	80001e0 <memchr>
 8003148:	2800      	cmp	r0, #0
 800314a:	d036      	beq.n	80031ba <_svfiprintf_r+0x1d2>
 800314c:	4b21      	ldr	r3, [pc, #132]	@ (80031d4 <_svfiprintf_r+0x1ec>)
 800314e:	bb1b      	cbnz	r3, 8003198 <_svfiprintf_r+0x1b0>
 8003150:	9b03      	ldr	r3, [sp, #12]
 8003152:	3307      	adds	r3, #7
 8003154:	f023 0307 	bic.w	r3, r3, #7
 8003158:	3308      	adds	r3, #8
 800315a:	9303      	str	r3, [sp, #12]
 800315c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800315e:	4433      	add	r3, r6
 8003160:	9309      	str	r3, [sp, #36]	@ 0x24
 8003162:	e76a      	b.n	800303a <_svfiprintf_r+0x52>
 8003164:	fb0c 3202 	mla	r2, ip, r2, r3
 8003168:	460c      	mov	r4, r1
 800316a:	2001      	movs	r0, #1
 800316c:	e7a8      	b.n	80030c0 <_svfiprintf_r+0xd8>
 800316e:	2300      	movs	r3, #0
 8003170:	3401      	adds	r4, #1
 8003172:	9305      	str	r3, [sp, #20]
 8003174:	4619      	mov	r1, r3
 8003176:	f04f 0c0a 	mov.w	ip, #10
 800317a:	4620      	mov	r0, r4
 800317c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003180:	3a30      	subs	r2, #48	@ 0x30
 8003182:	2a09      	cmp	r2, #9
 8003184:	d903      	bls.n	800318e <_svfiprintf_r+0x1a6>
 8003186:	2b00      	cmp	r3, #0
 8003188:	d0c6      	beq.n	8003118 <_svfiprintf_r+0x130>
 800318a:	9105      	str	r1, [sp, #20]
 800318c:	e7c4      	b.n	8003118 <_svfiprintf_r+0x130>
 800318e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003192:	4604      	mov	r4, r0
 8003194:	2301      	movs	r3, #1
 8003196:	e7f0      	b.n	800317a <_svfiprintf_r+0x192>
 8003198:	ab03      	add	r3, sp, #12
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	462a      	mov	r2, r5
 800319e:	4b0e      	ldr	r3, [pc, #56]	@ (80031d8 <_svfiprintf_r+0x1f0>)
 80031a0:	a904      	add	r1, sp, #16
 80031a2:	4638      	mov	r0, r7
 80031a4:	f3af 8000 	nop.w
 80031a8:	1c42      	adds	r2, r0, #1
 80031aa:	4606      	mov	r6, r0
 80031ac:	d1d6      	bne.n	800315c <_svfiprintf_r+0x174>
 80031ae:	89ab      	ldrh	r3, [r5, #12]
 80031b0:	065b      	lsls	r3, r3, #25
 80031b2:	f53f af2d 	bmi.w	8003010 <_svfiprintf_r+0x28>
 80031b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80031b8:	e72c      	b.n	8003014 <_svfiprintf_r+0x2c>
 80031ba:	ab03      	add	r3, sp, #12
 80031bc:	9300      	str	r3, [sp, #0]
 80031be:	462a      	mov	r2, r5
 80031c0:	4b05      	ldr	r3, [pc, #20]	@ (80031d8 <_svfiprintf_r+0x1f0>)
 80031c2:	a904      	add	r1, sp, #16
 80031c4:	4638      	mov	r0, r7
 80031c6:	f000 f879 	bl	80032bc <_printf_i>
 80031ca:	e7ed      	b.n	80031a8 <_svfiprintf_r+0x1c0>
 80031cc:	08003608 	.word	0x08003608
 80031d0:	08003612 	.word	0x08003612
 80031d4:	00000000 	.word	0x00000000
 80031d8:	08002f31 	.word	0x08002f31
 80031dc:	0800360e 	.word	0x0800360e

080031e0 <_printf_common>:
 80031e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031e4:	4616      	mov	r6, r2
 80031e6:	4698      	mov	r8, r3
 80031e8:	688a      	ldr	r2, [r1, #8]
 80031ea:	690b      	ldr	r3, [r1, #16]
 80031ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80031f0:	4293      	cmp	r3, r2
 80031f2:	bfb8      	it	lt
 80031f4:	4613      	movlt	r3, r2
 80031f6:	6033      	str	r3, [r6, #0]
 80031f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80031fc:	4607      	mov	r7, r0
 80031fe:	460c      	mov	r4, r1
 8003200:	b10a      	cbz	r2, 8003206 <_printf_common+0x26>
 8003202:	3301      	adds	r3, #1
 8003204:	6033      	str	r3, [r6, #0]
 8003206:	6823      	ldr	r3, [r4, #0]
 8003208:	0699      	lsls	r1, r3, #26
 800320a:	bf42      	ittt	mi
 800320c:	6833      	ldrmi	r3, [r6, #0]
 800320e:	3302      	addmi	r3, #2
 8003210:	6033      	strmi	r3, [r6, #0]
 8003212:	6825      	ldr	r5, [r4, #0]
 8003214:	f015 0506 	ands.w	r5, r5, #6
 8003218:	d106      	bne.n	8003228 <_printf_common+0x48>
 800321a:	f104 0a19 	add.w	sl, r4, #25
 800321e:	68e3      	ldr	r3, [r4, #12]
 8003220:	6832      	ldr	r2, [r6, #0]
 8003222:	1a9b      	subs	r3, r3, r2
 8003224:	42ab      	cmp	r3, r5
 8003226:	dc26      	bgt.n	8003276 <_printf_common+0x96>
 8003228:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800322c:	6822      	ldr	r2, [r4, #0]
 800322e:	3b00      	subs	r3, #0
 8003230:	bf18      	it	ne
 8003232:	2301      	movne	r3, #1
 8003234:	0692      	lsls	r2, r2, #26
 8003236:	d42b      	bmi.n	8003290 <_printf_common+0xb0>
 8003238:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800323c:	4641      	mov	r1, r8
 800323e:	4638      	mov	r0, r7
 8003240:	47c8      	blx	r9
 8003242:	3001      	adds	r0, #1
 8003244:	d01e      	beq.n	8003284 <_printf_common+0xa4>
 8003246:	6823      	ldr	r3, [r4, #0]
 8003248:	6922      	ldr	r2, [r4, #16]
 800324a:	f003 0306 	and.w	r3, r3, #6
 800324e:	2b04      	cmp	r3, #4
 8003250:	bf02      	ittt	eq
 8003252:	68e5      	ldreq	r5, [r4, #12]
 8003254:	6833      	ldreq	r3, [r6, #0]
 8003256:	1aed      	subeq	r5, r5, r3
 8003258:	68a3      	ldr	r3, [r4, #8]
 800325a:	bf0c      	ite	eq
 800325c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003260:	2500      	movne	r5, #0
 8003262:	4293      	cmp	r3, r2
 8003264:	bfc4      	itt	gt
 8003266:	1a9b      	subgt	r3, r3, r2
 8003268:	18ed      	addgt	r5, r5, r3
 800326a:	2600      	movs	r6, #0
 800326c:	341a      	adds	r4, #26
 800326e:	42b5      	cmp	r5, r6
 8003270:	d11a      	bne.n	80032a8 <_printf_common+0xc8>
 8003272:	2000      	movs	r0, #0
 8003274:	e008      	b.n	8003288 <_printf_common+0xa8>
 8003276:	2301      	movs	r3, #1
 8003278:	4652      	mov	r2, sl
 800327a:	4641      	mov	r1, r8
 800327c:	4638      	mov	r0, r7
 800327e:	47c8      	blx	r9
 8003280:	3001      	adds	r0, #1
 8003282:	d103      	bne.n	800328c <_printf_common+0xac>
 8003284:	f04f 30ff 	mov.w	r0, #4294967295
 8003288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800328c:	3501      	adds	r5, #1
 800328e:	e7c6      	b.n	800321e <_printf_common+0x3e>
 8003290:	18e1      	adds	r1, r4, r3
 8003292:	1c5a      	adds	r2, r3, #1
 8003294:	2030      	movs	r0, #48	@ 0x30
 8003296:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800329a:	4422      	add	r2, r4
 800329c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80032a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80032a4:	3302      	adds	r3, #2
 80032a6:	e7c7      	b.n	8003238 <_printf_common+0x58>
 80032a8:	2301      	movs	r3, #1
 80032aa:	4622      	mov	r2, r4
 80032ac:	4641      	mov	r1, r8
 80032ae:	4638      	mov	r0, r7
 80032b0:	47c8      	blx	r9
 80032b2:	3001      	adds	r0, #1
 80032b4:	d0e6      	beq.n	8003284 <_printf_common+0xa4>
 80032b6:	3601      	adds	r6, #1
 80032b8:	e7d9      	b.n	800326e <_printf_common+0x8e>
	...

080032bc <_printf_i>:
 80032bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80032c0:	7e0f      	ldrb	r7, [r1, #24]
 80032c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80032c4:	2f78      	cmp	r7, #120	@ 0x78
 80032c6:	4691      	mov	r9, r2
 80032c8:	4680      	mov	r8, r0
 80032ca:	460c      	mov	r4, r1
 80032cc:	469a      	mov	sl, r3
 80032ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80032d2:	d807      	bhi.n	80032e4 <_printf_i+0x28>
 80032d4:	2f62      	cmp	r7, #98	@ 0x62
 80032d6:	d80a      	bhi.n	80032ee <_printf_i+0x32>
 80032d8:	2f00      	cmp	r7, #0
 80032da:	f000 80d1 	beq.w	8003480 <_printf_i+0x1c4>
 80032de:	2f58      	cmp	r7, #88	@ 0x58
 80032e0:	f000 80b8 	beq.w	8003454 <_printf_i+0x198>
 80032e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80032ec:	e03a      	b.n	8003364 <_printf_i+0xa8>
 80032ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80032f2:	2b15      	cmp	r3, #21
 80032f4:	d8f6      	bhi.n	80032e4 <_printf_i+0x28>
 80032f6:	a101      	add	r1, pc, #4	@ (adr r1, 80032fc <_printf_i+0x40>)
 80032f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80032fc:	08003355 	.word	0x08003355
 8003300:	08003369 	.word	0x08003369
 8003304:	080032e5 	.word	0x080032e5
 8003308:	080032e5 	.word	0x080032e5
 800330c:	080032e5 	.word	0x080032e5
 8003310:	080032e5 	.word	0x080032e5
 8003314:	08003369 	.word	0x08003369
 8003318:	080032e5 	.word	0x080032e5
 800331c:	080032e5 	.word	0x080032e5
 8003320:	080032e5 	.word	0x080032e5
 8003324:	080032e5 	.word	0x080032e5
 8003328:	08003467 	.word	0x08003467
 800332c:	08003393 	.word	0x08003393
 8003330:	08003421 	.word	0x08003421
 8003334:	080032e5 	.word	0x080032e5
 8003338:	080032e5 	.word	0x080032e5
 800333c:	08003489 	.word	0x08003489
 8003340:	080032e5 	.word	0x080032e5
 8003344:	08003393 	.word	0x08003393
 8003348:	080032e5 	.word	0x080032e5
 800334c:	080032e5 	.word	0x080032e5
 8003350:	08003429 	.word	0x08003429
 8003354:	6833      	ldr	r3, [r6, #0]
 8003356:	1d1a      	adds	r2, r3, #4
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6032      	str	r2, [r6, #0]
 800335c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003360:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003364:	2301      	movs	r3, #1
 8003366:	e09c      	b.n	80034a2 <_printf_i+0x1e6>
 8003368:	6833      	ldr	r3, [r6, #0]
 800336a:	6820      	ldr	r0, [r4, #0]
 800336c:	1d19      	adds	r1, r3, #4
 800336e:	6031      	str	r1, [r6, #0]
 8003370:	0606      	lsls	r6, r0, #24
 8003372:	d501      	bpl.n	8003378 <_printf_i+0xbc>
 8003374:	681d      	ldr	r5, [r3, #0]
 8003376:	e003      	b.n	8003380 <_printf_i+0xc4>
 8003378:	0645      	lsls	r5, r0, #25
 800337a:	d5fb      	bpl.n	8003374 <_printf_i+0xb8>
 800337c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003380:	2d00      	cmp	r5, #0
 8003382:	da03      	bge.n	800338c <_printf_i+0xd0>
 8003384:	232d      	movs	r3, #45	@ 0x2d
 8003386:	426d      	negs	r5, r5
 8003388:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800338c:	4858      	ldr	r0, [pc, #352]	@ (80034f0 <_printf_i+0x234>)
 800338e:	230a      	movs	r3, #10
 8003390:	e011      	b.n	80033b6 <_printf_i+0xfa>
 8003392:	6821      	ldr	r1, [r4, #0]
 8003394:	6833      	ldr	r3, [r6, #0]
 8003396:	0608      	lsls	r0, r1, #24
 8003398:	f853 5b04 	ldr.w	r5, [r3], #4
 800339c:	d402      	bmi.n	80033a4 <_printf_i+0xe8>
 800339e:	0649      	lsls	r1, r1, #25
 80033a0:	bf48      	it	mi
 80033a2:	b2ad      	uxthmi	r5, r5
 80033a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80033a6:	4852      	ldr	r0, [pc, #328]	@ (80034f0 <_printf_i+0x234>)
 80033a8:	6033      	str	r3, [r6, #0]
 80033aa:	bf14      	ite	ne
 80033ac:	230a      	movne	r3, #10
 80033ae:	2308      	moveq	r3, #8
 80033b0:	2100      	movs	r1, #0
 80033b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80033b6:	6866      	ldr	r6, [r4, #4]
 80033b8:	60a6      	str	r6, [r4, #8]
 80033ba:	2e00      	cmp	r6, #0
 80033bc:	db05      	blt.n	80033ca <_printf_i+0x10e>
 80033be:	6821      	ldr	r1, [r4, #0]
 80033c0:	432e      	orrs	r6, r5
 80033c2:	f021 0104 	bic.w	r1, r1, #4
 80033c6:	6021      	str	r1, [r4, #0]
 80033c8:	d04b      	beq.n	8003462 <_printf_i+0x1a6>
 80033ca:	4616      	mov	r6, r2
 80033cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80033d0:	fb03 5711 	mls	r7, r3, r1, r5
 80033d4:	5dc7      	ldrb	r7, [r0, r7]
 80033d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80033da:	462f      	mov	r7, r5
 80033dc:	42bb      	cmp	r3, r7
 80033de:	460d      	mov	r5, r1
 80033e0:	d9f4      	bls.n	80033cc <_printf_i+0x110>
 80033e2:	2b08      	cmp	r3, #8
 80033e4:	d10b      	bne.n	80033fe <_printf_i+0x142>
 80033e6:	6823      	ldr	r3, [r4, #0]
 80033e8:	07df      	lsls	r7, r3, #31
 80033ea:	d508      	bpl.n	80033fe <_printf_i+0x142>
 80033ec:	6923      	ldr	r3, [r4, #16]
 80033ee:	6861      	ldr	r1, [r4, #4]
 80033f0:	4299      	cmp	r1, r3
 80033f2:	bfde      	ittt	le
 80033f4:	2330      	movle	r3, #48	@ 0x30
 80033f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80033fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80033fe:	1b92      	subs	r2, r2, r6
 8003400:	6122      	str	r2, [r4, #16]
 8003402:	f8cd a000 	str.w	sl, [sp]
 8003406:	464b      	mov	r3, r9
 8003408:	aa03      	add	r2, sp, #12
 800340a:	4621      	mov	r1, r4
 800340c:	4640      	mov	r0, r8
 800340e:	f7ff fee7 	bl	80031e0 <_printf_common>
 8003412:	3001      	adds	r0, #1
 8003414:	d14a      	bne.n	80034ac <_printf_i+0x1f0>
 8003416:	f04f 30ff 	mov.w	r0, #4294967295
 800341a:	b004      	add	sp, #16
 800341c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003420:	6823      	ldr	r3, [r4, #0]
 8003422:	f043 0320 	orr.w	r3, r3, #32
 8003426:	6023      	str	r3, [r4, #0]
 8003428:	4832      	ldr	r0, [pc, #200]	@ (80034f4 <_printf_i+0x238>)
 800342a:	2778      	movs	r7, #120	@ 0x78
 800342c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003430:	6823      	ldr	r3, [r4, #0]
 8003432:	6831      	ldr	r1, [r6, #0]
 8003434:	061f      	lsls	r7, r3, #24
 8003436:	f851 5b04 	ldr.w	r5, [r1], #4
 800343a:	d402      	bmi.n	8003442 <_printf_i+0x186>
 800343c:	065f      	lsls	r7, r3, #25
 800343e:	bf48      	it	mi
 8003440:	b2ad      	uxthmi	r5, r5
 8003442:	6031      	str	r1, [r6, #0]
 8003444:	07d9      	lsls	r1, r3, #31
 8003446:	bf44      	itt	mi
 8003448:	f043 0320 	orrmi.w	r3, r3, #32
 800344c:	6023      	strmi	r3, [r4, #0]
 800344e:	b11d      	cbz	r5, 8003458 <_printf_i+0x19c>
 8003450:	2310      	movs	r3, #16
 8003452:	e7ad      	b.n	80033b0 <_printf_i+0xf4>
 8003454:	4826      	ldr	r0, [pc, #152]	@ (80034f0 <_printf_i+0x234>)
 8003456:	e7e9      	b.n	800342c <_printf_i+0x170>
 8003458:	6823      	ldr	r3, [r4, #0]
 800345a:	f023 0320 	bic.w	r3, r3, #32
 800345e:	6023      	str	r3, [r4, #0]
 8003460:	e7f6      	b.n	8003450 <_printf_i+0x194>
 8003462:	4616      	mov	r6, r2
 8003464:	e7bd      	b.n	80033e2 <_printf_i+0x126>
 8003466:	6833      	ldr	r3, [r6, #0]
 8003468:	6825      	ldr	r5, [r4, #0]
 800346a:	6961      	ldr	r1, [r4, #20]
 800346c:	1d18      	adds	r0, r3, #4
 800346e:	6030      	str	r0, [r6, #0]
 8003470:	062e      	lsls	r6, r5, #24
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	d501      	bpl.n	800347a <_printf_i+0x1be>
 8003476:	6019      	str	r1, [r3, #0]
 8003478:	e002      	b.n	8003480 <_printf_i+0x1c4>
 800347a:	0668      	lsls	r0, r5, #25
 800347c:	d5fb      	bpl.n	8003476 <_printf_i+0x1ba>
 800347e:	8019      	strh	r1, [r3, #0]
 8003480:	2300      	movs	r3, #0
 8003482:	6123      	str	r3, [r4, #16]
 8003484:	4616      	mov	r6, r2
 8003486:	e7bc      	b.n	8003402 <_printf_i+0x146>
 8003488:	6833      	ldr	r3, [r6, #0]
 800348a:	1d1a      	adds	r2, r3, #4
 800348c:	6032      	str	r2, [r6, #0]
 800348e:	681e      	ldr	r6, [r3, #0]
 8003490:	6862      	ldr	r2, [r4, #4]
 8003492:	2100      	movs	r1, #0
 8003494:	4630      	mov	r0, r6
 8003496:	f7fc fea3 	bl	80001e0 <memchr>
 800349a:	b108      	cbz	r0, 80034a0 <_printf_i+0x1e4>
 800349c:	1b80      	subs	r0, r0, r6
 800349e:	6060      	str	r0, [r4, #4]
 80034a0:	6863      	ldr	r3, [r4, #4]
 80034a2:	6123      	str	r3, [r4, #16]
 80034a4:	2300      	movs	r3, #0
 80034a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034aa:	e7aa      	b.n	8003402 <_printf_i+0x146>
 80034ac:	6923      	ldr	r3, [r4, #16]
 80034ae:	4632      	mov	r2, r6
 80034b0:	4649      	mov	r1, r9
 80034b2:	4640      	mov	r0, r8
 80034b4:	47d0      	blx	sl
 80034b6:	3001      	adds	r0, #1
 80034b8:	d0ad      	beq.n	8003416 <_printf_i+0x15a>
 80034ba:	6823      	ldr	r3, [r4, #0]
 80034bc:	079b      	lsls	r3, r3, #30
 80034be:	d413      	bmi.n	80034e8 <_printf_i+0x22c>
 80034c0:	68e0      	ldr	r0, [r4, #12]
 80034c2:	9b03      	ldr	r3, [sp, #12]
 80034c4:	4298      	cmp	r0, r3
 80034c6:	bfb8      	it	lt
 80034c8:	4618      	movlt	r0, r3
 80034ca:	e7a6      	b.n	800341a <_printf_i+0x15e>
 80034cc:	2301      	movs	r3, #1
 80034ce:	4632      	mov	r2, r6
 80034d0:	4649      	mov	r1, r9
 80034d2:	4640      	mov	r0, r8
 80034d4:	47d0      	blx	sl
 80034d6:	3001      	adds	r0, #1
 80034d8:	d09d      	beq.n	8003416 <_printf_i+0x15a>
 80034da:	3501      	adds	r5, #1
 80034dc:	68e3      	ldr	r3, [r4, #12]
 80034de:	9903      	ldr	r1, [sp, #12]
 80034e0:	1a5b      	subs	r3, r3, r1
 80034e2:	42ab      	cmp	r3, r5
 80034e4:	dcf2      	bgt.n	80034cc <_printf_i+0x210>
 80034e6:	e7eb      	b.n	80034c0 <_printf_i+0x204>
 80034e8:	2500      	movs	r5, #0
 80034ea:	f104 0619 	add.w	r6, r4, #25
 80034ee:	e7f5      	b.n	80034dc <_printf_i+0x220>
 80034f0:	08003619 	.word	0x08003619
 80034f4:	0800362a 	.word	0x0800362a

080034f8 <memmove>:
 80034f8:	4288      	cmp	r0, r1
 80034fa:	b510      	push	{r4, lr}
 80034fc:	eb01 0402 	add.w	r4, r1, r2
 8003500:	d902      	bls.n	8003508 <memmove+0x10>
 8003502:	4284      	cmp	r4, r0
 8003504:	4623      	mov	r3, r4
 8003506:	d807      	bhi.n	8003518 <memmove+0x20>
 8003508:	1e43      	subs	r3, r0, #1
 800350a:	42a1      	cmp	r1, r4
 800350c:	d008      	beq.n	8003520 <memmove+0x28>
 800350e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003512:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003516:	e7f8      	b.n	800350a <memmove+0x12>
 8003518:	4402      	add	r2, r0
 800351a:	4601      	mov	r1, r0
 800351c:	428a      	cmp	r2, r1
 800351e:	d100      	bne.n	8003522 <memmove+0x2a>
 8003520:	bd10      	pop	{r4, pc}
 8003522:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003526:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800352a:	e7f7      	b.n	800351c <memmove+0x24>

0800352c <_sbrk_r>:
 800352c:	b538      	push	{r3, r4, r5, lr}
 800352e:	4d06      	ldr	r5, [pc, #24]	@ (8003548 <_sbrk_r+0x1c>)
 8003530:	2300      	movs	r3, #0
 8003532:	4604      	mov	r4, r0
 8003534:	4608      	mov	r0, r1
 8003536:	602b      	str	r3, [r5, #0]
 8003538:	f7ff fb54 	bl	8002be4 <_sbrk>
 800353c:	1c43      	adds	r3, r0, #1
 800353e:	d102      	bne.n	8003546 <_sbrk_r+0x1a>
 8003540:	682b      	ldr	r3, [r5, #0]
 8003542:	b103      	cbz	r3, 8003546 <_sbrk_r+0x1a>
 8003544:	6023      	str	r3, [r4, #0]
 8003546:	bd38      	pop	{r3, r4, r5, pc}
 8003548:	2000024c 	.word	0x2000024c

0800354c <memcpy>:
 800354c:	440a      	add	r2, r1
 800354e:	4291      	cmp	r1, r2
 8003550:	f100 33ff 	add.w	r3, r0, #4294967295
 8003554:	d100      	bne.n	8003558 <memcpy+0xc>
 8003556:	4770      	bx	lr
 8003558:	b510      	push	{r4, lr}
 800355a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800355e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003562:	4291      	cmp	r1, r2
 8003564:	d1f9      	bne.n	800355a <memcpy+0xe>
 8003566:	bd10      	pop	{r4, pc}

08003568 <_realloc_r>:
 8003568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800356c:	4607      	mov	r7, r0
 800356e:	4614      	mov	r4, r2
 8003570:	460d      	mov	r5, r1
 8003572:	b921      	cbnz	r1, 800357e <_realloc_r+0x16>
 8003574:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003578:	4611      	mov	r1, r2
 800357a:	f7ff bc4d 	b.w	8002e18 <_malloc_r>
 800357e:	b92a      	cbnz	r2, 800358c <_realloc_r+0x24>
 8003580:	f7ff fbde 	bl	8002d40 <_free_r>
 8003584:	4625      	mov	r5, r4
 8003586:	4628      	mov	r0, r5
 8003588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800358c:	f000 f81a 	bl	80035c4 <_malloc_usable_size_r>
 8003590:	4284      	cmp	r4, r0
 8003592:	4606      	mov	r6, r0
 8003594:	d802      	bhi.n	800359c <_realloc_r+0x34>
 8003596:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800359a:	d8f4      	bhi.n	8003586 <_realloc_r+0x1e>
 800359c:	4621      	mov	r1, r4
 800359e:	4638      	mov	r0, r7
 80035a0:	f7ff fc3a 	bl	8002e18 <_malloc_r>
 80035a4:	4680      	mov	r8, r0
 80035a6:	b908      	cbnz	r0, 80035ac <_realloc_r+0x44>
 80035a8:	4645      	mov	r5, r8
 80035aa:	e7ec      	b.n	8003586 <_realloc_r+0x1e>
 80035ac:	42b4      	cmp	r4, r6
 80035ae:	4622      	mov	r2, r4
 80035b0:	4629      	mov	r1, r5
 80035b2:	bf28      	it	cs
 80035b4:	4632      	movcs	r2, r6
 80035b6:	f7ff ffc9 	bl	800354c <memcpy>
 80035ba:	4629      	mov	r1, r5
 80035bc:	4638      	mov	r0, r7
 80035be:	f7ff fbbf 	bl	8002d40 <_free_r>
 80035c2:	e7f1      	b.n	80035a8 <_realloc_r+0x40>

080035c4 <_malloc_usable_size_r>:
 80035c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035c8:	1f18      	subs	r0, r3, #4
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	bfbc      	itt	lt
 80035ce:	580b      	ldrlt	r3, [r1, r0]
 80035d0:	18c0      	addlt	r0, r0, r3
 80035d2:	4770      	bx	lr

080035d4 <_init>:
 80035d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035d6:	bf00      	nop
 80035d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035da:	bc08      	pop	{r3}
 80035dc:	469e      	mov	lr, r3
 80035de:	4770      	bx	lr

080035e0 <_fini>:
 80035e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035e2:	bf00      	nop
 80035e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035e6:	bc08      	pop	{r3}
 80035e8:	469e      	mov	lr, r3
 80035ea:	4770      	bx	lr
