Global frequency set at 1000000000000 ticks per second
###PhysicalMemory::PhysicalMemory  Abstract_mem                  pmemAddr :  140709112999936
###     PhysicalMemory::PhysicalMemory  Abstract_mem                 pmemAddr : 0ramulator channel width = 64
rate 2400
freq 1200
tCK 0.833333
nBL 4
nCCDS 4
nCCDL 6
nRTRS 2
nCL 16
nRCD 16
nRP 16
nCWL 12
nRAS 39
nRC 55
nRTP 9
nWTRS 3
nWTRL 9
nWR 18
nRRDS 4
nRRDL 6
nFAW 26
nRFC 312
nREFI 9360
nPD 6
nXP 8
nXPDLL 0
nCKESR 7
nXS 324
nXSDLL 0
nRCD 16
nRC 55
nRP 16
channel_id 0
ranks 0
Controller readq 512, writeq 128
Ramulator::channels 1, ::ranks 1, ::enable_debug0
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.0
gem5 compiled Sep  2 2021 08:32:19
gem5 started Sep  2 2021 08:32:46
gem5 executing on 4e11038ec95f, pid 2381
command line: build/X86/gem5.opt configs/learning_gem5/part1/two_level.py

Beginning simulation!
array addr: 0x7d46f0
array pointer : 8210160
255,254,253,252,251,250,249,248,247,246,
11,10,9,8,7,6,5,4,3,2,1,
setting BC_FLAG = 1
setting BC_VADDR = 8210160
setting BC_LATENCY_CACHE = 109900
setting BC_ACCESS_SIZE_CACHE = 2040

///////////////////////////////////////////////////////////////////////////////
curTick()-650816000-src/cpu/simple/timing.cc::BC_ndpCheck()->CHECKING and SENDING special packet!!
system.l2bus::src/mem/coherent_bar.cci::system.l2bus.mem_side_port[1],1
curTick()-650816000-system.S2cache.cpu_side_port::src/mem/cache/base.cc::recvTimingReq()->L2 SCACHE
curTick()-650816000-system.cpu.dcache.cpu_side_port::src/mem/cache/base.cc::recvTimingReq()->L1 DCACHE

///////////////////////////////////////////////////////////////////////////////
curTick()-650817000-src/cpu/simple/timing.cc::BC_ndpCheck()->CHECKING and SENDING special packet!!
system.l2bus::src/mem/coherent_bar.cci::system.l2bus.mem_side_port[1],1
curTick()-650817000-system.cpu.dcache.cpu_side_port::src/mem/cache/base.cc::recvTimingReq()->L1 DCACHE
