$date
	Sun Aug 29 22:38:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux21_gate_TB $end
$var wire 1 ! OUTP $end
$var reg 1 " D0 $end
$var reg 1 # D1 $end
$var reg 1 $ SEL $end
$scope module DUT $end
$var wire 1 " inp0 $end
$var wire 1 # inp1 $end
$var wire 1 ! outp $end
$var wire 1 % sel $end
$var wire 1 & sel_BAR $end
$var wire 1 ' sel_bar $end
$var wire 1 ( w0 $end
$var wire 1 ) w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
z'
z&
0%
0$
0#
0"
0!
$end
#10
1%
1$
#20
0%
0$
#21
1#
#30
1!
1)
1%
1$
#39
x(
1"
#40
x!
0)
0%
0$
#42
0#
#50
1%
1$
#60
0%
0$
#63
1#
#70
1!
1)
1%
1$
#78
0(
0"
#80
0!
0)
0%
0$
#84
0#
#90
1%
1$
#100
0%
0$
