<stg><name>chunkProcessor_Pipeline_VITIS_LOOP_27_2</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %add_i26_i2513 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i26_i2513"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %thr_add5625 = alloca i32 1

]]></Node>
<StgValue><ssdm name="thr_add5625"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %thr_add562 = alloca i32 1

]]></Node>
<StgValue><ssdm name="thr_add562"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %add_i26_i251347 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i26_i251347"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %thr_add562568 = alloca i32 1

]]></Node>
<StgValue><ssdm name="thr_add562568"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %add_i26_i251 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i26_i251"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %add_i26_i25134 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i26_i25134"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %thr_add56256 = alloca i32 1

]]></Node>
<StgValue><ssdm name="thr_add56256"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %wvars_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load

]]></Node>
<StgValue><ssdm name="wvars_load_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %wvars_load_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_1

]]></Node>
<StgValue><ssdm name="wvars_load_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %wvars_load_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_2

]]></Node>
<StgValue><ssdm name="wvars_load_2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %wvars_load_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_3

]]></Node>
<StgValue><ssdm name="wvars_load_3_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %wvars_load_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_4

]]></Node>
<StgValue><ssdm name="wvars_load_4_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %wvars_load_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_5

]]></Node>
<StgValue><ssdm name="wvars_load_5_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %wvars_load_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_6

]]></Node>
<StgValue><ssdm name="wvars_load_6_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %wvars_load_7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_7

]]></Node>
<StgValue><ssdm name="wvars_load_7_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i64 %wvars_load_5_read, i64 %thr_add56256

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i64 %wvars_load_3_read, i64 %add_i26_i25134

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i64 %wvars_load_read, i64 %add_i26_i251

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i64 %wvars_load_7_read, i64 %thr_add562568

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i64 %wvars_load_6_read, i64 %add_i26_i251347

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i64 %wvars_load_1_read, i64 %thr_add562

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i64 %wvars_load_4_read, i64 %thr_add5625

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i64 %wvars_load_2_read, i64 %add_i26_i2513

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:25 %store_ln27 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %VITIS_LOOP_30_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_3:0 %i_3 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_3:5 %icmp_ln27 = icmp_eq  i7 %i_3, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_30_3:6 %add_ln27 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_3:7 %br_ln27 = br i1 %icmp_ln27, void %VITIS_LOOP_30_3.split, void %VITIS_LOOP_34_4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_3.split:4 %zext_ln27 = zext i7 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:8 %kValues_addr = getelementptr i64 %kValues, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="kValues_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_3.split:9 %kt = load i7 %kValues_addr

]]></Node>
<StgValue><ssdm name="kt"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:10 %wValues_addr = getelementptr i64 %wValues, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="wValues_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_3.split:11 %wt = load i7 %wValues_addr

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:57 %store_ln27 = store i7 %add_ln27, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_3:2 %add_i26_i251_load = load i64 %add_i26_i251

]]></Node>
<StgValue><ssdm name="add_i26_i251_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_3:3 %add_i26_i25134_load = load i64 %add_i26_i25134

]]></Node>
<StgValue><ssdm name="add_i26_i25134_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:0 %add_i26_i2513_load = load i64 %add_i26_i2513

]]></Node>
<StgValue><ssdm name="add_i26_i2513_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_3.split:9 %kt = load i7 %kValues_addr

]]></Node>
<StgValue><ssdm name="kt"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_30_3.split:11 %wt = load i7 %wValues_addr

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:24 %xor_ln13 = xor i64 %add_i26_i251_load, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln13"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:25 %and_ln13 = and i64 %add_i26_i25134_load, i64 %xor_ln13

]]></Node>
<StgValue><ssdm name="and_ln13"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:26 %and_ln13_1 = and i64 %add_i26_i251_load, i64 %add_i26_i2513_load

]]></Node>
<StgValue><ssdm name="and_ln13_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:29 %or_ln13 = or i64 %and_ln13, i64 %and_ln13_1

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:33 %add_ln13 = add i64 %kt, i64 %wt

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:50 %store_ln0 = store i64 %add_i26_i2513_load, i64 %add_i26_i25134

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:56 %store_ln13 = store i64 %add_i26_i251_load, i64 %add_i26_i2513

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_3:1 %thr_add562_load = load i64 %thr_add562

]]></Node>
<StgValue><ssdm name="thr_add562_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_3:4 %thr_add56256_load = load i64 %thr_add56256

]]></Node>
<StgValue><ssdm name="thr_add56256_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:1 %thr_add5625_load = load i64 %thr_add5625

]]></Node>
<StgValue><ssdm name="thr_add5625_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:2 %add_i26_i251347_load = load i64 %add_i26_i251347

]]></Node>
<StgValue><ssdm name="add_i26_i251347_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_30_3.split:12 %lshr_ln5 = partselect i50 @_ssdm_op_PartSelect.i50.i64.i32.i32, i64 %add_i26_i251_load, i32 14, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:13 %trunc_ln17 = trunc i64 %add_i26_i251_load

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="46" op_0_bw="46" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_30_3.split:14 %lshr_ln6 = partselect i46 @_ssdm_op_PartSelect.i46.i64.i32.i32, i64 %add_i26_i251_load, i32 18, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:15 %trunc_ln18 = trunc i64 %add_i26_i251_load

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="23" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_30_3.split:16 %lshr_ln = partselect i23 @_ssdm_op_PartSelect.i23.i64.i32.i32, i64 %add_i26_i251_load, i32 41, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="41" op_0_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:17 %trunc_ln19 = trunc i64 %add_i26_i251_load

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
VITIS_LOOP_30_3.split:27 %or_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i14.i50, i14 %trunc_ln17, i50 %lshr_ln5

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="18" op_2_bw="46">
<![CDATA[
VITIS_LOOP_30_3.split:28 %or_ln13_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i18.i46, i18 %trunc_ln18, i46 %lshr_ln6

]]></Node>
<StgValue><ssdm name="or_ln13_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="41" op_2_bw="23">
<![CDATA[
VITIS_LOOP_30_3.split:30 %or_ln13_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i41.i23, i41 %trunc_ln19, i23 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln13_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:31 %xor_ln13_1 = xor i64 %or_ln13_1, i64 %or_ln13_3

]]></Node>
<StgValue><ssdm name="xor_ln13_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:32 %xor_ln13_2 = xor i64 %xor_ln13_1, i64 %or_ln2

]]></Node>
<StgValue><ssdm name="xor_ln13_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:34 %add_ln13_1 = add i64 %add_ln13, i64 %add_i26_i251347_load

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:35 %add_ln13_2 = add i64 %or_ln13, i64 %xor_ln13_2

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:36 %t1 = add i64 %add_ln13_2, i64 %add_ln13_1

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:49 %store_ln0 = store i64 %thr_add5625_load, i64 %thr_add56256

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:53 %store_ln13 = store i64 %add_i26_i25134_load, i64 %add_i26_i251347

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:55 %store_ln15 = store i64 %thr_add562_load, i64 %thr_add5625

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_4.exitStub:0 %add_i26_i2513_load_1 = load i64 %add_i26_i2513

]]></Node>
<StgValue><ssdm name="add_i26_i2513_load_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_4.exitStub:1 %thr_add5625_load_1 = load i64 %thr_add5625

]]></Node>
<StgValue><ssdm name="thr_add5625_load_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_4.exitStub:2 %add_i26_i251347_load_1 = load i64 %add_i26_i251347

]]></Node>
<StgValue><ssdm name="add_i26_i251347_load_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_4.exitStub:3 %thr_add562568_load_1 = load i64 %thr_add562568

]]></Node>
<StgValue><ssdm name="thr_add562568_load_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_4.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add562568_out, i64 %thr_add562568_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_4.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i251347_out, i64 %add_i26_i251347_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_4.exitStub:6 %write_ln15 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add56256_out, i64 %thr_add56256_load

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_4.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add5625_out, i64 %thr_add5625_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_4.exitStub:8 %write_ln13 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i25134_out, i64 %add_i26_i25134_load

]]></Node>
<StgValue><ssdm name="write_ln13"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_4.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i2513_out, i64 %add_i26_i2513_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_4.exitStub:10 %write_ln15 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add562_out, i64 %thr_add562_load

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_4.exitStub:11 %write_ln13 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i251_out, i64 %add_i26_i251_load

]]></Node>
<StgValue><ssdm name="write_ln13"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
VITIS_LOOP_34_4.exitStub:12 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:3 %thr_add562568_load = load i64 %thr_add562568

]]></Node>
<StgValue><ssdm name="thr_add562568_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:5 %specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:6 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:7 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_30_3.split:18 %lshr_ln7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %thr_add562_load, i32 28, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:19 %trunc_ln7 = trunc i64 %thr_add562_load

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_30_3.split:20 %lshr_ln8 = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %thr_add562_load, i32 34, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="34" op_0_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:21 %trunc_ln8 = trunc i64 %thr_add562_load

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_30_3.split:22 %lshr_ln9 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %thr_add562_load, i32 39, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="39" op_0_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:23 %trunc_ln9 = trunc i64 %thr_add562_load

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:37 %or_ln15 = or i64 %thr_add5625_load, i64 %thr_add56256_load

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:38 %and_ln15 = and i64 %thr_add562_load, i64 %or_ln15

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:39 %and_ln15_1 = and i64 %thr_add5625_load, i64 %thr_add56256_load

]]></Node>
<StgValue><ssdm name="and_ln15_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
VITIS_LOOP_30_3.split:40 %or_ln15_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln7, i36 %lshr_ln7

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="30">
<![CDATA[
VITIS_LOOP_30_3.split:41 %or_ln15_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i34.i30, i34 %trunc_ln8, i30 %lshr_ln8

]]></Node>
<StgValue><ssdm name="or_ln15_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:42 %or_ln15_3 = or i64 %and_ln15, i64 %and_ln15_1

]]></Node>
<StgValue><ssdm name="or_ln15_3"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
VITIS_LOOP_30_3.split:43 %or_ln15_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln9, i25 %lshr_ln9

]]></Node>
<StgValue><ssdm name="or_ln15_4"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:44 %xor_ln15 = xor i64 %or_ln15_2, i64 %or_ln15_4

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:45 %xor_ln15_1 = xor i64 %xor_ln15, i64 %or_ln15_1

]]></Node>
<StgValue><ssdm name="xor_ln15_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:46 %add_ln15 = add i64 %t1, i64 %or_ln15_3

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:47 %add_ln15_2 = add i64 %add_ln15, i64 %xor_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_30_3.split:48 %add_ln19 = add i64 %t1, i64 %thr_add562568_load

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:51 %store_ln19 = store i64 %add_ln19, i64 %add_i26_i251

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:52 %store_ln15 = store i64 %thr_add56256_load, i64 %thr_add562568

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:54 %store_ln15 = store i64 %add_ln15_2, i64 %thr_add562

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_30_3.split:58 %br_ln27 = br void %VITIS_LOOP_30_3

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="131" name="wvars_load_7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wvars_load_7"/></StgValue>
</port>
<port id="132" name="wvars_load_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wvars_load_6"/></StgValue>
</port>
<port id="133" name="wvars_load_5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wvars_load_5"/></StgValue>
</port>
<port id="134" name="wvars_load_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wvars_load_4"/></StgValue>
</port>
<port id="135" name="wvars_load_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wvars_load_3"/></StgValue>
</port>
<port id="136" name="wvars_load_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wvars_load_2"/></StgValue>
</port>
<port id="137" name="wvars_load_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wvars_load_1"/></StgValue>
</port>
<port id="138" name="wvars_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wvars_load"/></StgValue>
</port>
<port id="139" name="wValues" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="wValues"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="thr_add562568_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="thr_add562568_out"/></StgValue>
</port>
<port id="141" name="add_i26_i251347_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_i26_i251347_out"/></StgValue>
</port>
<port id="142" name="thr_add56256_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="thr_add56256_out"/></StgValue>
</port>
<port id="143" name="thr_add5625_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="thr_add5625_out"/></StgValue>
</port>
<port id="144" name="add_i26_i25134_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_i26_i25134_out"/></StgValue>
</port>
<port id="145" name="add_i26_i2513_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_i26_i2513_out"/></StgValue>
</port>
<port id="146" name="thr_add562_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="thr_add562_out"/></StgValue>
</port>
<port id="147" name="add_i26_i251_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_i26_i251_out"/></StgValue>
</port>
<port id="148" name="kValues" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="kValues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="150" from="StgValue_149" to="i" fromId="149" toId="7">
</dataflow>
<dataflow id="151" from="StgValue_149" to="add_i26_i2513" fromId="149" toId="8">
</dataflow>
<dataflow id="152" from="StgValue_149" to="thr_add5625" fromId="149" toId="9">
</dataflow>
<dataflow id="153" from="StgValue_149" to="thr_add562" fromId="149" toId="10">
</dataflow>
<dataflow id="154" from="StgValue_149" to="add_i26_i251347" fromId="149" toId="11">
</dataflow>
<dataflow id="155" from="StgValue_149" to="thr_add562568" fromId="149" toId="12">
</dataflow>
<dataflow id="156" from="StgValue_149" to="add_i26_i251" fromId="149" toId="13">
</dataflow>
<dataflow id="157" from="StgValue_149" to="add_i26_i25134" fromId="149" toId="14">
</dataflow>
<dataflow id="158" from="StgValue_149" to="thr_add56256" fromId="149" toId="15">
</dataflow>
<dataflow id="160" from="_ssdm_op_Read.ap_auto.i64" to="wvars_load_read" fromId="159" toId="16">
</dataflow>
<dataflow id="161" from="wvars_load" to="wvars_load_read" fromId="138" toId="16">
</dataflow>
<dataflow id="162" from="_ssdm_op_Read.ap_auto.i64" to="wvars_load_1_read" fromId="159" toId="17">
</dataflow>
<dataflow id="163" from="wvars_load_1" to="wvars_load_1_read" fromId="137" toId="17">
</dataflow>
<dataflow id="164" from="_ssdm_op_Read.ap_auto.i64" to="wvars_load_2_read" fromId="159" toId="18">
</dataflow>
<dataflow id="165" from="wvars_load_2" to="wvars_load_2_read" fromId="136" toId="18">
</dataflow>
<dataflow id="166" from="_ssdm_op_Read.ap_auto.i64" to="wvars_load_3_read" fromId="159" toId="19">
</dataflow>
<dataflow id="167" from="wvars_load_3" to="wvars_load_3_read" fromId="135" toId="19">
</dataflow>
<dataflow id="168" from="_ssdm_op_Read.ap_auto.i64" to="wvars_load_4_read" fromId="159" toId="20">
</dataflow>
<dataflow id="169" from="wvars_load_4" to="wvars_load_4_read" fromId="134" toId="20">
</dataflow>
<dataflow id="170" from="_ssdm_op_Read.ap_auto.i64" to="wvars_load_5_read" fromId="159" toId="21">
</dataflow>
<dataflow id="171" from="wvars_load_5" to="wvars_load_5_read" fromId="133" toId="21">
</dataflow>
<dataflow id="172" from="_ssdm_op_Read.ap_auto.i64" to="wvars_load_6_read" fromId="159" toId="22">
</dataflow>
<dataflow id="173" from="wvars_load_6" to="wvars_load_6_read" fromId="132" toId="22">
</dataflow>
<dataflow id="174" from="_ssdm_op_Read.ap_auto.i64" to="wvars_load_7_read" fromId="159" toId="23">
</dataflow>
<dataflow id="175" from="wvars_load_7" to="wvars_load_7_read" fromId="131" toId="23">
</dataflow>
<dataflow id="176" from="wvars_load_5_read" to="store_ln0" fromId="21" toId="24">
</dataflow>
<dataflow id="177" from="thr_add56256" to="store_ln0" fromId="15" toId="24">
</dataflow>
<dataflow id="178" from="wvars_load_3_read" to="store_ln0" fromId="19" toId="25">
</dataflow>
<dataflow id="179" from="add_i26_i25134" to="store_ln0" fromId="14" toId="25">
</dataflow>
<dataflow id="180" from="wvars_load_read" to="store_ln0" fromId="16" toId="26">
</dataflow>
<dataflow id="181" from="add_i26_i251" to="store_ln0" fromId="13" toId="26">
</dataflow>
<dataflow id="182" from="wvars_load_7_read" to="store_ln0" fromId="23" toId="27">
</dataflow>
<dataflow id="183" from="thr_add562568" to="store_ln0" fromId="12" toId="27">
</dataflow>
<dataflow id="184" from="wvars_load_6_read" to="store_ln0" fromId="22" toId="28">
</dataflow>
<dataflow id="185" from="add_i26_i251347" to="store_ln0" fromId="11" toId="28">
</dataflow>
<dataflow id="186" from="wvars_load_1_read" to="store_ln0" fromId="17" toId="29">
</dataflow>
<dataflow id="187" from="thr_add562" to="store_ln0" fromId="10" toId="29">
</dataflow>
<dataflow id="188" from="wvars_load_4_read" to="store_ln0" fromId="20" toId="30">
</dataflow>
<dataflow id="189" from="thr_add5625" to="store_ln0" fromId="9" toId="30">
</dataflow>
<dataflow id="190" from="wvars_load_2_read" to="store_ln0" fromId="18" toId="31">
</dataflow>
<dataflow id="191" from="add_i26_i2513" to="store_ln0" fromId="8" toId="31">
</dataflow>
<dataflow id="193" from="StgValue_192" to="store_ln27" fromId="192" toId="32">
</dataflow>
<dataflow id="194" from="i" to="store_ln27" fromId="7" toId="32">
</dataflow>
<dataflow id="195" from="i" to="i_3" fromId="7" toId="34">
</dataflow>
<dataflow id="196" from="i_3" to="icmp_ln27" fromId="34" toId="35">
</dataflow>
<dataflow id="198" from="StgValue_197" to="icmp_ln27" fromId="197" toId="35">
</dataflow>
<dataflow id="199" from="i_3" to="add_ln27" fromId="34" toId="36">
</dataflow>
<dataflow id="201" from="StgValue_200" to="add_ln27" fromId="200" toId="36">
</dataflow>
<dataflow id="202" from="icmp_ln27" to="br_ln27" fromId="35" toId="37">
</dataflow>
<dataflow id="203" from="i_3" to="zext_ln27" fromId="34" toId="38">
</dataflow>
<dataflow id="204" from="kValues" to="kValues_addr" fromId="148" toId="39">
</dataflow>
<dataflow id="206" from="StgValue_205" to="kValues_addr" fromId="205" toId="39">
</dataflow>
<dataflow id="207" from="zext_ln27" to="kValues_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="208" from="kValues_addr" to="kt" fromId="39" toId="40">
</dataflow>
<dataflow id="209" from="wValues" to="wValues_addr" fromId="139" toId="41">
</dataflow>
<dataflow id="210" from="StgValue_205" to="wValues_addr" fromId="205" toId="41">
</dataflow>
<dataflow id="211" from="zext_ln27" to="wValues_addr" fromId="38" toId="41">
</dataflow>
<dataflow id="212" from="wValues_addr" to="wt" fromId="41" toId="42">
</dataflow>
<dataflow id="213" from="add_ln27" to="store_ln27" fromId="36" toId="43">
</dataflow>
<dataflow id="214" from="i" to="store_ln27" fromId="7" toId="43">
</dataflow>
<dataflow id="215" from="add_i26_i251" to="add_i26_i251_load" fromId="13" toId="44">
</dataflow>
<dataflow id="216" from="add_i26_i25134" to="add_i26_i25134_load" fromId="14" toId="45">
</dataflow>
<dataflow id="217" from="add_i26_i2513" to="add_i26_i2513_load" fromId="8" toId="46">
</dataflow>
<dataflow id="218" from="kValues_addr" to="kt" fromId="39" toId="47">
</dataflow>
<dataflow id="219" from="wValues_addr" to="wt" fromId="41" toId="48">
</dataflow>
<dataflow id="220" from="add_i26_i251_load" to="xor_ln13" fromId="44" toId="49">
</dataflow>
<dataflow id="222" from="StgValue_221" to="xor_ln13" fromId="221" toId="49">
</dataflow>
<dataflow id="223" from="add_i26_i25134_load" to="and_ln13" fromId="45" toId="50">
</dataflow>
<dataflow id="224" from="xor_ln13" to="and_ln13" fromId="49" toId="50">
</dataflow>
<dataflow id="225" from="add_i26_i251_load" to="and_ln13_1" fromId="44" toId="51">
</dataflow>
<dataflow id="226" from="add_i26_i2513_load" to="and_ln13_1" fromId="46" toId="51">
</dataflow>
<dataflow id="227" from="and_ln13" to="or_ln13" fromId="50" toId="52">
</dataflow>
<dataflow id="228" from="and_ln13_1" to="or_ln13" fromId="51" toId="52">
</dataflow>
<dataflow id="229" from="kt" to="add_ln13" fromId="47" toId="53">
</dataflow>
<dataflow id="230" from="wt" to="add_ln13" fromId="48" toId="53">
</dataflow>
<dataflow id="231" from="add_i26_i2513_load" to="store_ln0" fromId="46" toId="54">
</dataflow>
<dataflow id="232" from="add_i26_i25134" to="store_ln0" fromId="14" toId="54">
</dataflow>
<dataflow id="233" from="add_i26_i251_load" to="store_ln13" fromId="44" toId="55">
</dataflow>
<dataflow id="234" from="add_i26_i2513" to="store_ln13" fromId="8" toId="55">
</dataflow>
<dataflow id="235" from="thr_add562" to="thr_add562_load" fromId="10" toId="56">
</dataflow>
<dataflow id="236" from="thr_add56256" to="thr_add56256_load" fromId="15" toId="57">
</dataflow>
<dataflow id="237" from="thr_add5625" to="thr_add5625_load" fromId="9" toId="58">
</dataflow>
<dataflow id="238" from="add_i26_i251347" to="add_i26_i251347_load" fromId="11" toId="59">
</dataflow>
<dataflow id="240" from="_ssdm_op_PartSelect.i50.i64.i32.i32" to="lshr_ln5" fromId="239" toId="60">
</dataflow>
<dataflow id="241" from="add_i26_i251_load" to="lshr_ln5" fromId="44" toId="60">
</dataflow>
<dataflow id="243" from="StgValue_242" to="lshr_ln5" fromId="242" toId="60">
</dataflow>
<dataflow id="245" from="StgValue_244" to="lshr_ln5" fromId="244" toId="60">
</dataflow>
<dataflow id="246" from="add_i26_i251_load" to="trunc_ln17" fromId="44" toId="61">
</dataflow>
<dataflow id="248" from="_ssdm_op_PartSelect.i46.i64.i32.i32" to="lshr_ln6" fromId="247" toId="62">
</dataflow>
<dataflow id="249" from="add_i26_i251_load" to="lshr_ln6" fromId="44" toId="62">
</dataflow>
<dataflow id="251" from="StgValue_250" to="lshr_ln6" fromId="250" toId="62">
</dataflow>
<dataflow id="252" from="StgValue_244" to="lshr_ln6" fromId="244" toId="62">
</dataflow>
<dataflow id="253" from="add_i26_i251_load" to="trunc_ln18" fromId="44" toId="63">
</dataflow>
<dataflow id="255" from="_ssdm_op_PartSelect.i23.i64.i32.i32" to="lshr_ln" fromId="254" toId="64">
</dataflow>
<dataflow id="256" from="add_i26_i251_load" to="lshr_ln" fromId="44" toId="64">
</dataflow>
<dataflow id="258" from="StgValue_257" to="lshr_ln" fromId="257" toId="64">
</dataflow>
<dataflow id="259" from="StgValue_244" to="lshr_ln" fromId="244" toId="64">
</dataflow>
<dataflow id="260" from="add_i26_i251_load" to="trunc_ln19" fromId="44" toId="65">
</dataflow>
<dataflow id="262" from="_ssdm_op_BitConcatenate.i64.i14.i50" to="or_ln2" fromId="261" toId="66">
</dataflow>
<dataflow id="263" from="trunc_ln17" to="or_ln2" fromId="61" toId="66">
</dataflow>
<dataflow id="264" from="lshr_ln5" to="or_ln2" fromId="60" toId="66">
</dataflow>
<dataflow id="266" from="_ssdm_op_BitConcatenate.i64.i18.i46" to="or_ln13_1" fromId="265" toId="67">
</dataflow>
<dataflow id="267" from="trunc_ln18" to="or_ln13_1" fromId="63" toId="67">
</dataflow>
<dataflow id="268" from="lshr_ln6" to="or_ln13_1" fromId="62" toId="67">
</dataflow>
<dataflow id="270" from="_ssdm_op_BitConcatenate.i64.i41.i23" to="or_ln13_3" fromId="269" toId="68">
</dataflow>
<dataflow id="271" from="trunc_ln19" to="or_ln13_3" fromId="65" toId="68">
</dataflow>
<dataflow id="272" from="lshr_ln" to="or_ln13_3" fromId="64" toId="68">
</dataflow>
<dataflow id="273" from="or_ln13_1" to="xor_ln13_1" fromId="67" toId="69">
</dataflow>
<dataflow id="274" from="or_ln13_3" to="xor_ln13_1" fromId="68" toId="69">
</dataflow>
<dataflow id="275" from="xor_ln13_1" to="xor_ln13_2" fromId="69" toId="70">
</dataflow>
<dataflow id="276" from="or_ln2" to="xor_ln13_2" fromId="66" toId="70">
</dataflow>
<dataflow id="277" from="add_ln13" to="add_ln13_1" fromId="53" toId="71">
</dataflow>
<dataflow id="278" from="add_i26_i251347_load" to="add_ln13_1" fromId="59" toId="71">
</dataflow>
<dataflow id="279" from="or_ln13" to="add_ln13_2" fromId="52" toId="72">
</dataflow>
<dataflow id="280" from="xor_ln13_2" to="add_ln13_2" fromId="70" toId="72">
</dataflow>
<dataflow id="281" from="add_ln13_2" to="t1" fromId="72" toId="73">
</dataflow>
<dataflow id="282" from="add_ln13_1" to="t1" fromId="71" toId="73">
</dataflow>
<dataflow id="283" from="thr_add5625_load" to="store_ln0" fromId="58" toId="74">
</dataflow>
<dataflow id="284" from="thr_add56256" to="store_ln0" fromId="15" toId="74">
</dataflow>
<dataflow id="285" from="add_i26_i25134_load" to="store_ln13" fromId="45" toId="75">
</dataflow>
<dataflow id="286" from="add_i26_i251347" to="store_ln13" fromId="11" toId="75">
</dataflow>
<dataflow id="287" from="thr_add562_load" to="store_ln15" fromId="56" toId="76">
</dataflow>
<dataflow id="288" from="thr_add5625" to="store_ln15" fromId="9" toId="76">
</dataflow>
<dataflow id="289" from="thr_add562568" to="thr_add562568_load" fromId="12" toId="77">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecPipeline" to="specpipeline_ln27" fromId="290" toId="78">
</dataflow>
<dataflow id="293" from="StgValue_292" to="specpipeline_ln27" fromId="292" toId="78">
</dataflow>
<dataflow id="295" from="StgValue_294" to="specpipeline_ln27" fromId="294" toId="78">
</dataflow>
<dataflow id="296" from="StgValue_294" to="specpipeline_ln27" fromId="294" toId="78">
</dataflow>
<dataflow id="297" from="StgValue_294" to="specpipeline_ln27" fromId="294" toId="78">
</dataflow>
<dataflow id="299" from="empty" to="specpipeline_ln27" fromId="298" toId="78">
</dataflow>
<dataflow id="301" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="300" toId="79">
</dataflow>
<dataflow id="303" from="StgValue_302" to="speclooptripcount_ln27" fromId="302" toId="79">
</dataflow>
<dataflow id="304" from="StgValue_302" to="speclooptripcount_ln27" fromId="302" toId="79">
</dataflow>
<dataflow id="305" from="StgValue_302" to="speclooptripcount_ln27" fromId="302" toId="79">
</dataflow>
<dataflow id="307" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="306" toId="80">
</dataflow>
<dataflow id="309" from="empty_10" to="specloopname_ln27" fromId="308" toId="80">
</dataflow>
<dataflow id="311" from="_ssdm_op_PartSelect.i36.i64.i32.i32" to="lshr_ln7" fromId="310" toId="81">
</dataflow>
<dataflow id="312" from="thr_add562_load" to="lshr_ln7" fromId="56" toId="81">
</dataflow>
<dataflow id="314" from="StgValue_313" to="lshr_ln7" fromId="313" toId="81">
</dataflow>
<dataflow id="315" from="StgValue_244" to="lshr_ln7" fromId="244" toId="81">
</dataflow>
<dataflow id="316" from="thr_add562_load" to="trunc_ln7" fromId="56" toId="82">
</dataflow>
<dataflow id="318" from="_ssdm_op_PartSelect.i30.i64.i32.i32" to="lshr_ln8" fromId="317" toId="83">
</dataflow>
<dataflow id="319" from="thr_add562_load" to="lshr_ln8" fromId="56" toId="83">
</dataflow>
<dataflow id="321" from="StgValue_320" to="lshr_ln8" fromId="320" toId="83">
</dataflow>
<dataflow id="322" from="StgValue_244" to="lshr_ln8" fromId="244" toId="83">
</dataflow>
<dataflow id="323" from="thr_add562_load" to="trunc_ln8" fromId="56" toId="84">
</dataflow>
<dataflow id="325" from="_ssdm_op_PartSelect.i25.i64.i32.i32" to="lshr_ln9" fromId="324" toId="85">
</dataflow>
<dataflow id="326" from="thr_add562_load" to="lshr_ln9" fromId="56" toId="85">
</dataflow>
<dataflow id="328" from="StgValue_327" to="lshr_ln9" fromId="327" toId="85">
</dataflow>
<dataflow id="329" from="StgValue_244" to="lshr_ln9" fromId="244" toId="85">
</dataflow>
<dataflow id="330" from="thr_add562_load" to="trunc_ln9" fromId="56" toId="86">
</dataflow>
<dataflow id="331" from="thr_add5625_load" to="or_ln15" fromId="58" toId="87">
</dataflow>
<dataflow id="332" from="thr_add56256_load" to="or_ln15" fromId="57" toId="87">
</dataflow>
<dataflow id="333" from="thr_add562_load" to="and_ln15" fromId="56" toId="88">
</dataflow>
<dataflow id="334" from="or_ln15" to="and_ln15" fromId="87" toId="88">
</dataflow>
<dataflow id="335" from="thr_add5625_load" to="and_ln15_1" fromId="58" toId="89">
</dataflow>
<dataflow id="336" from="thr_add56256_load" to="and_ln15_1" fromId="57" toId="89">
</dataflow>
<dataflow id="338" from="_ssdm_op_BitConcatenate.i64.i28.i36" to="or_ln15_1" fromId="337" toId="90">
</dataflow>
<dataflow id="339" from="trunc_ln7" to="or_ln15_1" fromId="82" toId="90">
</dataflow>
<dataflow id="340" from="lshr_ln7" to="or_ln15_1" fromId="81" toId="90">
</dataflow>
<dataflow id="342" from="_ssdm_op_BitConcatenate.i64.i34.i30" to="or_ln15_2" fromId="341" toId="91">
</dataflow>
<dataflow id="343" from="trunc_ln8" to="or_ln15_2" fromId="84" toId="91">
</dataflow>
<dataflow id="344" from="lshr_ln8" to="or_ln15_2" fromId="83" toId="91">
</dataflow>
<dataflow id="345" from="and_ln15" to="or_ln15_3" fromId="88" toId="92">
</dataflow>
<dataflow id="346" from="and_ln15_1" to="or_ln15_3" fromId="89" toId="92">
</dataflow>
<dataflow id="348" from="_ssdm_op_BitConcatenate.i64.i39.i25" to="or_ln15_4" fromId="347" toId="93">
</dataflow>
<dataflow id="349" from="trunc_ln9" to="or_ln15_4" fromId="86" toId="93">
</dataflow>
<dataflow id="350" from="lshr_ln9" to="or_ln15_4" fromId="85" toId="93">
</dataflow>
<dataflow id="351" from="or_ln15_2" to="xor_ln15" fromId="91" toId="94">
</dataflow>
<dataflow id="352" from="or_ln15_4" to="xor_ln15" fromId="93" toId="94">
</dataflow>
<dataflow id="353" from="xor_ln15" to="xor_ln15_1" fromId="94" toId="95">
</dataflow>
<dataflow id="354" from="or_ln15_1" to="xor_ln15_1" fromId="90" toId="95">
</dataflow>
<dataflow id="355" from="t1" to="add_ln15" fromId="73" toId="96">
</dataflow>
<dataflow id="356" from="or_ln15_3" to="add_ln15" fromId="92" toId="96">
</dataflow>
<dataflow id="357" from="add_ln15" to="add_ln15_2" fromId="96" toId="97">
</dataflow>
<dataflow id="358" from="xor_ln15_1" to="add_ln15_2" fromId="95" toId="97">
</dataflow>
<dataflow id="359" from="t1" to="add_ln19" fromId="73" toId="98">
</dataflow>
<dataflow id="360" from="thr_add562568_load" to="add_ln19" fromId="77" toId="98">
</dataflow>
<dataflow id="361" from="add_ln19" to="store_ln19" fromId="98" toId="99">
</dataflow>
<dataflow id="362" from="add_i26_i251" to="store_ln19" fromId="13" toId="99">
</dataflow>
<dataflow id="363" from="thr_add56256_load" to="store_ln15" fromId="57" toId="100">
</dataflow>
<dataflow id="364" from="thr_add562568" to="store_ln15" fromId="12" toId="100">
</dataflow>
<dataflow id="365" from="add_ln15_2" to="store_ln15" fromId="97" toId="101">
</dataflow>
<dataflow id="366" from="thr_add562" to="store_ln15" fromId="10" toId="101">
</dataflow>
<dataflow id="367" from="add_i26_i2513" to="add_i26_i2513_load_1" fromId="8" toId="103">
</dataflow>
<dataflow id="368" from="thr_add5625" to="thr_add5625_load_1" fromId="9" toId="104">
</dataflow>
<dataflow id="369" from="add_i26_i251347" to="add_i26_i251347_load_1" fromId="11" toId="105">
</dataflow>
<dataflow id="370" from="thr_add562568" to="thr_add562568_load_1" fromId="12" toId="106">
</dataflow>
<dataflow id="372" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="371" toId="107">
</dataflow>
<dataflow id="373" from="thr_add562568_out" to="write_ln0" fromId="140" toId="107">
</dataflow>
<dataflow id="374" from="thr_add562568_load_1" to="write_ln0" fromId="106" toId="107">
</dataflow>
<dataflow id="375" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="371" toId="108">
</dataflow>
<dataflow id="376" from="add_i26_i251347_out" to="write_ln0" fromId="141" toId="108">
</dataflow>
<dataflow id="377" from="add_i26_i251347_load_1" to="write_ln0" fromId="105" toId="108">
</dataflow>
<dataflow id="378" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln15" fromId="371" toId="109">
</dataflow>
<dataflow id="379" from="thr_add56256_out" to="write_ln15" fromId="142" toId="109">
</dataflow>
<dataflow id="380" from="thr_add56256_load" to="write_ln15" fromId="57" toId="109">
</dataflow>
<dataflow id="381" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="371" toId="110">
</dataflow>
<dataflow id="382" from="thr_add5625_out" to="write_ln0" fromId="143" toId="110">
</dataflow>
<dataflow id="383" from="thr_add5625_load_1" to="write_ln0" fromId="104" toId="110">
</dataflow>
<dataflow id="384" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln13" fromId="371" toId="111">
</dataflow>
<dataflow id="385" from="add_i26_i25134_out" to="write_ln13" fromId="144" toId="111">
</dataflow>
<dataflow id="386" from="add_i26_i25134_load" to="write_ln13" fromId="45" toId="111">
</dataflow>
<dataflow id="387" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="371" toId="112">
</dataflow>
<dataflow id="388" from="add_i26_i2513_out" to="write_ln0" fromId="145" toId="112">
</dataflow>
<dataflow id="389" from="add_i26_i2513_load_1" to="write_ln0" fromId="103" toId="112">
</dataflow>
<dataflow id="390" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln15" fromId="371" toId="113">
</dataflow>
<dataflow id="391" from="thr_add562_out" to="write_ln15" fromId="146" toId="113">
</dataflow>
<dataflow id="392" from="thr_add562_load" to="write_ln15" fromId="56" toId="113">
</dataflow>
<dataflow id="393" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln13" fromId="371" toId="114">
</dataflow>
<dataflow id="394" from="add_i26_i251_out" to="write_ln13" fromId="147" toId="114">
</dataflow>
<dataflow id="395" from="add_i26_i251_load" to="write_ln13" fromId="44" toId="114">
</dataflow>
<dataflow id="396" from="icmp_ln27" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="397" from="icmp_ln27" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="398" from="icmp_ln27" to="StgValue_4" fromId="35" toId="4">
</dataflow>
<dataflow id="399" from="icmp_ln27" to="StgValue_5" fromId="35" toId="5">
</dataflow>
</dataflows>


</stg>
