#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May  9 19:34:23 2020
# Process ID: 18760
# Current directory: C:/Users/Jordy/git/Digitale-synthese/project_1.runs/synth_1
# Command line: vivado.exe -log TRANSMITTER.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TRANSMITTER.tcl
# Log file: C:/Users/Jordy/git/Digitale-synthese/project_1.runs/synth_1/TRANSMITTER.vds
# Journal file: C:/Users/Jordy/git/Digitale-synthese/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TRANSMITTER.tcl -notrace
Command: synth_design -top TRANSMITTER -part xc7a35tlcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9540 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 688.496 ; gain = 238.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TRANSMITTER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/TRANSMITTER.vhd:21]
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'APPLICATION_LAYER' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/APPLICATION_LAYER.vhd:6' bound to instance 'APL' of component 'APPLICATION_LAYER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/TRANSMITTER.vhd:65]
INFO: [Synth 8-638] synthesizing module 'APPLICATION_LAYER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/APPLICATION_LAYER.vhd:18]
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'DEBOUNCER' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DEBOUNCER.vhd:6' bound to instance 'DEBOUNCER_up' of component 'DEBOUNCER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/APPLICATION_LAYER.vhd:63]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DEBOUNCER.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCER' (1#1) [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DEBOUNCER.vhd:14]
INFO: [Synth 8-3491] module 'DEBOUNCER' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DEBOUNCER.vhd:6' bound to instance 'DEBOUNCER_down' of component 'DEBOUNCER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/APPLICATION_LAYER.vhd:64]
INFO: [Synth 8-3491] module 'EDGEDETECT_STATE' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/EDGEDETECT_STATE.vhd:6' bound to instance 'EDGEDETECT_up' of component 'EDGEDETECT_STATE' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/APPLICATION_LAYER.vhd:67]
INFO: [Synth 8-638] synthesizing module 'EDGEDETECT_STATE' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/EDGEDETECT_STATE.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'EDGEDETECT_STATE' (2#1) [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/EDGEDETECT_STATE.vhd:15]
INFO: [Synth 8-3491] module 'EDGEDETECT_STATE' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/EDGEDETECT_STATE.vhd:6' bound to instance 'EDGEDETECT_down' of component 'EDGEDETECT_STATE' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/APPLICATION_LAYER.vhd:68]
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'UPDOWNCOUNTER' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/UPDOWNCOUNTER.vhd:10' bound to instance 'COUNTER' of component 'UPDOWNCOUNTER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/APPLICATION_LAYER.vhd:71]
INFO: [Synth 8-638] synthesizing module 'UPDOWNCOUNTER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/UPDOWNCOUNTER.vhd:21]
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UPDOWNCOUNTER' (3#1) [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/UPDOWNCOUNTER.vhd:21]
INFO: [Synth 8-3491] module 'SEG7DEC' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/SEG7DEC.vhd:8' bound to instance 'SEG7' of component 'SEG7DEC' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/APPLICATION_LAYER.vhd:76]
INFO: [Synth 8-638] synthesizing module 'SEG7DEC' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/SEG7DEC.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/SEG7DEC.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SEG7DEC' (4#1) [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/SEG7DEC.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'APPLICATION_LAYER' (5#1) [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/APPLICATION_LAYER.vhd:18]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'DATALINK_LAYER' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DATALINK_LAYER.vhd:6' bound to instance 'DLL' of component 'DATALINK_LAYER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/TRANSMITTER.vhd:68]
INFO: [Synth 8-638] synthesizing module 'DATALINK_LAYER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DATALINK_LAYER.vhd:17]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter SHIFT_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'DATAREGISTER' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DATAREGISTER.vhd:6' bound to instance 'DATAREG' of component 'DATAREGISTER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DATALINK_LAYER.vhd:48]
INFO: [Synth 8-638] synthesizing module 'DATAREGISTER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DATAREGISTER.vhd:18]
	Parameter SHIFT_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DATAREGISTER' (6#1) [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DATAREGISTER.vhd:18]
	Parameter COUNT_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'SEQUENCECONTROLLER' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/SEQUENCECONTROLLER.vhd:9' bound to instance 'SEQUENCE' of component 'SEQUENCECONTROLLER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DATALINK_LAYER.vhd:61]
INFO: [Synth 8-638] synthesizing module 'SEQUENCECONTROLLER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/SEQUENCECONTROLLER.vhd:20]
	Parameter COUNT_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SEQUENCECONTROLLER' (7#1) [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/SEQUENCECONTROLLER.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'DATALINK_LAYER' (8#1) [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/DATALINK_LAYER.vhd:17]
INFO: [Synth 8-3491] module 'ACCES_LAYER' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/ACCES_LAYER.vhd:6' bound to instance 'ACL' of component 'ACCES_LAYER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/TRANSMITTER.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ACCES_LAYER' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/ACCES_LAYER.vhd:17]
INFO: [Synth 8-3491] module 'PNGENERATOR' declared at 'C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/PNGENERATOR.vhd:6' bound to instance 'PNGEN' of component 'PNGENERATOR' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/ACCES_LAYER.vhd:42]
INFO: [Synth 8-638] synthesizing module 'PNGENERATOR' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/PNGENERATOR.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PNGENERATOR' (9#1) [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/PNGENERATOR.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/ACCES_LAYER.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ACCES_LAYER' (10#1) [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/ACCES_LAYER.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'TRANSMITTER' (11#1) [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/TRANSMITTER.vhd:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 760.605 ; gain = 310.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 760.605 ; gain = 310.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tlcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 760.605 ; gain = 310.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tlcpg236-2L
INFO: [Synth 8-802] inferred FSM for state register 'state_cur_reg' in module 'EDGEDETECT_STATE'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/UPDOWNCOUNTER.vhd:31]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/EDGEDETECT_STATE.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/EDGEDETECT_STATE.vhd:26]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_cur_reg' using encoding 'one-hot' in module 'EDGEDETECT_STATE'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [C:/Users/Jordy/git/Digitale-synthese/Sources/sources_1/new/EDGEDETECT_STATE.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 760.605 ; gain = 310.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DEBOUNCER 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module EDGEDETECT_STATE 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module UPDOWNCOUNTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DATAREGISTER 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SEQUENCECONTROLLER 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PNGENERATOR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ACCES_LAYER 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 908.488 ; gain = 458.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 910.418 ; gain = 460.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 910.602 ; gain = 460.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 911.410 ; gain = 461.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 911.410 ; gain = 461.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 911.410 ; gain = 461.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 911.410 ; gain = 461.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 911.410 ; gain = 461.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 911.410 ; gain = 461.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |    12|
|5     |LUT4 |    28|
|6     |LUT5 |     1|
|7     |LUT6 |     2|
|8     |FDCE |    49|
|9     |FDPE |     7|
|10    |LD   |     6|
|11    |IBUF |     6|
|12    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   |   124|
|2     |  ACL               |ACCES_LAYER        |    15|
|3     |    PNGEN           |PNGENERATOR        |    15|
|4     |  APL               |APPLICATION_LAYER  |    54|
|5     |    COUNTER         |UPDOWNCOUNTER      |    15|
|6     |    DEBOUNCER_down  |DEBOUNCER          |     9|
|7     |    DEBOUNCER_up    |DEBOUNCER_0        |     9|
|8     |    EDGEDETECT_down |EDGEDETECT_STATE   |    10|
|9     |    EDGEDETECT_up   |EDGEDETECT_STATE_1 |    11|
|10    |  DLL               |DATALINK_LAYER     |    40|
|11    |    DATAREG         |DATAREGISTER       |    11|
|12    |    SEQUENCE        |SEQUENCECONTROLLER |    29|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 911.410 ; gain = 461.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 911.410 ; gain = 461.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 911.410 ; gain = 461.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 923.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.477 ; gain = 593.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.477 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jordy/git/Digitale-synthese/project_1.runs/synth_1/TRANSMITTER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TRANSMITTER_utilization_synth.rpt -pb TRANSMITTER_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  9 19:34:54 2020...
