
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124735                       # Number of seconds simulated
sim_ticks                                124735226777                       # Number of ticks simulated
final_tick                               1266370562408                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65832                       # Simulator instruction rate (inst/s)
host_op_rate                                    85693                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3580237                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920604                       # Number of bytes of host memory used
host_seconds                                 34839.94                       # Real time elapsed on the host
sim_insts                                  2293596527                       # Number of instructions simulated
sim_ops                                    2985542988                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       844160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1316224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2163712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1234688                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1234688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6595                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10283                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16904                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9646                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9646                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6767615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10552143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17346439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9898471                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9898471                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9898471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6767615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10552143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               27244910                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               149742170                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22305920                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19546457                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1743349                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11018023                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10764022                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1554057                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54140                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117578924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123968989                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22305920                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12318079                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25230339                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5697043                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1687007                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13402549                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1097503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148439808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.950310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.319742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123209469     83.00%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270789      0.86%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328708      1.57%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1949183      1.31%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3561975      2.40%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3854992      2.60%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844201      0.57%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663865      0.45%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10756626      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148439808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148962                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.827883                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116747890                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2710459                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25017989                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25104                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3938358                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399749                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139969786                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3938358                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117213245                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1157478                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       777747                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24566273                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       786700                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138989804                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89882                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       449355                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184599601                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630680504                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630680504                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35703385                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19848                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9927                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2594046                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23128047                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82526                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001444                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137356603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19849                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128989671                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103350                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22797541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49199209                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148439808                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.868970                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.479253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94772699     63.85%     63.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21842599     14.71%     78.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10956232      7.38%     85.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7220553      4.86%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7511363      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3886846      2.62%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1735420      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       432021      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82075      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148439808                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         319871     59.79%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        134403     25.12%     84.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80727     15.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101846234     78.96%     78.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082125      0.84%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21590143     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4461248      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128989671                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.861412                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             535001                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004148                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407057496                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160174290                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126064350                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129524672                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241455                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4197976                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139900                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3938358                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         751466                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        50371                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137376452                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23128047                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493255                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9927                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1040362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1879074                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127601477                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21254973                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1388189                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25716005                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19649796                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4461032                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.852141                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126177929                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126064350                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72829446                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173035659                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.841876                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.420893                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23765694                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1748098                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144501450                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.786231                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.661494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102283372     70.78%     70.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16392961     11.34%     82.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11845434      8.20%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2645545      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014785      2.09%     94.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1064125      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4464188      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902088      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1888952      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144501450                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1888952                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           279989781                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278693024                       # The number of ROB writes
system.switch_cpus0.timesIdled                  34752                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1302362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.497422                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.497422                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.667815                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.667815                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590234521                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165640633                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146717483                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               149742170                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24970364                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20233160                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2160412                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10127655                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9592457                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2669868                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96329                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108898868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137428505                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24970364                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12262325                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30025701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7022260                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3082162                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12707172                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1745061                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146819221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.142905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.556681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116793520     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2814082      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2156310      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5292432      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1196675      0.82%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1705898      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1294677      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          812886      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14752741     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146819221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166756                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917768                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107623080                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4744808                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29565350                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       117806                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4768172                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4311602                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44327                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165793917                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81725                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4768172                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108532827                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1299266                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1913946                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28763789                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1541216                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164085801                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        17437                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        284956                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       642988                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       155326                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230510755                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    764253442                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    764253442                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182020174                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48490581                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41055                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23427                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5308162                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15830750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7735908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134142                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1718660                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161214176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        41029                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149748874                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199571                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29443345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63703887                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5773                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146819221                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019954                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565938                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84111699     57.29%     57.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26336536     17.94%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12321901      8.39%     83.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9027564      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8030481      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3188713      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3154353      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       489555      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158419      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146819221                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         599730     68.59%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        122362     13.99%     82.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152261     17.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125682715     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2251864      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17628      0.01%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14135031      9.44%     94.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7661636      5.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149748874                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.000045                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             874353                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005839                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    447390893                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190699020                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145992502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150623227                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368102                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3852868                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1054                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          470                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       245272                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4768172                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         826147                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97187                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161255205                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15830750                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7735908                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23401                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          470                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1174362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1232620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2406982                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147061404                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13587084                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2687470                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21246932                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20886747                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7659848                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.982097                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146182889                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145992502                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87569471                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242563610                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.974959                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361017                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106630722                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130950922                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30305968                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2165148                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142051049                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921858                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694067                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88331732     62.18%     62.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25134819     17.69%     79.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11077541      7.80%     87.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5805701      4.09%     91.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4624545      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1664514      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1409381      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1055646      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2947170      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142051049                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106630722                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130950922                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19468518                       # Number of memory references committed
system.switch_cpus1.commit.loads             11977882                       # Number of loads committed
system.switch_cpus1.commit.membars              17628                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18814681                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117991594                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2665701                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2947170                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300360769                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327282238                       # The number of ROB writes
system.switch_cpus1.timesIdled                  71435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2922949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106630722                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130950922                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106630722                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.404306                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.404306                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712095                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712095                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663119037                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203343241                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155104297                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35256                       # number of misc regfile writes
system.l20.replacements                          6608                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          385937                       # Total number of references to valid blocks.
system.l20.sampled_refs                         72144                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.349537                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        33230.059240                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.957906                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3275.296095                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           134.815334                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         28882.871426                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.507050                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000198                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.049977                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002057                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.440718                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        42952                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  42953                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18624                       # number of Writeback hits
system.l20.Writeback_hits::total                18624                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42952                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42953                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42952                       # number of overall hits
system.l20.overall_hits::total                  42953                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6595                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6608                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6595                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6608                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6595                       # number of overall misses
system.l20.overall_misses::total                 6608                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3132063                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1574856727                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1577988790                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3132063                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1574856727                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1577988790                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3132063                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1574856727                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1577988790                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49547                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49561                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18624                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18624                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49547                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49561                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49547                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49561                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.133106                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133331                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.133106                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.133331                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.133106                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.133331                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 240927.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 238795.561334                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 238799.756356                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 240927.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 238795.561334                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 238799.756356                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 240927.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 238795.561334                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 238799.756356                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5315                       # number of writebacks
system.l20.writebacks::total                     5315                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6595                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6608                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6595                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6608                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6595                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6608                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2349791                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1179203632                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1181553423                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2349791                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1179203632                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1181553423                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2349791                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1179203632                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1181553423                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.133106                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133331                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.133106                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.133331                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.133106                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.133331                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180753.153846                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178802.673541                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 178806.510745                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 180753.153846                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 178802.673541                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 178806.510745                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 180753.153846                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 178802.673541                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 178806.510745                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10296                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                         1065172                       # Total number of references to valid blocks.
system.l21.sampled_refs                         75832                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.046471                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        34901.177638                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.643613                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5213.153100                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  111                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25298.025649                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.532550                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000193                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.079546                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001694                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.386017                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        67587                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  67587                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           28232                       # number of Writeback hits
system.l21.Writeback_hits::total                28232                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        67587                       # number of demand (read+write) hits
system.l21.demand_hits::total                   67587                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        67587                       # number of overall hits
system.l21.overall_hits::total                  67587                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10283                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10296                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10283                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10296                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10283                       # number of overall misses
system.l21.overall_misses::total                10296                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3661589                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2787339128                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2791000717                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3661589                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2787339128                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2791000717                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3661589                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2787339128                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2791000717                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77870                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77883                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        28232                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            28232                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77870                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77883                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77870                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77883                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.132053                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.132198                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.132053                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132198                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.132053                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132198                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 281660.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 271062.834581                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 271076.215715                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 281660.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 271062.834581                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 271076.215715                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 281660.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 271062.834581                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 271076.215715                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4332                       # number of writebacks
system.l21.writebacks::total                     4332                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10283                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10296                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10283                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10296                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10283                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10296                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2878977                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2169680515                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2172559492                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2878977                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2169680515                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2172559492                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2878977                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2169680515                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2172559492                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132053                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.132198                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.132053                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132198                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.132053                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132198                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 221459.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 210996.840902                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 211010.051671                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 221459.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 210996.840902                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 211010.051671                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 221459.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 210996.840902                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 211010.051671                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.957522                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013434646                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873261.822551                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.957522                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022368                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866919                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13402532                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13402532                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13402532                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13402532                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13402532                       # number of overall hits
system.cpu0.icache.overall_hits::total       13402532                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3976631                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3976631                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3976631                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3976631                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3976631                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3976631                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13402549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13402549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13402549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13402549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13402549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13402549                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 233919.470588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 233919.470588                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 233919.470588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 233919.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 233919.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 233919.470588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3321263                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3321263                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3321263                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3321263                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3321263                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3321263                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 237233.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 237233.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 237233.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 237233.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 237233.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 237233.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49547                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245024907                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49803                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4919.882477                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.311184                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.688816                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825434                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174566                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19242149                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19242149                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9928                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9928                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23575641                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23575641                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23575641                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23575641                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       167895                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       167895                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       167895                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        167895                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       167895                       # number of overall misses
system.cpu0.dcache.overall_misses::total       167895                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17759785048                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17759785048                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17759785048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17759785048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17759785048                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17759785048                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19410044                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19410044                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23743536                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23743536                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23743536                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23743536                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008650                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008650                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007071                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007071                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007071                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007071                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105779.118187                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105779.118187                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105779.118187                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105779.118187                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105779.118187                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105779.118187                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18624                       # number of writebacks
system.cpu0.dcache.writebacks::total            18624                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       118348                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       118348                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       118348                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       118348                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       118348                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       118348                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49547                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49547                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49547                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49547                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49547                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49547                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4427053322                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4427053322                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4427053322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4427053322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4427053322                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4427053322                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002087                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002087                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002087                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002087                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89350.582719                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89350.582719                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89350.582719                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89350.582719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89350.582719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89350.582719                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996985                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099680567                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217097.917339                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996985                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12707153                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12707153                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12707153                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12707153                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12707153                       # number of overall hits
system.cpu1.icache.overall_hits::total       12707153                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5216734                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5216734                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5216734                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5216734                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5216734                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5216734                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12707172                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12707172                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12707172                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12707172                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12707172                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12707172                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 274564.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 274564.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 274564.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 274564.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 274564.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 274564.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3802889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3802889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3802889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3802889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3802889                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3802889                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 292529.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 292529.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 292529.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 292529.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 292529.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 292529.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77869                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193923691                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78125                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2482.223245                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.243657                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.756343                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899389                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100611                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10226826                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10226826                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7455380                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7455380                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        23173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        23173                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17628                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17628                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17682206                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17682206                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17682206                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17682206                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188782                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188782                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188782                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188782                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188782                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20385849806                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20385849806                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20385849806                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20385849806                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20385849806                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20385849806                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10415608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10415608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7455380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7455380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        23173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        23173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17870988                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17870988                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17870988                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17870988                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018125                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018125                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010564                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010564                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010564                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010564                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107986.194690                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107986.194690                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107986.194690                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107986.194690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107986.194690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107986.194690                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        28232                       # number of writebacks
system.cpu1.dcache.writebacks::total            28232                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110912                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110912                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110912                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110912                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77870                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77870                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77870                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77870                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77870                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77870                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7288879425                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7288879425                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7288879425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7288879425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7288879425                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7288879425                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93603.177411                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93603.177411                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93603.177411                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93603.177411                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93603.177411                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93603.177411                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
