// Seed: 1458308562
module module_0;
  always @(posedge id_1 or posedge 1) begin : LABEL_0
    if (1)
      if (1)
        $display(
            1, id_1, 1'b0, 1 < 1, id_1, id_1, (1), id_1, 1'b0, id_1,, id_1 - 1, id_1 ? id_1 : 1'b0
        );
      else if (id_1) begin : LABEL_0
        id_1 = 1 + 1;
        id_1 <= 1;
      end
    id_1 <= 1;
  end
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
