{"vcs1":{"timestamp_begin":1680801228.176569770, "rt":0.90, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1680801229.107038790, "rt":1.11, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1680801230.242012259, "rt":0.56, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680801227.898340939}
{"VCS_COMP_START_TIME": 1680801227.898340939}
{"VCS_COMP_END_TIME": 1680801231.358609860}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338312}}
{"stitch_vcselab": {"peak_mem": 238988}}
