// Seed: 3520180422
module module_0;
  assign id_1 = !1;
  wire id_2;
  tri0 id_3 = 1'h0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1,
    inout  tri0 id_2
);
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    output tri1 id_1
    , id_17,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri id_6,
    output wor id_7,
    output wor id_8,
    input supply1 id_9,
    input wire id_10,
    output wand id_11,
    output wor id_12,
    output wor id_13,
    output tri1 id_14,
    output wire id_15
);
  assign id_5 = id_9;
  wire id_18;
  wire id_19;
  wire id_20 = id_9;
  wire id_21;
  module_0 modCall_1 ();
endmodule
