// Seed: 594001346
module module_0 (
    id_1
);
  input wire id_1;
  supply0 id_2;
  localparam id_3 = "";
  assign id_2 = 1;
  wire \id_4 ;
  wire id_5;
  parameter id_6 = -1 ? -1'b0 : !id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd7,
    parameter id_5 = 32'd84
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output logic [7:0] id_4;
  inout wire _id_3;
  input wire id_2;
  module_0 modCall_1 (id_1);
  input wire id_1;
  localparam id_5 = 1'b0;
  assign #id_6 id_4[id_3 : id_5] = id_1 <-> "";
endmodule
