* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Feb 27 2020 21:49:43

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : n3279
T_18_21_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g1_0
T_17_22_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_1/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_5/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_7/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g1_0
T_17_22_wire_logic_cluster/lc_7/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g1_0
T_17_22_wire_logic_cluster/lc_1/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g1_0
T_17_22_wire_logic_cluster/lc_5/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_2/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_0/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_6/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g1_0
T_17_22_wire_logic_cluster/lc_6/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_6/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_7/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_19_sp4_v_t_45
T_19_23_sp4_h_l_8
T_21_23_lc_trk_g2_5
T_21_23_wire_logic_cluster/lc_1/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_18_19_sp4_v_t_45
T_19_23_sp4_h_l_8
T_21_23_lc_trk_g2_5
T_21_23_wire_logic_cluster/lc_6/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_19_sp4_v_t_45
T_19_23_sp4_h_l_8
T_21_23_lc_trk_g2_5
T_21_23_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_40
T_19_22_sp4_h_l_11
T_21_22_lc_trk_g3_6
T_21_22_wire_logic_cluster/lc_7/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_40
T_19_22_sp4_h_l_11
T_21_22_lc_trk_g3_6
T_21_22_wire_logic_cluster/lc_0/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_40
T_19_22_sp4_h_l_11
T_21_22_lc_trk_g3_6
T_21_22_wire_logic_cluster/lc_6/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_19_sp4_v_t_45
T_18_23_lc_trk_g0_0
T_18_23_wire_logic_cluster/lc_0/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_18_19_sp4_v_t_45
T_18_23_lc_trk_g0_0
T_18_23_wire_logic_cluster/lc_6/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_18_19_sp4_v_t_45
T_18_23_lc_trk_g0_0
T_18_23_wire_logic_cluster/lc_5/in_1

End 

Net : spi0.n3176
T_17_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_5/s_r

End 

Net : state_reg_1
T_19_22_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g2_1
T_18_21_wire_logic_cluster/lc_0/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_3/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_19_19_sp4_v_t_42
T_19_20_lc_trk_g3_2
T_19_20_wire_logic_cluster/lc_0/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_0/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_2/in_1

T_19_22_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_2/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_3/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g0_1
T_20_22_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g0_1
T_20_22_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g0_1
T_20_22_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_1/out
T_20_22_sp4_h_l_2
T_19_22_sp4_v_t_45
T_19_23_lc_trk_g3_5
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_5/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_3/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_20_23_lc_trk_g2_1
T_20_23_wire_logic_cluster/lc_3/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_20_23_lc_trk_g2_1
T_20_23_wire_logic_cluster/lc_1/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_0/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_20_23_lc_trk_g2_1
T_20_23_wire_logic_cluster/lc_0/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_6/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_4/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_2/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_20_23_lc_trk_g2_1
T_20_23_wire_logic_cluster/lc_4/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_20_23_lc_trk_g2_1
T_20_23_wire_logic_cluster/lc_2/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g0_1
T_20_22_wire_logic_cluster/lc_3/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_1/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_5/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_1/out
T_20_23_lc_trk_g2_1
T_20_23_wire_logic_cluster/lc_6/in_3

End 

Net : state_reg_0
T_19_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g2_4
T_18_21_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g1_4
T_18_22_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g2_4
T_18_21_wire_logic_cluster/lc_4/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g1_4
T_19_22_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_2/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g1_4
T_19_22_wire_logic_cluster/lc_4/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g3_4
T_20_22_wire_logic_cluster/lc_6/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g1_4
T_19_22_wire_logic_cluster/lc_6/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g3_4
T_20_22_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_40
T_19_23_lc_trk_g1_0
T_19_23_wire_logic_cluster/lc_2/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_3/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_20_20_sp4_v_t_41
T_20_23_lc_trk_g1_1
T_20_23_wire_logic_cluster/lc_6/in_0

End 

Net : state_reg_2
T_19_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g2_3
T_18_21_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_3/in_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_2/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_2/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_1/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_3/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_7/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_20_sp4_v_t_38
T_19_23_lc_trk_g1_6
T_19_23_wire_logic_cluster/lc_2/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_3/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_1/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_20_20_sp4_v_t_39
T_20_23_lc_trk_g0_7
T_20_23_wire_logic_cluster/lc_6/in_1

End 

Net : n1728
T_18_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_3
T_16_22_lc_trk_g1_6
T_16_22_wire_logic_cluster/lc_0/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_6/in_0

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_wire_logic_cluster/lc_2/in_1

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_wire_logic_cluster/lc_0/in_1

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_wire_logic_cluster/lc_6/in_1

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_input_2_1
T_18_22_wire_logic_cluster/lc_1/in_2

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_input_2_7
T_18_22_wire_logic_cluster/lc_7/in_2

T_18_22_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_7/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_1/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_5/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_7/in_1

T_18_22_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g1_3
T_18_21_input_2_6
T_18_21_wire_logic_cluster/lc_6/in_2

T_18_22_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_1/in_3

End 

Net : spi0.n890
T_18_21_wire_logic_cluster/lc_4/out
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_5/s_r

End 

Net : spi0.n4
T_19_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g3_6
T_20_23_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_4/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_2/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g3_6
T_20_23_wire_logic_cluster/lc_4/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g3_6
T_20_23_wire_logic_cluster/lc_2/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g2_6
T_20_21_wire_logic_cluster/lc_7/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g2_6
T_20_21_wire_logic_cluster/lc_5/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g2_6
T_20_21_wire_logic_cluster/lc_3/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g2_6
T_20_23_wire_logic_cluster/lc_3/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g2_6
T_20_23_wire_logic_cluster/lc_1/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_6/in_0

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_7/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_5/in_3

End 

Net : spi0.state_next_2
T_19_21_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g0_1
T_19_22_wire_logic_cluster/lc_6/in_1

End 

Net : n883
T_19_22_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_1/in_1

T_19_22_wire_logic_cluster/lc_0/out
T_19_22_lc_trk_g2_0
T_19_22_wire_logic_cluster/lc_5/in_3

T_19_22_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g0_0
T_20_22_wire_logic_cluster/lc_7/in_1

T_19_22_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_4/in_0

T_19_22_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_3/in_1

End 

Net : state_next_2__N_312
T_19_21_wire_logic_cluster/lc_5/out
T_19_22_lc_trk_g1_5
T_19_22_input_2_0
T_19_22_wire_logic_cluster/lc_0/in_2

T_19_21_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g1_5
T_19_21_input_2_2
T_19_21_wire_logic_cluster/lc_2/in_2

T_19_21_wire_logic_cluster/lc_5/out
T_20_22_lc_trk_g3_5
T_20_22_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_5/out
T_20_20_sp4_v_t_43
T_20_23_lc_trk_g0_3
T_20_23_input_2_3
T_20_23_wire_logic_cluster/lc_3/in_2

End 

Net : spi0.n1429
T_19_21_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g0_2
T_19_21_wire_logic_cluster/lc_1/in_3

T_19_21_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g1_2
T_19_22_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g0_2
T_19_21_input_2_4
T_19_21_wire_logic_cluster/lc_4/in_2

End 

Net : n1728_cascade_
T_18_22_wire_logic_cluster/lc_3/ltout
T_18_22_wire_logic_cluster/lc_4/in_2

End 

Net : spi0.state_next_0_cascade_
T_19_22_wire_logic_cluster/lc_5/ltout
T_19_22_wire_logic_cluster/lc_6/in_2

End 

Net : spi0.n13_cascade_
T_19_22_wire_logic_cluster/lc_4/ltout
T_19_22_wire_logic_cluster/lc_5/in_2

End 

Net : spi0.n2433
T_19_22_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g3_2
T_19_22_wire_logic_cluster/lc_4/in_1

End 

Net : spi0.n3328_cascade_
T_19_21_wire_logic_cluster/lc_0/ltout
T_19_21_wire_logic_cluster/lc_1/in_2

End 

Net : spi0.state_next_2__N_310
T_19_22_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g0_7
T_19_21_wire_logic_cluster/lc_0/in_3

T_19_22_wire_logic_cluster/lc_7/out
T_19_22_lc_trk_g1_7
T_19_22_wire_logic_cluster/lc_4/in_0

T_19_22_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g3_7
T_20_23_wire_logic_cluster/lc_4/in_0

End 

Net : n3279_cascade_
T_18_21_wire_logic_cluster/lc_0/ltout
T_18_21_wire_logic_cluster/lc_1/in_2

End 

Net : spi0.state_next_1
T_20_22_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_0/in_0

T_20_22_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g1_7
T_20_23_wire_logic_cluster/lc_0/in_0

T_20_22_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_6/in_0

T_20_22_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_4/in_0

T_20_22_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_2/in_0

T_20_22_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g1_7
T_20_23_wire_logic_cluster/lc_2/in_0

T_20_22_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_7/in_1

T_20_22_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_5/in_1

T_20_22_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_3/in_1

T_20_22_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g1_7
T_20_23_wire_logic_cluster/lc_3/in_1

T_20_22_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g1_7
T_20_23_wire_logic_cluster/lc_1/in_1

T_20_22_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g1_7
T_20_23_input_2_4
T_20_23_wire_logic_cluster/lc_4/in_2

T_20_22_wire_logic_cluster/lc_7/out
T_19_22_lc_trk_g3_7
T_19_22_wire_logic_cluster/lc_7/in_1

T_20_22_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g3_7
T_19_21_wire_logic_cluster/lc_7/in_1

T_20_22_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g3_7
T_19_21_wire_logic_cluster/lc_5/in_1

T_20_22_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g2_7
T_19_21_wire_logic_cluster/lc_6/in_3

End 

Net : spi0.n3337_cascade_
T_19_22_wire_logic_cluster/lc_3/ltout
T_19_22_wire_logic_cluster/lc_4/in_2

End 

Net : spi0.n4_cascade_
T_19_22_wire_logic_cluster/lc_6/ltout
T_19_22_wire_logic_cluster/lc_7/in_2

End 

Net : spi0.state_next_2__N_311
T_20_21_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_3/in_1

T_20_21_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_7/in_3

End 

Net : spi0.n906_cascade_
T_20_22_wire_logic_cluster/lc_6/ltout
T_20_22_wire_logic_cluster/lc_7/in_2

End 

Net : spi0.n13
T_19_22_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g1_4
T_19_21_wire_logic_cluster/lc_4/in_3

End 

Net : rx_shift_reg_15__N_319
T_20_22_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g1_0
T_20_22_wire_logic_cluster/lc_5/in_0

T_20_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_3/in_0

T_20_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_5/in_0

T_20_22_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g1_0
T_20_22_wire_logic_cluster/lc_2/in_3

T_20_22_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g1_0
T_20_22_wire_logic_cluster/lc_4/in_3

T_20_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_4/in_3

T_20_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_2/in_3

End 

Net : spi0.tx_shift_reg_14
T_18_21_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g0_1
T_17_22_wire_logic_cluster/lc_4/in_1

End 

Net : spi0.n906
T_20_22_wire_logic_cluster/lc_6/out
T_19_22_lc_trk_g2_6
T_19_22_wire_logic_cluster/lc_1/in_1

End 

Net : rx_shift_reg_1
T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_20_19_sp4_v_t_39
T_20_22_lc_trk_g1_7
T_20_22_wire_logic_cluster/lc_1/in_1

T_18_23_wire_logic_cluster/lc_0/out
T_18_23_lc_trk_g1_0
T_18_23_wire_logic_cluster/lc_6/in_3

End 

Net : rx_shift_reg_2
T_18_23_wire_logic_cluster/lc_6/out
T_18_22_sp4_v_t_44
T_19_22_sp4_h_l_9
T_21_22_lc_trk_g3_4
T_21_22_wire_logic_cluster/lc_0/in_1

T_18_23_wire_logic_cluster/lc_6/out
T_18_22_sp4_v_t_44
T_19_22_sp4_h_l_9
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_2/in_1

End 

Net : spi0.n3328
T_19_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g2_0
T_19_21_wire_logic_cluster/lc_3/in_3

End 

Net : rx_shift_reg_15__N_319_cascade_
T_20_22_wire_logic_cluster/lc_0/ltout
T_20_22_wire_logic_cluster/lc_1/in_2

End 

Net : FT_OE_c
T_5_24_wire_logic_cluster/lc_5/out
T_3_24_sp4_h_l_7
T_0_24_span4_horz_31
T_0_24_span4_vert_t_13
T_0_28_lc_trk_g0_1
T_0_28_wire_io_cluster/io_1/D_OUT_0

T_5_24_wire_logic_cluster/lc_5/out
T_3_24_sp4_h_l_7
T_0_24_span4_horz_31
T_0_24_span4_vert_t_13
T_0_28_span4_vert_t_13
T_0_30_lc_trk_g1_1
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : tx_shift_reg_1
T_18_21_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g0_6
T_18_22_wire_logic_cluster/lc_2/in_0

End 

Net : n883_cascade_
T_19_22_wire_logic_cluster/lc_0/ltout
T_19_22_wire_logic_cluster/lc_1/in_2

End 

Net : spi0.n1429_cascade_
T_19_21_wire_logic_cluster/lc_2/ltout
T_19_21_wire_logic_cluster/lc_3/in_2

End 

Net : spi0.n492
T_20_23_wire_logic_cluster/lc_0/out
T_20_20_sp4_v_t_40
T_20_21_lc_trk_g3_0
T_20_21_input_2_7
T_20_21_wire_logic_cluster/lc_7/in_2

End 

Net : spi0.n493
T_20_23_wire_logic_cluster/lc_1/out
T_20_23_sp4_h_l_7
T_20_23_lc_trk_g0_2
T_20_23_input_2_0
T_20_23_wire_logic_cluster/lc_0/in_2

End 

Net : rx_shift_reg_5
T_21_22_wire_logic_cluster/lc_7/out
T_21_23_lc_trk_g0_7
T_21_23_wire_logic_cluster/lc_6/in_1

T_21_22_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g1_7
T_21_22_wire_logic_cluster/lc_3/in_3

End 

Net : tx_shift_reg_12
T_17_22_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_46
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_7/in_0

End 

Net : rx_shift_reg_3
T_21_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g0_0
T_21_22_wire_logic_cluster/lc_4/in_0

T_21_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g3_0
T_21_22_wire_logic_cluster/lc_6/in_1

End 

Net : rx_buf_byte_1
T_20_22_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g2_2
T_20_22_wire_logic_cluster/lc_2/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_20_18_sp4_v_t_41
T_17_18_sp4_h_l_10
T_17_18_lc_trk_g1_7
T_17_18_wire_logic_cluster/lc_2/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_20_18_sp4_v_t_41
T_17_18_sp4_h_l_10
T_17_18_lc_trk_g1_7
T_17_18_input_2_6
T_17_18_wire_logic_cluster/lc_6/in_2

T_20_22_wire_logic_cluster/lc_2/out
T_20_18_sp4_v_t_41
T_17_18_sp4_h_l_10
T_17_18_lc_trk_g1_7
T_17_18_wire_logic_cluster/lc_1/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_20_18_sp4_v_t_41
T_17_18_sp4_h_l_10
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_6/in_3

End 

Net : tx_shift_reg_6
T_18_22_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g0_0
T_18_22_wire_logic_cluster/lc_6/in_0

End 

Net : tx_shift_reg_5
T_18_22_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g0_4
T_18_22_wire_logic_cluster/lc_0/in_0

End 

Net : spi0.n499
T_20_23_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_37
T_17_21_sp4_h_l_6
T_19_21_lc_trk_g2_3
T_19_21_input_2_7
T_19_21_wire_logic_cluster/lc_7/in_2

End 

Net : tx_shift_reg_4
T_18_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g2_1
T_18_22_wire_logic_cluster/lc_4/in_1

End 

Net : tx_shift_reg_9
T_18_22_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g3_7
T_17_22_wire_logic_cluster/lc_7/in_1

End 

Net : rx_shift_reg_7
T_21_23_wire_logic_cluster/lc_1/out
T_21_23_lc_trk_g2_1
T_21_23_wire_logic_cluster/lc_4/in_1

T_21_23_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_4/in_0

End 

Net : tx_shift_reg_10
T_17_22_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g2_7
T_17_22_wire_logic_cluster/lc_6/in_1

End 

Net : tx_shift_reg_11
T_17_22_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g2_6
T_17_22_wire_logic_cluster/lc_1/in_1

End 

Net : rx_buf_byte_6
T_20_22_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g1_4
T_20_22_wire_logic_cluster/lc_4/in_1

T_20_22_wire_logic_cluster/lc_4/out
T_19_22_sp4_h_l_0
T_18_18_sp4_v_t_37
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_5/in_0

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp4_h_l_8
T_17_22_sp4_h_l_11
T_16_18_sp4_v_t_41
T_15_20_lc_trk_g1_4
T_15_20_wire_logic_cluster/lc_2/in_3

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp4_h_l_8
T_17_22_sp4_h_l_11
T_16_18_sp4_v_t_41
T_15_19_lc_trk_g3_1
T_15_19_wire_logic_cluster/lc_2/in_0

T_20_22_wire_logic_cluster/lc_4/out
T_19_22_sp4_h_l_0
T_15_22_sp4_h_l_0
T_14_18_sp4_v_t_37
T_14_19_lc_trk_g3_5
T_14_19_wire_logic_cluster/lc_3/in_3

End 

Net : rx_buf_byte_2
T_21_22_wire_logic_cluster/lc_4/out
T_21_22_lc_trk_g1_4
T_21_22_wire_logic_cluster/lc_4/in_1

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_18_20_sp4_h_l_6
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_7/in_0

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_18_20_sp4_h_l_6
T_14_20_sp4_h_l_9
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_3/in_3

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_18_20_sp4_h_l_6
T_14_20_sp4_h_l_9
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_5/in_3

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_18_20_sp4_h_l_6
T_14_20_sp4_h_l_9
T_16_20_lc_trk_g2_4
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

End 

Net : rx_buf_byte_3
T_20_22_wire_logic_cluster/lc_5/out
T_20_22_lc_trk_g1_5
T_20_22_wire_logic_cluster/lc_5/in_1

T_20_22_wire_logic_cluster/lc_5/out
T_20_21_sp4_v_t_42
T_17_21_sp4_h_l_1
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_4/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_2
T_18_18_sp4_v_t_39
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_3/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_21_sp4_v_t_42
T_17_21_sp4_h_l_1
T_16_17_sp4_v_t_36
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_7/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_21_sp4_v_t_42
T_17_21_sp4_h_l_1
T_16_17_sp4_v_t_36
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_5/in_0

End 

Net : rx_buf_byte_4
T_21_22_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g1_3
T_21_22_wire_logic_cluster/lc_3/in_1

T_21_22_wire_logic_cluster/lc_3/out
T_21_21_sp4_v_t_38
T_18_21_sp4_h_l_9
T_17_21_lc_trk_g1_1
T_17_21_wire_logic_cluster/lc_6/in_0

T_21_22_wire_logic_cluster/lc_3/out
T_21_21_sp4_v_t_38
T_18_21_sp4_h_l_9
T_17_17_sp4_v_t_44
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_2/in_1

T_21_22_wire_logic_cluster/lc_3/out
T_21_21_sp4_v_t_38
T_18_21_sp4_h_l_9
T_17_17_sp4_v_t_44
T_14_17_sp4_h_l_3
T_16_17_lc_trk_g3_6
T_16_17_wire_logic_cluster/lc_6/in_3

T_21_22_wire_logic_cluster/lc_3/out
T_21_21_sp4_v_t_38
T_18_21_sp4_h_l_9
T_17_17_sp4_v_t_44
T_14_17_sp4_h_l_3
T_16_17_lc_trk_g3_6
T_16_17_wire_logic_cluster/lc_4/in_3

End 

Net : rx_buf_byte_5
T_21_22_wire_logic_cluster/lc_5/out
T_21_22_lc_trk_g3_5
T_21_22_wire_logic_cluster/lc_5/in_1

T_21_22_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_47
T_18_18_sp4_h_l_4
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_5/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_47
T_18_18_sp4_h_l_4
T_17_18_sp4_v_t_41
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_3/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_47
T_18_18_sp4_h_l_4
T_14_18_sp4_h_l_4
T_16_18_lc_trk_g2_1
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

T_21_22_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_47
T_18_18_sp4_h_l_4
T_14_18_sp4_h_l_4
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_2/in_3

End 

Net : tx_shift_reg_13
T_18_21_wire_logic_cluster/lc_7/out
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_1/in_1

End 

Net : rx_buf_byte_7
T_21_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g3_2
T_21_22_wire_logic_cluster/lc_2/in_1

T_21_22_wire_logic_cluster/lc_2/out
T_19_22_sp4_h_l_1
T_18_18_sp4_v_t_36
T_18_20_lc_trk_g2_1
T_18_20_wire_logic_cluster/lc_4/in_3

T_21_22_wire_logic_cluster/lc_2/out
T_19_22_sp4_h_l_1
T_18_18_sp4_v_t_36
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_0/in_0

T_21_22_wire_logic_cluster/lc_2/out
T_21_22_sp4_h_l_9
T_17_22_sp4_h_l_0
T_16_18_sp4_v_t_37
T_16_19_lc_trk_g2_5
T_16_19_input_2_7
T_16_19_wire_logic_cluster/lc_7/in_2

T_21_22_wire_logic_cluster/lc_2/out
T_21_22_sp4_h_l_9
T_17_22_sp4_h_l_0
T_16_18_sp4_v_t_37
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_2/in_3

End 

Net : spi0.n498
T_19_21_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g1_7
T_19_21_input_2_6
T_19_21_wire_logic_cluster/lc_6/in_2

End 

Net : spi0.n488
T_20_21_wire_logic_cluster/lc_4/out
T_20_21_lc_trk_g3_4
T_20_21_input_2_3
T_20_21_wire_logic_cluster/lc_3/in_2

End 

Net : spi0.n502
T_20_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g0_0
T_20_21_input_2_2
T_20_21_wire_logic_cluster/lc_2/in_2

End 

Net : spi0.n489
T_20_21_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g1_5
T_20_21_input_2_4
T_20_21_wire_logic_cluster/lc_4/in_2

End 

Net : spi0.n490
T_20_21_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g1_6
T_20_21_input_2_5
T_20_21_wire_logic_cluster/lc_5/in_2

End 

Net : spi0.n491
T_20_21_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g3_7
T_20_21_input_2_6
T_20_21_wire_logic_cluster/lc_6/in_2

End 

Net : spi0.n487
T_20_21_wire_logic_cluster/lc_3/out
T_20_21_lc_trk_g1_3
T_20_21_input_2_0
T_20_21_wire_logic_cluster/lc_0/in_2

End 

Net : tx_shift_reg_2
T_18_22_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g3_2
T_17_22_input_2_5
T_17_22_wire_logic_cluster/lc_5/in_2

End 

Net : spi0.n494
T_20_23_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g3_2
T_20_23_input_2_1
T_20_23_wire_logic_cluster/lc_1/in_2

End 

Net : spi0.n495
T_20_23_wire_logic_cluster/lc_3/out
T_20_23_lc_trk_g3_3
T_20_23_input_2_2
T_20_23_wire_logic_cluster/lc_2/in_2

End 

Net : spi0.n497
T_19_21_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g1_6
T_19_21_input_2_5
T_19_21_wire_logic_cluster/lc_5/in_2

End 

Net : rx_shift_reg_6
T_21_23_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g2_6
T_21_23_wire_logic_cluster/lc_1/in_3

T_21_23_wire_logic_cluster/lc_6/out
T_21_22_lc_trk_g0_6
T_21_22_wire_logic_cluster/lc_5/in_3

End 

Net : rx_buf_byte_0
T_20_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g1_1
T_20_22_wire_logic_cluster/lc_1/in_3

T_20_22_wire_logic_cluster/lc_1/out
T_20_22_sp4_h_l_7
T_16_22_sp4_h_l_7
T_15_18_sp4_v_t_37
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_1/in_3

T_20_22_wire_logic_cluster/lc_1/out
T_20_22_sp4_h_l_7
T_19_18_sp4_v_t_37
T_19_14_sp4_v_t_38
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_1/in_3

T_20_22_wire_logic_cluster/lc_1/out
T_19_22_sp4_h_l_10
T_18_18_sp4_v_t_38
T_18_14_sp4_v_t_46
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_1/out
T_20_22_sp4_h_l_7
T_19_18_sp4_v_t_37
T_16_18_sp4_h_l_0
T_16_18_lc_trk_g0_5
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

End 

Net : rx_shift_reg_4
T_21_22_wire_logic_cluster/lc_6/out
T_21_22_lc_trk_g2_6
T_21_22_wire_logic_cluster/lc_7/in_3

T_21_22_wire_logic_cluster/lc_6/out
T_20_22_lc_trk_g2_6
T_20_22_wire_logic_cluster/lc_5/in_3

End 

Net : rx_shift_reg_0
T_18_23_wire_logic_cluster/lc_5/out
T_18_23_lc_trk_g2_5
T_18_23_wire_logic_cluster/lc_0/in_3

End 

Net : tx_shift_reg_8
T_18_22_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_7/in_3

End 

Net : tx_shift_reg_3
T_17_22_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g1_5
T_18_22_wire_logic_cluster/lc_1/in_3

End 

Net : tx_shift_reg_7
T_18_22_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g2_6
T_18_22_wire_logic_cluster/lc_5/in_3

End 

Net : spi0.CS_w
T_19_23_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g1_2
T_19_24_wire_logic_cluster/lc_6/in_3

End 

Net : rx_shift_reg_8
T_21_23_wire_logic_cluster/lc_4/out
T_21_22_lc_trk_g0_4
T_21_22_wire_logic_cluster/lc_2/in_0

End 

Net : tx_shift_reg_0
T_19_20_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g1_0
T_18_21_wire_logic_cluster/lc_6/in_3

End 

Net : GB_BUFFER_SLM_CLK_c_THRU_CO
T_28_18_wire_logic_cluster/lc_6/out
T_29_15_sp4_v_t_37
T_30_19_sp4_h_l_6
T_33_19_lc_trk_g0_3
T_33_19_wire_io_cluster/io_1/D_OUT_0

End 

Net : GB_BUFFER_pll_clk_unbuf_THRU_CO
T_13_13_wire_logic_cluster/lc_6/out
T_13_7_sp12_v_t_23
T_2_19_sp12_h_l_0
T_0_19_span4_horz_1
T_0_15_span4_vert_t_12
T_0_17_lc_trk_g1_0
T_0_17_wire_gbuf/in

End 

Net : ICE_SYSCLK_c
T_33_16_wire_io_cluster/io_1/D_IN_0
T_27_16_sp12_h_l_0
T_26_4_sp12_v_t_23
T_15_4_sp12_h_l_0
T_14_4_sp4_h_l_1
T_13_0_span4_vert_43
T_13_0_lc_trk_g0_3
T_16_0_wire_pll/REFERENCECLK

End 

Net : RESET_c
T_13_26_wire_logic_cluster/lc_3/out
T_7_26_sp12_h_l_1
T_6_26_sp12_v_t_22
T_6_29_sp4_v_t_42
T_2_33_span4_horz_r_1
T_4_33_lc_trk_g0_1
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : SDAT_c
T_16_22_wire_logic_cluster/lc_0/out
T_16_18_sp12_v_t_23
T_5_30_sp12_h_l_0
T_4_30_sp12_v_t_23
T_4_33_lc_trk_g1_3
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEN_c
T_19_24_wire_logic_cluster/lc_6/out
T_20_24_lc_trk_g0_6
T_20_24_wire_logic_cluster/lc_6/in_0

T_19_24_wire_logic_cluster/lc_6/out
T_18_24_sp12_h_l_0
T_6_24_sp12_h_l_0
T_5_24_sp12_v_t_23
T_5_33_lc_trk_g1_7
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : SLM_CLK_c
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_18_glb2local_0
T_28_18_lc_trk_g0_4
T_28_18_wire_logic_cluster/lc_6/in_0

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_27_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_33_4_wire_io_cluster/io_0/outclk

End 

Net : UART_RX_c
T_33_4_wire_io_cluster/io_1/D_IN_0
T_33_4_span4_horz_4
T_32_4_sp4_v_t_47
T_29_8_sp4_h_l_3
T_28_8_sp4_v_t_38
T_27_10_lc_trk_g1_3
T_27_10_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_14_12_0_
Net : bfn_14_13_0_
Net : bfn_17_14_0_
Net : bfn_18_11_0_
Net : bfn_18_12_0_
Net : bfn_24_6_0_
Net : bfn_24_7_0_
Net : bfn_24_8_0_
Net : bfn_24_9_0_
T_28_15_wire_logic_cluster/carry_in_mux/cout
T_28_15_wire_logic_cluster/lc_0/in_3

End 

Net : even_byte_flag
T_26_16_wire_logic_cluster/lc_0/out
T_26_16_lc_trk_g1_0
T_26_16_wire_logic_cluster/lc_0/in_3

T_26_16_wire_logic_cluster/lc_0/out
T_26_15_lc_trk_g1_0
T_26_15_wire_logic_cluster/lc_3/in_0

End 

Net : fifo_read_cmd
T_15_15_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_6/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_5/in_0

T_15_15_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_47
T_15_17_lc_trk_g0_2
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

T_15_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_46
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_7/in_3

T_15_15_wire_logic_cluster/lc_1/out
T_15_12_sp12_v_t_22
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_5/in_0

T_15_15_wire_logic_cluster/lc_1/out
T_15_12_sp12_v_t_22
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_3/in_0

T_15_15_wire_logic_cluster/lc_1/out
T_16_15_sp4_h_l_2
T_19_15_sp4_v_t_39
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_2/in_0

End 

Net : fifo_temp_output_0
T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_7/in_3

T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_4/in_0

End 

Net : fifo_temp_output_1
T_17_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g0_2
T_17_19_input_2_2
T_17_19_wire_logic_cluster/lc_2/in_2

T_17_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_1
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_temp_output_2
T_13_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_3/in_3

T_13_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_7/in_1

End 

Net : fifo_temp_output_3
T_14_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g0_0
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

T_14_21_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_37
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_7/in_1

End 

Net : fifo_temp_output_4
T_14_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_2/in_3

T_14_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g2_4
T_14_21_input_2_4
T_14_21_wire_logic_cluster/lc_4/in_2

End 

Net : fifo_temp_output_5
T_13_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g0_4
T_13_20_input_2_4
T_13_20_wire_logic_cluster/lc_4/in_2

T_13_20_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g3_4
T_14_21_wire_logic_cluster/lc_5/in_0

End 

Net : fifo_temp_output_6
T_14_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_6/in_0

T_14_21_wire_logic_cluster/lc_6/out
T_14_21_sp4_h_l_1
T_17_17_sp4_v_t_42
T_16_20_lc_trk_g3_2
T_16_20_wire_logic_cluster/lc_1/in_0

End 

Net : fifo_temp_output_7
T_15_20_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_16_19_sp4_v_t_45
T_16_15_sp4_v_t_45
T_16_16_lc_trk_g3_5
T_16_16_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_write_cmd
T_19_18_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_6/in_3

T_19_18_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g3_0
T_18_17_wire_logic_cluster/lc_0/in_3

T_19_18_wire_logic_cluster/lc_0/out
T_16_18_sp12_h_l_0
T_16_18_lc_trk_g1_3
T_16_18_wire_logic_cluster/lc_1/in_3

T_19_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_8
T_17_14_sp4_v_t_36
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_16_18_sp12_h_l_0
T_15_6_sp12_v_t_23
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_1/in_3

T_19_18_wire_logic_cluster/lc_0/out
T_16_18_sp12_h_l_0
T_15_6_sp12_v_t_23
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_3/in_1

End 

Net : is_fifo_empty_flag
T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g2_3
T_16_17_input_2_7
T_16_17_wire_logic_cluster/lc_7/in_2

T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g2_3
T_15_17_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g3_3
T_15_16_input_2_6
T_15_16_wire_logic_cluster/lc_6/in_2

T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_3/in_3

End 

Net : is_tx_fifo_full_flag
T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_0/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_6/in_1

T_19_18_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_17_18_sp4_h_l_5
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_4/out
T_17_18_sp4_h_l_5
T_16_14_sp4_v_t_40
T_15_17_lc_trk_g3_0
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_19_18_wire_logic_cluster/lc_4/out
T_17_18_sp4_h_l_5
T_16_14_sp4_v_t_40
T_15_17_lc_trk_g3_0
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

End 

Net : mem_LUT_data_raw_r_0
T_15_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_47
T_14_19_lc_trk_g3_7
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

End 

Net : mem_LUT_data_raw_r_1
T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_38
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_2/in_3

End 

Net : mem_LUT_data_raw_r_2
T_14_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_7/in_3

End 

Net : mem_LUT_data_raw_r_3
T_16_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_6
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_0/in_0

End 

Net : mem_LUT_data_raw_r_4
T_15_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_4/in_0

End 

Net : mem_LUT_data_raw_r_5
T_15_18_wire_logic_cluster/lc_7/out
T_15_18_sp4_h_l_3
T_14_18_sp4_v_t_44
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_4/in_0

End 

Net : mem_LUT_data_raw_r_6
T_14_20_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g1_7
T_14_21_input_2_6
T_14_21_wire_logic_cluster/lc_6/in_2

End 

Net : mem_LUT_data_raw_r_7
T_16_21_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_6/in_1

End 

Net : mem_LUT_mem_1_0
T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_1/in_3

End 

Net : mem_LUT_mem_1_1
T_17_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_2/in_3

T_17_18_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_44
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_3/in_0

End 

Net : mem_LUT_mem_1_2
T_17_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_7/in_3

T_17_20_wire_logic_cluster/lc_7/out
T_15_20_sp12_h_l_1
T_14_20_lc_trk_g0_1
T_14_20_wire_logic_cluster/lc_1/in_0

End 

Net : mem_LUT_mem_1_3
T_17_21_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g2_4
T_17_21_wire_logic_cluster/lc_4/in_0

T_17_21_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g3_4
T_16_21_input_2_7
T_16_21_wire_logic_cluster/lc_7/in_2

End 

Net : mem_LUT_mem_1_4
T_17_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g3_6
T_17_21_wire_logic_cluster/lc_6/in_3

T_17_21_wire_logic_cluster/lc_6/out
T_16_21_sp4_h_l_4
T_15_21_lc_trk_g0_4
T_15_21_wire_logic_cluster/lc_5/in_3

End 

Net : mem_LUT_mem_1_5
T_17_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_5/in_1

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_7/in_3

End 

Net : mem_LUT_mem_1_6
T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_3/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g0_3
T_14_20_input_2_7
T_14_20_wire_logic_cluster/lc_7/in_2

End 

Net : mem_LUT_mem_1_7
T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_4/in_0

T_18_20_wire_logic_cluster/lc_4/out
T_17_20_sp4_h_l_0
T_16_20_sp4_v_t_43
T_16_21_lc_trk_g2_3
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

End 

Net : mem_LUT_mem_3_0
T_18_17_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g0_1
T_18_17_wire_logic_cluster/lc_1/in_0

T_18_17_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g0_1
T_18_17_input_2_7
T_18_17_wire_logic_cluster/lc_7/in_2

End 

Net : mem_LUT_mem_3_1
T_16_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_6/in_0

T_16_18_wire_logic_cluster/lc_6/out
T_17_16_sp4_v_t_40
T_17_17_lc_trk_g3_0
T_17_17_input_2_7
T_17_17_wire_logic_cluster/lc_7/in_2

End 

Net : mem_LUT_mem_3_2
T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g2_5
T_16_20_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_7/in_3

End 

Net : mem_LUT_mem_3_3
T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_3/in_1

T_17_20_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_4/in_3

End 

Net : mem_LUT_mem_3_4
T_16_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_0
T_16_17_lc_trk_g2_0
T_16_17_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_0
T_16_17_lc_trk_g2_0
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

End 

Net : mem_LUT_mem_3_5
T_16_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_0/in_3

End 

Net : mem_LUT_mem_3_6
T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_5/out
T_16_19_sp4_h_l_2
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_1/in_3

End 

Net : mem_LUT_mem_3_7
T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_2/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_6/in_0

End 

Net : n1
T_19_18_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g0_1
T_19_17_wire_logic_cluster/lc_4/in_1

End 

Net : n10
T_28_13_wire_logic_cluster/lc_7/out
T_28_13_lc_trk_g3_7
T_28_13_wire_logic_cluster/lc_7/in_1

End 

Net : n11
T_28_13_wire_logic_cluster/lc_6/out
T_28_13_lc_trk_g1_6
T_28_13_wire_logic_cluster/lc_6/in_1

End 

Net : n12
T_28_13_wire_logic_cluster/lc_5/out
T_28_13_lc_trk_g1_5
T_28_13_wire_logic_cluster/lc_5/in_1

End 

Net : n13
T_28_13_wire_logic_cluster/lc_4/out
T_28_13_lc_trk_g3_4
T_28_13_wire_logic_cluster/lc_4/in_1

End 

Net : n14
T_28_13_wire_logic_cluster/lc_3/out
T_28_13_lc_trk_g1_3
T_28_13_wire_logic_cluster/lc_3/in_1

End 

Net : n15
T_28_13_wire_logic_cluster/lc_2/out
T_28_13_lc_trk_g1_2
T_28_13_wire_logic_cluster/lc_2/in_1

End 

Net : n15_adj_509_cascade_
T_19_18_wire_logic_cluster/lc_3/ltout
T_19_18_wire_logic_cluster/lc_4/in_2

End 

Net : n16
T_28_13_wire_logic_cluster/lc_1/out
T_28_13_lc_trk_g3_1
T_28_13_wire_logic_cluster/lc_1/in_1

End 

Net : n1636
T_14_16_wire_logic_cluster/lc_4/out
T_15_16_sp12_h_l_0
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_40
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_7/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_41
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_40
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_15_16_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_15_16_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_15_16_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_16_sp4_v_t_45
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_3/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_15_16_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_16_sp4_v_t_45
T_15_20_sp4_h_l_2
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_1/in_3

End 

Net : n17
T_28_13_wire_logic_cluster/lc_0/out
T_28_13_lc_trk_g3_0
T_28_13_wire_logic_cluster/lc_0/in_1

End 

Net : n1747
T_23_19_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g2_0
T_23_19_input_2_6
T_23_19_wire_logic_cluster/lc_6/in_2

End 

Net : n1747_cascade_
T_23_19_wire_logic_cluster/lc_0/ltout
T_23_19_wire_logic_cluster/lc_1/in_2

End 

Net : n1750
T_24_17_wire_logic_cluster/lc_0/out
T_24_17_lc_trk_g1_0
T_24_17_wire_logic_cluster/lc_2/in_3

T_24_17_wire_logic_cluster/lc_0/out
T_24_18_lc_trk_g1_0
T_24_18_wire_logic_cluster/lc_4/in_3

T_24_17_wire_logic_cluster/lc_0/out
T_24_15_sp4_v_t_45
T_24_19_lc_trk_g1_0
T_24_19_input_2_1
T_24_19_wire_logic_cluster/lc_1/in_2

End 

Net : n1754
T_23_19_wire_logic_cluster/lc_2/out
T_24_19_lc_trk_g0_2
T_24_19_wire_logic_cluster/lc_7/in_3

T_23_19_wire_logic_cluster/lc_2/out
T_24_19_lc_trk_g0_2
T_24_19_wire_logic_cluster/lc_3/in_3

End 

Net : n1754_cascade_
T_23_19_wire_logic_cluster/lc_2/ltout
T_23_19_wire_logic_cluster/lc_3/in_2

End 

Net : n1764_cascade_
T_23_15_wire_logic_cluster/lc_6/ltout
T_23_15_wire_logic_cluster/lc_7/in_2

End 

Net : n1795
T_15_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_2
T_13_20_lc_trk_g1_2
T_13_20_wire_logic_cluster/lc_7/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_2
T_13_20_lc_trk_g1_2
T_13_20_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_0/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_2
T_17_16_sp4_v_t_39
T_17_19_lc_trk_g0_7
T_17_19_wire_logic_cluster/lc_2/in_1

End 

Net : n1795_cascade_
T_15_20_wire_logic_cluster/lc_5/ltout
T_15_20_wire_logic_cluster/lc_6/in_2

End 

Net : n18
T_28_12_wire_logic_cluster/lc_7/out
T_28_12_lc_trk_g3_7
T_28_12_wire_logic_cluster/lc_7/in_1

End 

Net : n1819
T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_2/in_3

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_sp4_h_l_5
T_13_12_sp4_v_t_47
T_13_16_lc_trk_g0_2
T_13_16_wire_logic_cluster/lc_5/cen

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_sp4_h_l_5
T_13_12_sp4_v_t_47
T_13_16_lc_trk_g0_2
T_13_16_wire_logic_cluster/lc_5/cen

End 

Net : n1819_cascade_
T_14_16_wire_logic_cluster/lc_0/ltout
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : n1898
T_14_16_wire_logic_cluster/lc_1/out
T_10_16_sp12_h_l_1
T_14_16_sp4_h_l_4
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_1/out
T_10_16_sp12_h_l_1
T_14_16_sp4_h_l_4
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_5/s_r

End 

Net : n1898_cascade_
T_14_16_wire_logic_cluster/lc_1/ltout
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : n19
T_28_12_wire_logic_cluster/lc_6/out
T_28_12_lc_trk_g1_6
T_28_12_wire_logic_cluster/lc_6/in_1

End 

Net : n1_cascade_
T_19_18_wire_logic_cluster/lc_1/ltout
T_19_18_wire_logic_cluster/lc_2/in_2

End 

Net : n2
T_18_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_8
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_4/in_1

T_18_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_8
T_16_17_sp4_v_t_45
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_6/in_1

T_18_17_wire_logic_cluster/lc_0/out
T_18_15_sp4_v_t_45
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_5/in_1

T_18_17_wire_logic_cluster/lc_0/out
T_18_15_sp4_v_t_45
T_18_19_sp4_v_t_46
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_3/in_0

T_18_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_8
T_16_17_sp4_v_t_45
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_3/in_0

T_18_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_8
T_16_17_sp4_v_t_45
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_2/in_1

T_18_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_8
T_16_17_sp4_v_t_45
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/in_1

End 

Net : n20
T_28_12_wire_logic_cluster/lc_5/out
T_28_12_lc_trk_g1_5
T_28_12_wire_logic_cluster/lc_5/in_1

End 

Net : n21
T_28_12_wire_logic_cluster/lc_4/out
T_28_12_lc_trk_g3_4
T_28_12_wire_logic_cluster/lc_4/in_1

End 

Net : n22
T_28_12_wire_logic_cluster/lc_3/out
T_28_12_lc_trk_g1_3
T_28_12_wire_logic_cluster/lc_3/in_1

End 

Net : n23
T_28_12_wire_logic_cluster/lc_2/out
T_28_12_lc_trk_g1_2
T_28_12_wire_logic_cluster/lc_2/in_1

End 

Net : n24
T_28_12_wire_logic_cluster/lc_1/out
T_28_12_lc_trk_g3_1
T_28_12_wire_logic_cluster/lc_1/in_1

End 

Net : n24_adj_510_cascade_
T_16_17_wire_logic_cluster/lc_2/ltout
T_16_17_wire_logic_cluster/lc_3/in_2

End 

Net : n25
T_28_12_wire_logic_cluster/lc_0/out
T_28_12_lc_trk_g3_0
T_28_12_wire_logic_cluster/lc_0/in_1

End 

Net : n2540
T_24_18_wire_logic_cluster/lc_0/out
T_24_16_sp4_v_t_45
T_24_17_lc_trk_g2_5
T_24_17_wire_logic_cluster/lc_3/in_0

T_24_18_wire_logic_cluster/lc_0/out
T_24_17_lc_trk_g0_0
T_24_17_wire_logic_cluster/lc_6/in_0

T_24_18_wire_logic_cluster/lc_0/out
T_24_15_sp4_v_t_40
T_24_16_lc_trk_g3_0
T_24_16_wire_logic_cluster/lc_5/in_0

End 

Net : n2938
Net : n2939
Net : n2940
Net : n2941
Net : n2942
Net : n2943
Net : n2944
Net : n2946
Net : n2947
Net : n2948
Net : n2949
Net : n2950
Net : n2951
Net : n2952
Net : n2954
Net : n2955
Net : n2956
Net : n2957
Net : n2958
Net : n2959
Net : n2960
Net : n2968
T_19_17_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_4/in_0

End 

Net : n2_adj_503
T_28_14_wire_logic_cluster/lc_7/out
T_28_14_lc_trk_g3_7
T_28_14_wire_logic_cluster/lc_7/in_1

End 

Net : n2_adj_505_cascade_
T_14_24_wire_logic_cluster/lc_4/ltout
T_14_24_wire_logic_cluster/lc_5/in_2

End 

Net : n2_cascade_
T_18_17_wire_logic_cluster/lc_0/ltout
T_18_17_wire_logic_cluster/lc_1/in_2

End 

Net : n3
T_28_14_wire_logic_cluster/lc_6/out
T_28_14_lc_trk_g1_6
T_28_14_wire_logic_cluster/lc_6/in_1

End 

Net : n3275_cascade_
T_19_18_wire_logic_cluster/lc_2/ltout
T_19_18_wire_logic_cluster/lc_3/in_2

End 

Net : n3289
T_17_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_3/in_3

End 

Net : n3293
T_24_17_wire_logic_cluster/lc_5/out
T_24_13_sp4_v_t_47
T_24_17_sp4_v_t_43
T_23_18_lc_trk_g3_3
T_23_18_wire_logic_cluster/lc_0/cen

T_24_17_wire_logic_cluster/lc_5/out
T_24_13_sp4_v_t_47
T_24_17_sp4_v_t_43
T_23_18_lc_trk_g3_3
T_23_18_wire_logic_cluster/lc_0/cen

End 

Net : n3293_cascade_
T_24_17_wire_logic_cluster/lc_5/ltout
T_24_17_wire_logic_cluster/lc_6/in_2

End 

Net : n32_cascade_
T_16_17_wire_logic_cluster/lc_1/ltout
T_16_17_wire_logic_cluster/lc_2/in_2

End 

Net : n3448_cascade_
T_17_17_wire_logic_cluster/lc_5/ltout
T_17_17_wire_logic_cluster/lc_6/in_2

End 

Net : n4_adj_494
T_15_17_wire_logic_cluster/lc_1/out
T_16_17_sp4_h_l_2
T_15_17_sp4_v_t_39
T_15_20_lc_trk_g1_7
T_15_20_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_14_17_sp4_h_l_10
T_17_17_sp4_v_t_47
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_14_17_sp4_h_l_10
T_17_17_sp4_v_t_47
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_1/out
T_16_17_sp4_h_l_2
T_15_17_sp4_v_t_39
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_14_17_sp4_h_l_10
T_17_17_sp4_v_t_47
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_14_17_sp4_h_l_10
T_17_17_sp4_v_t_47
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_14_17_sp4_h_l_10
T_17_17_sp4_v_t_47
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_6/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_16_17_sp4_h_l_2
T_19_17_sp4_v_t_39
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : n4_adj_500
T_24_19_wire_logic_cluster/lc_6/out
T_24_19_lc_trk_g2_6
T_24_19_wire_logic_cluster/lc_1/in_3

End 

Net : n4_adj_500_cascade_
T_24_19_wire_logic_cluster/lc_6/ltout
T_24_19_wire_logic_cluster/lc_7/in_2

End 

Net : n4_adj_502
T_28_14_wire_logic_cluster/lc_5/out
T_28_14_lc_trk_g1_5
T_28_14_wire_logic_cluster/lc_5/in_1

End 

Net : n4_adj_504
T_24_17_wire_logic_cluster/lc_1/out
T_24_15_sp4_v_t_47
T_23_19_lc_trk_g2_2
T_23_19_wire_logic_cluster/lc_3/in_3

End 

Net : n4_adj_504_cascade_
T_24_17_wire_logic_cluster/lc_1/ltout
T_24_17_wire_logic_cluster/lc_2/in_2

End 

Net : n4_adj_506
T_24_19_wire_logic_cluster/lc_2/out
T_24_18_lc_trk_g0_2
T_24_18_input_2_4
T_24_18_wire_logic_cluster/lc_4/in_2

End 

Net : n4_adj_506_cascade_
T_24_19_wire_logic_cluster/lc_2/ltout
T_24_19_wire_logic_cluster/lc_3/in_2

End 

Net : n4_adj_511
T_16_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_3/in_0

End 

Net : n4_cascade_
T_15_16_wire_logic_cluster/lc_3/ltout
T_15_16_wire_logic_cluster/lc_4/in_2

End 

Net : n5
T_28_14_wire_logic_cluster/lc_4/out
T_28_14_lc_trk_g3_4
T_28_14_wire_logic_cluster/lc_4/in_1

End 

Net : n5_adj_507
T_20_23_wire_logic_cluster/lc_6/out
T_20_24_lc_trk_g1_6
T_20_24_wire_logic_cluster/lc_6/in_3

T_20_23_wire_logic_cluster/lc_6/out
T_21_22_sp4_v_t_45
T_21_18_sp4_v_t_45
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_7/in_3

End 

Net : n6
T_28_14_wire_logic_cluster/lc_3/out
T_28_14_lc_trk_g1_3
T_28_14_wire_logic_cluster/lc_3/in_1

End 

Net : n7
T_28_14_wire_logic_cluster/lc_2/out
T_28_14_lc_trk_g1_2
T_28_14_wire_logic_cluster/lc_2/in_1

End 

Net : CONSTANT_ONE_NET
T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_41
T_11_33_lc_trk_g0_1
T_11_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_7_33_span4_horz_r_2
T_8_33_lc_trk_g0_6
T_8_33_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_7_33_span4_horz_r_2
T_8_33_lc_trk_g1_6
T_8_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_7_33_span4_horz_r_2
T_7_33_lc_trk_g0_2
T_7_33_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_7_33_span4_horz_r_2
T_7_33_lc_trk_g1_2
T_7_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_7_33_span4_horz_r_2
T_3_33_span4_horz_r_2
T_6_33_lc_trk_g1_6
T_6_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_16_33_lc_trk_g1_6
T_16_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_17_33_lc_trk_g0_2
T_17_33_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_40
T_21_20_lc_trk_g1_0
T_21_20_input_2_1
T_21_20_wire_logic_cluster/lc_1/in_2

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_40
T_21_20_lc_trk_g1_0
T_21_20_wire_logic_cluster/lc_2/in_1

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_40
T_21_20_lc_trk_g1_0
T_21_20_input_2_3
T_21_20_wire_logic_cluster/lc_3/in_2

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_40
T_21_20_lc_trk_g1_0
T_21_20_wire_logic_cluster/lc_4/in_1

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_40
T_21_20_lc_trk_g1_0
T_21_20_input_2_5
T_21_20_wire_logic_cluster/lc_5/in_2

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_30_sp4_v_t_37
T_19_33_lc_trk_g0_5
T_19_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_20_33_lc_trk_g0_6
T_20_33_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_20_33_lc_trk_g1_6
T_20_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_25_33_lc_trk_g0_2
T_25_33_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_26_33_lc_trk_g0_6
T_26_33_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_26_33_lc_trk_g1_6
T_26_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_27_30_sp4_v_t_37
T_27_33_lc_trk_g1_5
T_27_33_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_22_25_sp4_h_l_0
T_26_25_sp4_h_l_3
T_30_25_sp4_h_l_6
T_33_21_span4_vert_t_15
T_33_23_lc_trk_g0_3
T_33_23_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_22_25_sp4_h_l_0
T_26_25_sp4_h_l_3
T_30_25_sp4_h_l_6
T_33_25_span4_vert_t_15
T_33_27_lc_trk_g0_3
T_33_27_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_27_33_span4_horz_r_2
T_28_33_lc_trk_g1_6
T_28_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_22_25_sp4_h_l_0
T_26_25_sp4_h_l_3
T_30_25_sp4_h_l_6
T_33_25_span4_vert_t_15
T_33_28_lc_trk_g1_7
T_33_28_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_27_33_span4_horz_r_2
T_29_33_lc_trk_g0_2
T_29_33_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_27_33_span4_horz_r_2
T_29_33_lc_trk_g1_2
T_29_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_22_25_sp4_h_l_0
T_26_25_sp4_h_l_3
T_29_21_sp4_v_t_38
T_30_21_sp4_h_l_3
T_33_21_lc_trk_g0_6
T_33_21_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_22_25_sp4_h_l_0
T_26_25_sp4_h_l_3
T_29_21_sp4_v_t_38
T_30_21_sp4_h_l_3
T_33_21_lc_trk_g1_6
T_33_21_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_22_25_sp4_h_l_0
T_26_25_sp4_h_l_3
T_30_25_sp4_h_l_6
T_33_25_span4_vert_t_15
T_33_29_lc_trk_g0_3
T_33_29_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_27_33_span4_horz_r_2
T_30_33_lc_trk_g0_6
T_30_33_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_27_33_span4_horz_r_2
T_30_33_lc_trk_g1_6
T_30_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_22_25_sp4_h_l_0
T_26_25_sp4_h_l_3
T_30_25_sp4_h_l_6
T_33_21_span4_vert_t_15
T_33_17_span4_vert_t_15
T_33_20_lc_trk_g0_7
T_33_20_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_22_25_sp4_h_l_0
T_26_25_sp4_h_l_3
T_30_25_sp4_h_l_6
T_33_25_span4_vert_t_15
T_32_33_span4_horz_r_3
T_33_30_lc_trk_g1_7
T_33_30_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_22_25_sp4_h_l_0
T_26_25_sp4_h_l_3
T_30_25_sp4_h_l_6
T_33_25_span4_vert_t_15
T_32_33_span4_horz_r_3
T_33_30_lc_trk_g0_7
T_33_30_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_27_33_span4_horz_r_2
T_31_30_sp4_v_t_37
T_31_33_lc_trk_g1_5
T_31_33_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_41
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_37
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_27_33_span4_horz_r_2
T_31_30_sp4_v_t_37
T_31_33_lc_trk_g0_5
T_31_33_wire_io_cluster/io_1/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_18_25_sp4_h_l_9
T_22_25_sp4_h_l_0
T_26_25_sp4_h_l_3
T_30_25_sp4_h_l_6
T_33_25_span4_vert_t_15
T_32_33_span4_horz_r_3
T_33_31_lc_trk_g1_3
T_33_31_wire_io_cluster/io_0/D_OUT_0

T_10_25_wire_logic_cluster/lc_4/out
T_10_17_sp12_v_t_23
T_11_17_sp12_h_l_0
T_22_5_sp12_v_t_23
T_22_3_sp4_v_t_47
T_22_0_span4_vert_25
T_18_0_span4_horz_r_0
T_20_0_lc_trk_g1_0
T_16_0_wire_pll/RESET

End 

Net : n8_adj_501
T_28_14_wire_logic_cluster/lc_1/out
T_28_14_lc_trk_g3_1
T_28_14_wire_logic_cluster/lc_1/in_1

End 

Net : n9
T_28_14_wire_logic_cluster/lc_0/out
T_28_14_lc_trk_g3_0
T_28_14_wire_logic_cluster/lc_0/in_1

End 

Net : pc_data_rx_0
T_24_19_wire_logic_cluster/lc_1/out
T_24_19_lc_trk_g3_1
T_24_19_wire_logic_cluster/lc_1/in_1

T_24_19_wire_logic_cluster/lc_1/out
T_24_16_sp4_v_t_42
T_21_20_sp4_h_l_0
T_20_20_lc_trk_g1_0
T_20_20_wire_logic_cluster/lc_0/in_3

End 

Net : pc_data_rx_1
T_24_19_wire_logic_cluster/lc_7/out
T_24_19_lc_trk_g3_7
T_24_19_wire_logic_cluster/lc_7/in_1

T_24_19_wire_logic_cluster/lc_7/out
T_23_19_sp4_h_l_6
T_22_19_sp4_v_t_37
T_21_21_lc_trk_g1_0
T_21_21_wire_logic_cluster/lc_0/in_3

End 

Net : pc_data_rx_2
T_24_17_wire_logic_cluster/lc_2/out
T_24_17_lc_trk_g2_2
T_24_17_wire_logic_cluster/lc_2/in_0

T_24_17_wire_logic_cluster/lc_2/out
T_24_17_sp4_h_l_9
T_23_17_sp4_v_t_38
T_23_21_sp4_v_t_46
T_22_22_lc_trk_g3_6
T_22_22_wire_logic_cluster/lc_2/in_3

End 

Net : pc_data_rx_3
T_23_19_wire_logic_cluster/lc_3/out
T_23_19_lc_trk_g1_3
T_23_19_wire_logic_cluster/lc_3/in_1

T_23_19_wire_logic_cluster/lc_3/out
T_17_19_sp12_h_l_1
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_3/in_0

End 

Net : pc_data_rx_4
T_24_18_wire_logic_cluster/lc_4/out
T_24_18_lc_trk_g1_4
T_24_18_wire_logic_cluster/lc_4/in_1

T_24_18_wire_logic_cluster/lc_4/out
T_22_18_sp4_h_l_5
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_0/in_0

End 

Net : pc_data_rx_5
T_24_19_wire_logic_cluster/lc_3/out
T_24_19_lc_trk_g1_3
T_24_19_wire_logic_cluster/lc_3/in_1

T_24_19_wire_logic_cluster/lc_3/out
T_24_19_sp4_h_l_11
T_23_19_sp4_v_t_40
T_22_20_lc_trk_g3_0
T_22_20_wire_logic_cluster/lc_5/in_0

End 

Net : pc_data_rx_6
T_23_19_wire_logic_cluster/lc_1/out
T_23_19_lc_trk_g3_1
T_23_19_wire_logic_cluster/lc_1/in_1

T_23_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_10
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_2/in_0

End 

Net : pc_data_rx_7
T_23_19_wire_logic_cluster/lc_6/out
T_23_19_lc_trk_g2_6
T_23_19_wire_logic_cluster/lc_6/in_0

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_23_21_lc_trk_g1_4
T_23_21_wire_logic_cluster/lc_0/in_3

End 

Net : pc_rx.n1715
T_23_17_wire_logic_cluster/lc_2/out
T_24_17_lc_trk_g0_2
T_24_17_wire_logic_cluster/lc_0/in_0

T_23_17_wire_logic_cluster/lc_2/out
T_23_15_sp12_v_t_23
T_23_19_lc_trk_g3_0
T_23_19_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_2/out
T_23_15_sp12_v_t_23
T_23_19_lc_trk_g3_0
T_23_19_wire_logic_cluster/lc_0/in_3

End 

Net : pc_rx.n1815
T_23_17_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_44
T_21_17_sp4_h_l_2
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_23_17_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_44
T_21_17_sp4_h_l_2
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_23_17_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_44
T_21_17_sp4_h_l_2
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_23_17_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_44
T_21_17_sp4_h_l_2
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_23_17_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_44
T_21_17_sp4_h_l_2
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_23_17_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_44
T_21_17_sp4_h_l_2
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_23_17_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_44
T_21_17_sp4_h_l_2
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_23_17_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_44
T_21_17_sp4_h_l_2
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_23_17_wire_logic_cluster/lc_4/out
T_23_16_sp4_v_t_40
T_24_16_sp4_h_l_10
T_23_16_sp4_v_t_47
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/cen

T_23_17_wire_logic_cluster/lc_4/out
T_23_16_sp4_v_t_40
T_24_16_sp4_h_l_10
T_23_16_sp4_v_t_47
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/cen

End 

Net : pc_rx.n1900
T_24_17_wire_logic_cluster/lc_4/out
T_23_18_lc_trk_g0_4
T_23_18_wire_logic_cluster/lc_5/s_r

T_24_17_wire_logic_cluster/lc_4/out
T_23_18_lc_trk_g0_4
T_23_18_wire_logic_cluster/lc_5/s_r

End 

Net : pc_rx.n1910
T_23_16_wire_logic_cluster/lc_3/out
T_23_7_sp12_v_t_22
T_23_16_sp4_v_t_36
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_5/s_r

T_23_16_wire_logic_cluster/lc_3/out
T_23_7_sp12_v_t_22
T_23_16_sp4_v_t_36
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_5/s_r

T_23_16_wire_logic_cluster/lc_3/out
T_23_7_sp12_v_t_22
T_23_16_sp4_v_t_36
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_5/s_r

T_23_16_wire_logic_cluster/lc_3/out
T_23_7_sp12_v_t_22
T_23_16_sp4_v_t_36
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_5/s_r

T_23_16_wire_logic_cluster/lc_3/out
T_23_7_sp12_v_t_22
T_23_16_sp4_v_t_36
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_5/s_r

T_23_16_wire_logic_cluster/lc_3/out
T_23_7_sp12_v_t_22
T_23_16_sp4_v_t_36
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_5/s_r

T_23_16_wire_logic_cluster/lc_3/out
T_23_7_sp12_v_t_22
T_23_16_sp4_v_t_36
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_5/s_r

T_23_16_wire_logic_cluster/lc_3/out
T_23_7_sp12_v_t_22
T_23_16_sp4_v_t_36
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_5/s_r

T_23_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_11
T_22_16_sp4_v_t_40
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/s_r

T_23_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_11
T_22_16_sp4_v_t_40
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/s_r

End 

Net : pc_rx.n1_cascade_
T_24_15_wire_logic_cluster/lc_3/ltout
T_24_15_wire_logic_cluster/lc_4/in_2

End 

Net : pc_rx.n2558_cascade_
T_22_16_wire_logic_cluster/lc_6/ltout
T_22_16_wire_logic_cluster/lc_7/in_2

End 

Net : pc_rx.n2578
T_24_16_wire_logic_cluster/lc_5/out
T_24_15_lc_trk_g1_5
T_24_15_wire_logic_cluster/lc_4/in_0

End 

Net : pc_rx.n2920
Net : pc_rx.n2921
Net : pc_rx.n2922
Net : pc_rx.n2923
Net : pc_rx.n2924
Net : pc_rx.n2925
Net : pc_rx.n2926
Net : pc_rx.n2928
T_22_18_wire_logic_cluster/lc_0/cout
T_22_18_wire_logic_cluster/lc_1/in_3

End 

Net : pc_rx.n3260
T_22_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g1_4
T_22_16_wire_logic_cluster/lc_2/in_3

End 

Net : pc_rx.n3261_cascade_
T_22_16_wire_logic_cluster/lc_5/ltout
T_22_16_wire_logic_cluster/lc_6/in_2

End 

Net : pc_rx.n3271
T_23_15_wire_logic_cluster/lc_4/out
T_24_15_lc_trk_g1_4
T_24_15_input_2_1
T_24_15_wire_logic_cluster/lc_1/in_2

End 

Net : pc_rx.n3273_cascade_
T_23_16_wire_logic_cluster/lc_2/ltout
T_23_16_wire_logic_cluster/lc_3/in_2

End 

Net : pc_rx.n3291_cascade_
T_22_16_wire_logic_cluster/lc_1/ltout
T_22_16_wire_logic_cluster/lc_2/in_2

End 

Net : pc_rx.n3334_cascade_
T_24_17_wire_logic_cluster/lc_3/ltout
T_24_17_wire_logic_cluster/lc_4/in_2

End 

Net : pc_rx.n6
T_22_16_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g2_3
T_22_16_wire_logic_cluster/lc_2/in_1

End 

Net : pc_rx.n6_adj_492_cascade_
T_23_17_wire_logic_cluster/lc_3/ltout
T_23_17_wire_logic_cluster/lc_4/in_2

End 

Net : pc_rx.r_Bit_Index_1
T_23_18_wire_logic_cluster/lc_1/out
T_23_18_lc_trk_g2_1
T_23_18_wire_logic_cluster/lc_1/in_0

T_23_18_wire_logic_cluster/lc_1/out
T_23_18_lc_trk_g2_1
T_23_18_wire_logic_cluster/lc_0/in_3

T_23_18_wire_logic_cluster/lc_1/out
T_24_18_lc_trk_g0_1
T_24_18_wire_logic_cluster/lc_0/in_1

T_23_18_wire_logic_cluster/lc_1/out
T_23_19_lc_trk_g0_1
T_23_19_wire_logic_cluster/lc_0/in_1

T_23_18_wire_logic_cluster/lc_1/out
T_24_19_lc_trk_g2_1
T_24_19_wire_logic_cluster/lc_2/in_3

T_23_18_wire_logic_cluster/lc_1/out
T_24_17_lc_trk_g2_1
T_24_17_wire_logic_cluster/lc_1/in_0

T_23_18_wire_logic_cluster/lc_1/out
T_24_19_lc_trk_g2_1
T_24_19_wire_logic_cluster/lc_6/in_3

End 

Net : pc_rx.r_Bit_Index_2
T_23_18_wire_logic_cluster/lc_0/out
T_23_18_lc_trk_g1_0
T_23_18_wire_logic_cluster/lc_0/in_1

T_23_18_wire_logic_cluster/lc_0/out
T_24_18_lc_trk_g0_0
T_24_18_wire_logic_cluster/lc_0/in_0

T_23_18_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g0_0
T_23_19_wire_logic_cluster/lc_0/in_0

T_23_18_wire_logic_cluster/lc_0/out
T_24_19_lc_trk_g3_0
T_24_19_wire_logic_cluster/lc_2/in_1

T_23_18_wire_logic_cluster/lc_0/out
T_24_17_lc_trk_g2_0
T_24_17_wire_logic_cluster/lc_1/in_3

T_23_18_wire_logic_cluster/lc_0/out
T_24_19_lc_trk_g3_0
T_24_19_wire_logic_cluster/lc_6/in_1

End 

Net : pc_rx.r_Clock_Count_0
T_22_17_wire_logic_cluster/lc_0/out
T_22_17_lc_trk_g3_0
T_22_17_wire_logic_cluster/lc_0/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g1_0
T_22_16_input_2_5
T_22_16_wire_logic_cluster/lc_5/in_2

T_22_17_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g1_0
T_22_16_wire_logic_cluster/lc_4/in_3

End 

Net : pc_rx.r_Clock_Count_1
T_22_17_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g3_1
T_22_17_wire_logic_cluster/lc_1/in_1

T_22_17_wire_logic_cluster/lc_1/out
T_22_16_lc_trk_g1_1
T_22_16_wire_logic_cluster/lc_5/in_3

T_22_17_wire_logic_cluster/lc_1/out
T_22_16_lc_trk_g0_1
T_22_16_wire_logic_cluster/lc_4/in_1

End 

Net : pc_rx.r_Clock_Count_2
T_22_17_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g1_2
T_22_17_wire_logic_cluster/lc_2/in_1

T_22_17_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/in_1

T_22_17_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_4/in_0

End 

Net : pc_rx.r_Clock_Count_3
T_22_17_wire_logic_cluster/lc_3/out
T_22_17_lc_trk_g1_3
T_22_17_wire_logic_cluster/lc_3/in_1

T_22_17_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g0_3
T_22_16_wire_logic_cluster/lc_5/in_0

T_22_17_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g0_3
T_22_16_input_2_1
T_22_16_wire_logic_cluster/lc_1/in_2

End 

Net : pc_rx.r_Clock_Count_4
T_22_17_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g3_4
T_22_17_wire_logic_cluster/lc_4/in_1

T_22_17_wire_logic_cluster/lc_4/out
T_22_15_sp4_v_t_37
T_22_16_lc_trk_g2_5
T_22_16_wire_logic_cluster/lc_6/in_1

T_22_17_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g0_4
T_22_16_wire_logic_cluster/lc_1/in_3

End 

Net : pc_rx.r_Clock_Count_5
T_22_17_wire_logic_cluster/lc_5/out
T_22_17_lc_trk_g1_5
T_22_17_wire_logic_cluster/lc_5/in_1

T_22_17_wire_logic_cluster/lc_5/out
T_22_16_lc_trk_g1_5
T_22_16_wire_logic_cluster/lc_3/in_3

T_22_17_wire_logic_cluster/lc_5/out
T_22_16_lc_trk_g1_5
T_22_16_wire_logic_cluster/lc_6/in_0

End 

Net : pc_rx.r_Clock_Count_6
T_22_17_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g1_6
T_22_17_wire_logic_cluster/lc_6/in_1

T_22_17_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g1_6
T_22_16_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g1_6
T_22_16_wire_logic_cluster/lc_1/in_0

End 

Net : pc_rx.r_Clock_Count_7
T_22_17_wire_logic_cluster/lc_7/out
T_22_17_lc_trk_g3_7
T_22_17_wire_logic_cluster/lc_7/in_1

T_22_17_wire_logic_cluster/lc_7/out
T_22_16_lc_trk_g1_7
T_22_16_wire_logic_cluster/lc_7/in_3

T_22_17_wire_logic_cluster/lc_7/out
T_22_16_lc_trk_g1_7
T_22_16_wire_logic_cluster/lc_1/in_1

End 

Net : pc_rx.r_Clock_Count_8
T_22_18_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g3_0
T_22_18_wire_logic_cluster/lc_0/in_1

T_22_18_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_40
T_22_16_lc_trk_g3_0
T_22_16_wire_logic_cluster/lc_3/in_0

T_22_18_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_40
T_22_16_lc_trk_g3_0
T_22_16_wire_logic_cluster/lc_7/in_0

End 

Net : pc_rx.r_Clock_Count_9
T_22_18_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g0_1
T_22_18_wire_logic_cluster/lc_1/in_0

T_22_18_wire_logic_cluster/lc_1/out
T_22_15_sp12_v_t_22
T_22_16_lc_trk_g2_6
T_22_16_wire_logic_cluster/lc_7/in_1

T_22_18_wire_logic_cluster/lc_1/out
T_22_15_sp12_v_t_22
T_22_16_lc_trk_g2_6
T_22_16_wire_logic_cluster/lc_2/in_0

End 

Net : pc_rx.r_Rx_Data_R
T_27_10_wire_logic_cluster/lc_5/out
T_27_10_sp12_h_l_1
T_26_10_sp12_v_t_22
T_26_15_lc_trk_g3_6
T_26_15_wire_logic_cluster/lc_0/in_3

End 

Net : pc_rx.r_SM_Main_2_N_114_0
T_22_16_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g0_2
T_23_16_wire_logic_cluster/lc_2/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g3_2
T_23_15_wire_logic_cluster/lc_4/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_23_17_lc_trk_g2_2
T_23_17_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_16_sp4_h_l_9
T_25_12_sp4_v_t_44
T_24_15_lc_trk_g3_4
T_24_15_wire_logic_cluster/lc_3/in_0

End 

Net : pc_tx.n1
T_16_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_2
T_18_16_sp4_v_t_39
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_2
T_18_16_sp4_v_t_39
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_2
T_18_16_sp4_v_t_39
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_2
T_18_16_sp4_v_t_39
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_2
T_18_16_sp4_v_t_39
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_2
T_18_16_sp4_v_t_39
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_2
T_18_16_sp4_v_t_39
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_2
T_18_16_sp4_v_t_39
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_2
T_18_16_sp4_v_t_42
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_2
T_18_16_sp4_v_t_42
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_sp12_h_l_1
T_27_4_sp12_v_t_22
T_28_4_sp12_h_l_1
T_33_4_lc_trk_g0_2
T_33_4_wire_io_cluster/io_1/cen

End 

Net : pc_tx.n1484
T_14_16_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_6/in_0

End 

Net : pc_tx.n1919
T_16_16_wire_logic_cluster/lc_2/out
T_16_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_37
T_18_19_sp4_h_l_0
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_37
T_18_19_sp4_h_l_0
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/s_r

End 

Net : pc_tx.n2550
T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : pc_tx.n2550_cascade_
T_14_16_wire_logic_cluster/lc_6/ltout
T_14_16_wire_logic_cluster/lc_7/in_2

End 

Net : pc_tx.n2564_cascade_
T_18_17_wire_logic_cluster/lc_5/ltout
T_18_17_wire_logic_cluster/lc_6/in_2

End 

Net : pc_tx.n2929
Net : pc_tx.n2930
Net : pc_tx.n2931
Net : pc_tx.n2932
Net : pc_tx.n2933
Net : pc_tx.n2934
Net : pc_tx.n2935
Net : pc_tx.n2937
T_18_19_wire_logic_cluster/lc_0/cout
T_18_19_wire_logic_cluster/lc_1/in_3

End 

Net : pc_tx.n2981_cascade_
T_18_17_wire_logic_cluster/lc_4/ltout
T_18_17_wire_logic_cluster/lc_5/in_2

End 

Net : pc_tx.n3
T_15_16_wire_logic_cluster/lc_7/out
T_13_16_sp12_h_l_1
T_24_4_sp12_v_t_22
T_25_4_sp12_h_l_1
T_33_4_lc_trk_g1_1
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : pc_tx.n3319
T_14_21_wire_logic_cluster/lc_7/out
T_14_16_sp12_v_t_22
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_4/in_3

End 

Net : pc_tx.n3320
T_16_18_wire_logic_cluster/lc_4/out
T_9_18_sp12_h_l_0
T_14_18_lc_trk_g0_4
T_14_18_input_2_4
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : pc_tx.n3322
T_14_19_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_5/in_1

End 

Net : pc_tx.n3323
T_13_19_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_5/in_3

End 

Net : pc_tx.n3385_cascade_
T_14_18_wire_logic_cluster/lc_4/ltout
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : pc_tx.o_Tx_Serial_N_216
T_14_18_wire_logic_cluster/lc_5/out
T_15_14_sp4_v_t_46
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_7/in_0

End 

Net : pc_tx.r_Bit_Index_1
T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_1/in_0

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g0_1
T_14_16_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_46
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_4/in_0

End 

Net : pc_tx.r_Bit_Index_2
T_13_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_0/in_1

T_13_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_6/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_14_14_sp4_v_t_44
T_14_18_lc_trk_g0_1
T_14_18_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_14_14_sp4_v_t_44
T_14_18_lc_trk_g0_1
T_14_18_wire_logic_cluster/lc_4/in_1

End 

Net : pc_tx.r_Clock_Count_0
T_18_18_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_0/out
T_18_16_sp4_v_t_45
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_4/in_3

End 

Net : pc_tx.r_Clock_Count_1
T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g1_1
T_18_17_input_2_4
T_18_17_wire_logic_cluster/lc_4/in_2

End 

Net : pc_tx.r_Clock_Count_2
T_18_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_4/in_1

End 

Net : pc_tx.r_Clock_Count_3
T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_4/in_0

End 

Net : pc_tx.r_Clock_Count_4
T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_5/in_3

End 

Net : pc_tx.r_Clock_Count_5
T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_5/in_1

End 

Net : pc_tx.r_Clock_Count_6
T_18_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g1_6
T_18_18_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g1_6
T_18_17_wire_logic_cluster/lc_5/in_0

End 

Net : pc_tx.r_Clock_Count_7
T_18_18_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_7/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_6/in_0

End 

Net : pc_tx.r_Clock_Count_8
T_18_19_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_18_15_sp12_v_t_23
T_18_17_lc_trk_g3_4
T_18_17_wire_logic_cluster/lc_6/in_3

End 

Net : pc_tx.r_Clock_Count_9
T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g0_1
T_18_19_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_6/in_1

End 

Net : pll_clk_unbuf
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_glb2local_0
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_6/in_0

End 

Net : r_Bit_Index_0
T_24_17_wire_logic_cluster/lc_6/out
T_24_17_lc_trk_g3_6
T_24_17_wire_logic_cluster/lc_0/in_3

T_24_17_wire_logic_cluster/lc_6/out
T_24_17_lc_trk_g3_6
T_24_17_wire_logic_cluster/lc_6/in_3

T_24_17_wire_logic_cluster/lc_6/out
T_24_18_lc_trk_g1_6
T_24_18_wire_logic_cluster/lc_0/in_3

T_24_17_wire_logic_cluster/lc_6/out
T_23_18_lc_trk_g0_6
T_23_18_wire_logic_cluster/lc_1/in_3

T_24_17_wire_logic_cluster/lc_6/out
T_23_18_lc_trk_g0_6
T_23_18_wire_logic_cluster/lc_0/in_0

T_24_17_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_44
T_23_19_lc_trk_g3_4
T_23_19_wire_logic_cluster/lc_2/in_1

T_24_17_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_44
T_23_19_lc_trk_g3_4
T_23_19_wire_logic_cluster/lc_1/in_0

T_24_17_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_44
T_23_19_lc_trk_g3_4
T_23_19_wire_logic_cluster/lc_6/in_3

End 

Net : r_Bit_Index_0_adj_498
T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_6/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_2/in_1

T_14_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_1/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_36
T_14_19_lc_trk_g1_1
T_14_19_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_14_6_sp12_v_t_23
T_15_18_sp12_h_l_0
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_36
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_14_14_sp12_v_t_23
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_7/in_3

End 

Net : r_Rx_Data
T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_lc_trk_g0_0
T_24_15_wire_logic_cluster/lc_3/in_1

T_26_15_wire_logic_cluster/lc_0/out
T_23_15_sp12_h_l_0
T_23_15_lc_trk_g0_3
T_23_15_wire_logic_cluster/lc_4/in_1

T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_sp4_v_t_39
T_23_16_lc_trk_g2_7
T_23_16_wire_logic_cluster/lc_2/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_sp4_v_t_39
T_24_17_lc_trk_g3_2
T_24_17_wire_logic_cluster/lc_2/in_1

T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_sp4_v_t_39
T_23_17_lc_trk_g0_2
T_23_17_wire_logic_cluster/lc_3/in_1

T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_sp4_v_t_39
T_24_18_lc_trk_g1_7
T_24_18_wire_logic_cluster/lc_4/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_sp4_v_t_39
T_24_19_lc_trk_g1_2
T_24_19_wire_logic_cluster/lc_1/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_sp4_v_t_39
T_24_19_lc_trk_g1_2
T_24_19_wire_logic_cluster/lc_7/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_sp4_v_t_39
T_24_19_lc_trk_g1_2
T_24_19_wire_logic_cluster/lc_3/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_sp4_v_t_39
T_23_19_lc_trk_g1_2
T_23_19_wire_logic_cluster/lc_3/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_sp4_v_t_39
T_21_19_sp4_h_l_2
T_23_19_lc_trk_g3_7
T_23_19_wire_logic_cluster/lc_1/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_sp4_v_t_39
T_23_19_lc_trk_g1_2
T_23_19_wire_logic_cluster/lc_6/in_1

End 

Net : r_SM_Main_0
T_24_15_wire_logic_cluster/lc_4/out
T_24_15_lc_trk_g2_4
T_24_15_wire_logic_cluster/lc_3/in_3

T_24_15_wire_logic_cluster/lc_4/out
T_24_15_lc_trk_g2_4
T_24_15_wire_logic_cluster/lc_1/in_3

T_24_15_wire_logic_cluster/lc_4/out
T_23_15_lc_trk_g3_4
T_23_15_wire_logic_cluster/lc_6/in_3

T_24_15_wire_logic_cluster/lc_4/out
T_24_16_lc_trk_g0_4
T_24_16_wire_logic_cluster/lc_5/in_3

T_24_15_wire_logic_cluster/lc_4/out
T_25_14_sp4_v_t_41
T_24_17_lc_trk_g3_1
T_24_17_wire_logic_cluster/lc_4/in_0

T_24_15_wire_logic_cluster/lc_4/out
T_25_14_sp4_v_t_41
T_24_17_lc_trk_g3_1
T_24_17_wire_logic_cluster/lc_3/in_1

T_24_15_wire_logic_cluster/lc_4/out
T_25_14_sp4_v_t_41
T_24_17_lc_trk_g3_1
T_24_17_wire_logic_cluster/lc_5/in_3

T_24_15_wire_logic_cluster/lc_4/out
T_23_16_lc_trk_g1_4
T_23_16_wire_logic_cluster/lc_2/in_1

T_24_15_wire_logic_cluster/lc_4/out
T_24_14_sp4_v_t_40
T_23_17_lc_trk_g3_0
T_23_17_wire_logic_cluster/lc_4/in_3

T_24_15_wire_logic_cluster/lc_4/out
T_24_14_sp4_v_t_40
T_23_17_lc_trk_g3_0
T_23_17_wire_logic_cluster/lc_2/in_3

T_24_15_wire_logic_cluster/lc_4/out
T_24_14_sp4_v_t_40
T_23_17_lc_trk_g3_0
T_23_17_input_2_1
T_23_17_wire_logic_cluster/lc_1/in_2

End 

Net : r_SM_Main_0_adj_497
T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g3_6
T_14_17_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_input_2_4
T_14_16_wire_logic_cluster/lc_4/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_14_17_sp4_h_l_1
T_17_13_sp4_v_t_42
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_1/in_3

End 

Net : r_SM_Main_1
T_24_15_wire_logic_cluster/lc_1/out
T_24_15_lc_trk_g2_1
T_24_15_wire_logic_cluster/lc_4/in_3

T_24_15_wire_logic_cluster/lc_1/out
T_24_15_lc_trk_g2_1
T_24_15_wire_logic_cluster/lc_1/in_0

T_24_15_wire_logic_cluster/lc_1/out
T_23_15_lc_trk_g3_1
T_23_15_input_2_6
T_23_15_wire_logic_cluster/lc_6/in_2

T_24_15_wire_logic_cluster/lc_1/out
T_23_15_lc_trk_g2_1
T_23_15_wire_logic_cluster/lc_7/in_0

T_24_15_wire_logic_cluster/lc_1/out
T_25_13_sp4_v_t_46
T_24_17_lc_trk_g2_3
T_24_17_wire_logic_cluster/lc_4/in_3

T_24_15_wire_logic_cluster/lc_1/out
T_25_13_sp4_v_t_46
T_24_17_lc_trk_g2_3
T_24_17_input_2_5
T_24_17_wire_logic_cluster/lc_5/in_2

T_24_15_wire_logic_cluster/lc_1/out
T_25_13_sp4_v_t_46
T_24_17_lc_trk_g2_3
T_24_17_wire_logic_cluster/lc_6/in_1

T_24_15_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g0_1
T_23_16_wire_logic_cluster/lc_3/in_0

T_24_15_wire_logic_cluster/lc_1/out
T_25_13_sp4_v_t_46
T_22_17_sp4_h_l_4
T_23_17_lc_trk_g2_4
T_23_17_wire_logic_cluster/lc_4/in_0

T_24_15_wire_logic_cluster/lc_1/out
T_25_13_sp4_v_t_46
T_22_17_sp4_h_l_4
T_23_17_lc_trk_g2_4
T_23_17_wire_logic_cluster/lc_2/in_0

T_24_15_wire_logic_cluster/lc_1/out
T_25_13_sp4_v_t_46
T_22_17_sp4_h_l_4
T_23_17_lc_trk_g2_4
T_23_17_wire_logic_cluster/lc_1/in_3

End 

Net : r_SM_Main_1_adj_496
T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_1/in_0

T_18_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_10
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_2/in_0

T_18_16_wire_logic_cluster/lc_1/out
T_14_16_sp12_h_l_1
T_15_16_lc_trk_g0_5
T_15_16_input_2_3
T_15_16_wire_logic_cluster/lc_3/in_2

T_18_16_wire_logic_cluster/lc_1/out
T_14_16_sp12_h_l_1
T_15_16_lc_trk_g0_5
T_15_16_input_2_7
T_15_16_wire_logic_cluster/lc_7/in_2

T_18_16_wire_logic_cluster/lc_1/out
T_14_16_sp12_h_l_1
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_0/in_1

T_18_16_wire_logic_cluster/lc_1/out
T_14_16_sp12_h_l_1
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_4/in_0

T_18_16_wire_logic_cluster/lc_1/out
T_14_16_sp12_h_l_1
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_7/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_14_16_sp12_h_l_1
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_1/in_1

T_18_16_wire_logic_cluster/lc_1/out
T_14_16_sp12_h_l_1
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_0/in_0

T_18_16_wire_logic_cluster/lc_1/out
T_14_16_sp12_h_l_1
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_4/in_0

End 

Net : r_SM_Main_2
T_23_17_wire_logic_cluster/lc_1/out
T_23_17_lc_trk_g2_1
T_23_17_wire_logic_cluster/lc_4/in_1

T_23_17_wire_logic_cluster/lc_1/out
T_23_17_lc_trk_g3_1
T_23_17_input_2_2
T_23_17_wire_logic_cluster/lc_2/in_2

T_23_17_wire_logic_cluster/lc_1/out
T_23_17_lc_trk_g2_1
T_23_17_wire_logic_cluster/lc_1/in_0

T_23_17_wire_logic_cluster/lc_1/out
T_24_17_lc_trk_g0_1
T_24_17_wire_logic_cluster/lc_4/in_1

T_23_17_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g1_1
T_23_16_wire_logic_cluster/lc_3/in_3

T_23_17_wire_logic_cluster/lc_1/out
T_24_17_lc_trk_g0_1
T_24_17_wire_logic_cluster/lc_5/in_0

T_23_17_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_42
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_6/in_0

T_23_17_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_42
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_7/in_3

T_23_17_wire_logic_cluster/lc_1/out
T_22_17_sp4_h_l_10
T_25_13_sp4_v_t_41
T_24_15_lc_trk_g0_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_23_17_wire_logic_cluster/lc_1/out
T_22_17_sp4_h_l_10
T_25_13_sp4_v_t_41
T_24_15_lc_trk_g0_4
T_24_15_wire_logic_cluster/lc_5/s_r

End 

Net : r_SM_Main_2_N_108_2
T_22_16_wire_logic_cluster/lc_7/out
T_23_16_lc_trk_g1_7
T_23_16_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_7/out
T_22_16_sp4_h_l_3
T_24_16_lc_trk_g2_6
T_24_16_wire_logic_cluster/lc_5/in_1

T_22_16_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g2_7
T_23_15_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_7/out
T_23_17_lc_trk_g2_7
T_23_17_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_7/out
T_23_17_lc_trk_g3_7
T_23_17_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_7/out
T_22_16_sp4_h_l_3
T_25_16_sp4_v_t_45
T_24_17_lc_trk_g3_5
T_24_17_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_7/out
T_22_16_sp4_h_l_3
T_25_16_sp4_v_t_45
T_24_17_lc_trk_g3_5
T_24_17_wire_logic_cluster/lc_5/in_1

T_22_16_wire_logic_cluster/lc_7/out
T_22_16_sp4_h_l_3
T_25_12_sp4_v_t_38
T_24_15_lc_trk_g2_6
T_24_15_wire_logic_cluster/lc_1/in_1

End 

Net : r_SM_Main_2_N_184_1
T_18_17_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g0_6
T_18_16_wire_logic_cluster/lc_1/in_1

T_18_17_wire_logic_cluster/lc_6/out
T_18_17_sp4_h_l_1
T_17_13_sp4_v_t_36
T_16_16_lc_trk_g2_4
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

T_18_17_wire_logic_cluster/lc_6/out
T_9_17_sp12_h_l_0
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_6/in_1

T_18_17_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_44
T_15_16_sp4_h_l_3
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_3/in_0

T_18_17_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_44
T_15_16_sp4_h_l_3
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_0/in_3

T_18_17_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_44
T_15_16_sp4_h_l_3
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_7/in_1

T_18_17_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_44
T_15_16_sp4_h_l_3
T_14_16_lc_trk_g1_3
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

End 

Net : r_SM_Main_2_N_187_0
T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g3_6
T_14_16_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g3_6
T_14_16_wire_logic_cluster/lc_4/in_3

End 

Net : r_SM_Main_2_adj_495
T_15_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_4/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_45
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_16_wire_logic_cluster/lc_0/out
T_16_16_sp4_h_l_0
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_5/s_r

End 

Net : r_Tx_Data_0
T_14_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_7/in_0

End 

Net : r_Tx_Data_1
T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_4/in_1

T_15_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_0/in_1

End 

Net : r_Tx_Data_2
T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_2/in_3

End 

Net : r_Tx_Data_3
T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_7/in_0

End 

Net : r_Tx_Data_4
T_14_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_7/in_0

T_14_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_2/in_1

End 

Net : r_Tx_Data_5
T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_7/in_1

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_5/in_1

End 

Net : r_Tx_Data_6
T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_1/out
T_17_20_sp4_h_l_2
T_16_16_sp4_v_t_42
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_4/in_0

End 

Net : r_Tx_Data_7
T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_3/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_16_15_sp12_v_t_22
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_4/in_1

End 

Net : rd_addr_p1_w_2
T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_6/in_3

End 

Net : rd_addr_p1_w_2_cascade_
T_17_17_wire_logic_cluster/lc_1/ltout
T_17_17_wire_logic_cluster/lc_2/in_2

End 

Net : rd_addr_r_0
T_15_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp4_h_l_8
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp4_h_l_8
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_15_19_lc_trk_g1_0
T_15_19_input_2_1
T_15_19_wire_logic_cluster/lc_1/in_2

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp4_h_l_8
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g2_4
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp4_h_l_8
T_18_17_lc_trk_g3_5
T_18_17_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_41
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_41
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_6/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_41
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp4_h_l_8
T_19_17_sp4_v_t_45
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_1/in_0

End 

Net : rd_addr_r_1
T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g0_0
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g0_0
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_1/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_16_17_lc_trk_g3_0
T_16_17_input_2_1
T_16_17_wire_logic_cluster/lc_1/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_21_lc_trk_g2_4
T_16_21_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_21_lc_trk_g2_4
T_16_21_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g3_0
T_15_18_input_2_1
T_15_18_wire_logic_cluster/lc_1/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_7/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g1_0
T_15_20_input_2_7
T_15_20_wire_logic_cluster/lc_7/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_18_15_sp4_v_t_39
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_18_15_sp4_v_t_39
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_14_19_sp4_v_t_45
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_16_20_sp4_v_t_40
T_15_21_lc_trk_g3_0
T_15_21_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_14_19_sp4_v_t_45
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_18_15_sp4_v_t_39
T_17_17_lc_trk_g1_2
T_17_17_wire_logic_cluster/lc_7/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_16_19_sp4_h_l_5
T_19_15_sp4_v_t_46
T_19_18_lc_trk_g1_6
T_19_18_wire_logic_cluster/lc_2/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_36
T_17_16_lc_trk_g2_4
T_17_16_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_18_15_sp4_v_t_39
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_7/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_16_19_sp4_h_l_5
T_19_15_sp4_v_t_46
T_19_17_lc_trk_g2_3
T_19_17_wire_logic_cluster/lc_3/in_0

End 

Net : rd_addr_r_2
T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_19_17_lc_trk_g3_4
T_19_17_wire_logic_cluster/lc_4/in_3

End 

Net : rd_fifo_en_prev_r
T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_input_2_5
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : rd_fifo_en_w
T_16_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_7
T_17_15_sp4_v_t_42
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_0/cen

T_16_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_7
T_17_15_sp4_v_t_42
T_17_17_lc_trk_g2_7
T_17_17_wire_logic_cluster/lc_2/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_7
T_17_15_sp4_v_t_42
T_16_19_lc_trk_g1_7
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_16_15_wire_logic_cluster/lc_5/out
T_16_15_sp12_h_l_1
T_16_15_sp4_h_l_0
T_15_15_sp4_v_t_43
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_16_15_wire_logic_cluster/lc_5/out
T_16_15_sp12_h_l_1
T_16_15_sp4_h_l_0
T_15_15_sp4_v_t_43
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_16_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_7
T_17_15_sp4_v_t_42
T_17_19_sp4_v_t_38
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_16_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_7
T_17_15_sp4_v_t_42
T_17_19_sp4_v_t_38
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_16_15_wire_logic_cluster/lc_5/out
T_16_15_sp12_h_l_1
T_16_15_sp4_h_l_0
T_15_15_sp4_v_t_43
T_15_19_sp4_v_t_43
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_2/cen

T_16_15_wire_logic_cluster/lc_5/out
T_16_15_sp12_h_l_1
T_16_15_sp4_h_l_0
T_15_15_sp4_v_t_43
T_15_19_sp4_v_t_43
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_2/cen

T_16_15_wire_logic_cluster/lc_5/out
T_16_15_sp12_h_l_1
T_16_15_sp4_h_l_0
T_15_15_sp4_v_t_43
T_15_19_sp4_v_t_39
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/cen

End 

Net : reset_all_w
T_14_24_wire_logic_cluster/lc_7/out
T_14_19_sp12_v_t_22
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_0/in_1

T_14_24_wire_logic_cluster/lc_7/out
T_14_19_sp12_v_t_22
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_4/in_1

T_14_24_wire_logic_cluster/lc_7/out
T_14_19_sp12_v_t_22
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_6/in_1

T_14_24_wire_logic_cluster/lc_7/out
T_14_23_sp4_v_t_46
T_13_26_lc_trk_g3_6
T_13_26_wire_logic_cluster/lc_3/in_0

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_9
T_19_24_lc_trk_g2_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_14_19_sp12_v_t_22
T_15_19_sp12_h_l_1
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_4/in_1

T_14_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_47
T_15_19_sp4_v_t_47
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_5/in_1

T_14_24_wire_logic_cluster/lc_7/out
T_14_23_sp4_v_t_46
T_14_19_sp4_v_t_46
T_13_20_lc_trk_g3_6
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

T_14_24_wire_logic_cluster/lc_7/out
T_14_23_sp4_v_t_46
T_14_19_sp4_v_t_46
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_4/in_1

T_14_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_47
T_15_19_sp4_v_t_47
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_6/in_0

T_14_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_47
T_15_19_sp4_v_t_47
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_3/in_1

T_14_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_47
T_16_23_sp4_h_l_3
T_19_19_sp4_v_t_44
T_19_22_lc_trk_g0_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_47
T_16_23_sp4_h_l_3
T_19_19_sp4_v_t_44
T_19_22_lc_trk_g0_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_9
T_20_20_sp4_v_t_44
T_20_23_lc_trk_g0_4
T_20_23_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_9
T_20_20_sp4_v_t_44
T_20_23_lc_trk_g0_4
T_20_23_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_9
T_20_20_sp4_v_t_44
T_20_23_lc_trk_g0_4
T_20_23_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_9
T_20_20_sp4_v_t_44
T_20_23_lc_trk_g0_4
T_20_23_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_9
T_20_20_sp4_v_t_44
T_20_23_lc_trk_g0_4
T_20_23_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_14_19_sp12_v_t_22
T_15_19_sp12_h_l_1
T_16_19_lc_trk_g1_5
T_16_19_wire_logic_cluster/lc_0/in_0

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_16_20_sp4_v_t_37
T_16_16_sp4_v_t_45
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_16_20_sp4_v_t_37
T_16_16_sp4_v_t_45
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_14_19_sp12_v_t_22
T_15_19_sp12_h_l_1
T_17_19_lc_trk_g0_6
T_17_19_wire_logic_cluster/lc_2/in_0

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_16_20_sp4_v_t_37
T_16_16_sp4_v_t_45
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_4/in_0

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_16_20_sp4_v_t_37
T_16_16_sp4_v_t_45
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_3/in_3

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_16_20_sp4_v_t_37
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_3/in_1

T_14_24_wire_logic_cluster/lc_7/out
T_14_23_sp4_v_t_46
T_14_19_sp4_v_t_46
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_46
T_17_17_lc_trk_g2_3
T_17_17_wire_logic_cluster/lc_2/in_1

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_9
T_20_20_sp4_v_t_44
T_20_16_sp4_v_t_40
T_19_18_lc_trk_g0_5
T_19_18_wire_logic_cluster/lc_4/in_3

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_9
T_20_20_sp4_v_t_44
T_20_16_sp4_v_t_40
T_19_18_lc_trk_g1_5
T_19_18_wire_logic_cluster/lc_7/in_1

T_14_24_wire_logic_cluster/lc_7/out
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_9
T_20_20_sp4_v_t_44
T_20_16_sp4_v_t_40
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_6/in_3

End 

Net : reset_all_w_N_61
T_14_24_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g1_0
T_14_24_wire_logic_cluster/lc_4/in_3

T_14_24_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g1_0
T_14_24_wire_logic_cluster/lc_6/in_3

T_14_24_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g1_0
T_14_24_input_2_3
T_14_24_wire_logic_cluster/lc_3/in_2

End 

Net : reset_all_w_N_61_cascade_
T_14_24_wire_logic_cluster/lc_0/ltout
T_14_24_wire_logic_cluster/lc_1/in_2

End 

Net : reset_clk_counter_0
T_14_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g2_6
T_14_24_wire_logic_cluster/lc_4/in_0

T_14_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g2_6
T_14_24_input_2_0
T_14_24_wire_logic_cluster/lc_0/in_2

T_14_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g2_6
T_14_24_wire_logic_cluster/lc_7/in_3

T_14_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g2_6
T_14_24_wire_logic_cluster/lc_6/in_0

T_14_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g2_6
T_14_24_wire_logic_cluster/lc_1/in_3

T_14_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g2_6
T_14_24_wire_logic_cluster/lc_3/in_3

End 

Net : reset_clk_counter_1
T_14_24_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g0_1
T_14_24_wire_logic_cluster/lc_0/in_1

T_14_24_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g0_1
T_14_24_input_2_7
T_14_24_wire_logic_cluster/lc_7/in_2

T_14_24_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g0_1
T_14_24_wire_logic_cluster/lc_1/in_0

T_14_24_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g0_1
T_14_24_wire_logic_cluster/lc_3/in_0

T_14_24_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g0_1
T_14_24_wire_logic_cluster/lc_5/in_0

End 

Net : reset_clk_counter_2
T_14_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g0_3
T_14_24_wire_logic_cluster/lc_0/in_3

T_14_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g0_3
T_14_24_wire_logic_cluster/lc_7/in_0

T_14_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_3/in_1

T_14_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_5/in_3

End 

Net : reset_clk_counter_3
T_14_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_0/in_0

T_14_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_7/in_1

T_14_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_5/in_1

End 

Net : spi0.n10_cascade_
T_21_21_wire_logic_cluster/lc_1/ltout
T_21_21_wire_logic_cluster/lc_2/in_2

End 

Net : spi0.n1896
T_21_21_wire_logic_cluster/lc_2/out
T_22_21_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_21_21_wire_logic_cluster/lc_2/out
T_22_21_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_21_21_wire_logic_cluster/lc_2/out
T_22_21_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_21_21_wire_logic_cluster/lc_2/out
T_22_21_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_21_21_wire_logic_cluster/lc_2/out
T_22_21_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_21_21_wire_logic_cluster/lc_2/out
T_22_21_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_36
T_18_20_sp4_h_l_7
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_3/in_3

End 

Net : spi0.n2915
Net : spi0.n2916
Net : spi0.n2917
Net : spi0.n2918
Net : spi0.n2919
T_21_20_wire_logic_cluster/lc_4/cout
T_21_20_wire_logic_cluster/lc_5/in_3

End 

Net : DEBUG_0_c_24
T_28_15_wire_logic_cluster/lc_0/out
T_28_15_lc_trk_g1_0
T_28_15_wire_logic_cluster/lc_0/in_1

T_28_15_wire_logic_cluster/lc_0/out
T_29_13_sp4_v_t_44
T_29_9_sp4_v_t_37
T_30_9_sp4_h_l_0
T_33_5_span4_vert_t_14
T_33_6_lc_trk_g0_6
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : DEBUG_1_c
T_23_15_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g3_7
T_23_15_wire_logic_cluster/lc_7/in_1

T_23_15_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g3_7
T_23_15_wire_logic_cluster/lc_5/in_3

T_23_15_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g3_7
T_23_15_wire_logic_cluster/lc_3/in_3

T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp12_h_l_1
T_32_3_sp12_v_t_22
T_32_6_sp4_v_t_42
T_33_6_span4_horz_0
T_33_6_lc_trk_g1_0
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : DEBUG_2_c
T_26_15_wire_logic_cluster/lc_3/out
T_26_15_sp4_h_l_11
T_22_15_sp4_h_l_11
T_21_15_sp4_v_t_40
T_21_16_lc_trk_g3_0
T_21_16_wire_logic_cluster/lc_0/in_3

T_26_15_wire_logic_cluster/lc_3/out
T_26_15_sp4_h_l_11
T_22_15_sp4_h_l_11
T_21_15_sp4_v_t_40
T_21_19_lc_trk_g0_5
T_21_19_input_2_7
T_21_19_wire_logic_cluster/lc_7/in_2

T_26_15_wire_logic_cluster/lc_3/out
T_26_14_sp4_v_t_38
T_27_14_sp4_h_l_3
T_30_10_sp4_v_t_44
T_31_10_sp4_h_l_9
T_33_10_lc_trk_g0_1
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : DEBUG_5_c_c
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_29_sp12_v_t_23
T_7_29_sp12_h_l_0
T_18_17_sp12_v_t_23
T_18_23_lc_trk_g3_4
T_18_23_wire_logic_cluster/lc_5/in_0

T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_29_sp12_v_t_23
T_6_17_sp12_v_t_23
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_19_5_sp12_h_l_0
T_31_5_sp12_h_l_0
T_33_5_lc_trk_g0_4
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : DEBUG_6_c
T_20_24_wire_logic_cluster/lc_6/out
T_20_18_sp12_v_t_23
T_9_30_sp12_h_l_0
T_8_30_sp4_h_l_1
T_4_30_sp4_h_l_4
T_3_30_sp4_v_t_41
T_3_33_lc_trk_g0_1
T_3_33_wire_io_cluster/io_1/D_OUT_0

T_20_24_wire_logic_cluster/lc_6/out
T_20_18_sp12_v_t_23
T_20_6_sp12_v_t_23
T_21_6_sp12_h_l_0
T_28_6_sp4_h_l_9
T_32_6_sp4_h_l_0
T_33_2_span4_vert_t_14
T_33_5_lc_trk_g1_6
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : DEBUG_8_c_c
T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span4_horz_r_0
T_29_0_lc_trk_g0_4
T_29_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi0.spi_clk
T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_19_19_sp4_h_l_3
T_18_19_sp4_v_t_44
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_19_20_lc_trk_g1_1
T_19_20_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_19_20_sp4_h_l_6
T_18_20_sp4_v_t_37
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_41
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_41
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_41
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_41
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_41
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_41
T_18_23_lc_trk_g3_1
T_18_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_41
T_18_23_lc_trk_g3_1
T_18_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_41
T_18_23_lc_trk_g3_1
T_18_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_19_20_sp4_h_l_6
T_18_20_sp4_v_t_37
T_17_22_lc_trk_g0_0
T_17_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_44
T_19_22_lc_trk_g3_1
T_19_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_44
T_19_22_lc_trk_g3_1
T_19_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_17_20_sp4_v_t_46
T_16_22_lc_trk_g0_0
T_16_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_41
T_19_23_lc_trk_g1_1
T_19_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_20_22_lc_trk_g2_0
T_20_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_20_22_lc_trk_g2_0
T_20_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_20_22_lc_trk_g2_0
T_20_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_20_22_lc_trk_g2_0
T_20_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_20_22_lc_trk_g2_0
T_20_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_19_20_sp4_v_t_44
T_19_24_lc_trk_g1_1
T_19_24_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_23_lc_trk_g3_1
T_20_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_23_lc_trk_g3_1
T_20_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_23_lc_trk_g3_1
T_20_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_23_lc_trk_g3_1
T_20_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_23_lc_trk_g3_1
T_20_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_21_22_lc_trk_g2_0
T_21_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_21_22_lc_trk_g2_0
T_21_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_21_22_lc_trk_g2_0
T_21_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_21_22_lc_trk_g2_0
T_21_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_21_22_lc_trk_g2_0
T_21_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_21_22_lc_trk_g2_0
T_21_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_21_22_lc_trk_g2_0
T_21_22_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_21_23_lc_trk_g1_1
T_21_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_21_23_lc_trk_g1_1
T_21_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_21_23_lc_trk_g1_1
T_21_23_wire_logic_cluster/lc_3/clk

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_41
T_20_24_lc_trk_g1_4
T_20_24_wire_logic_cluster/lc_6/in_1

End 

Net : spi0.spi_clk_counter_0
T_21_20_wire_logic_cluster/lc_0/out
T_21_20_lc_trk_g3_0
T_21_20_wire_logic_cluster/lc_0/in_1

T_21_20_wire_logic_cluster/lc_0/out
T_21_16_sp12_v_t_23
T_21_21_lc_trk_g2_7
T_21_21_input_2_1
T_21_21_wire_logic_cluster/lc_1/in_2

End 

Net : spi0.spi_clk_counter_1
T_21_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g1_1
T_21_20_wire_logic_cluster/lc_1/in_1

T_21_20_wire_logic_cluster/lc_1/out
T_21_21_lc_trk_g0_1
T_21_21_wire_logic_cluster/lc_1/in_0

End 

Net : spi0.spi_clk_counter_2
T_21_20_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g0_2
T_21_20_input_2_2
T_21_20_wire_logic_cluster/lc_2/in_2

T_21_20_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g0_2
T_21_21_wire_logic_cluster/lc_1/in_3

End 

Net : spi0.spi_clk_counter_3
T_21_20_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_3/in_1

T_21_20_wire_logic_cluster/lc_3/out
T_21_21_lc_trk_g1_3
T_21_21_wire_logic_cluster/lc_2/in_0

End 

Net : spi0.spi_clk_counter_4
T_21_20_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g2_4
T_21_20_input_2_4
T_21_20_wire_logic_cluster/lc_4/in_2

T_21_20_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g1_4
T_21_21_wire_logic_cluster/lc_2/in_3

End 

Net : spi0.spi_clk_counter_5
T_21_20_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_5/in_0

T_21_20_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_1/in_1

End 

Net : DEBUG_9_c_c
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span4_horz_40
T_2_27_sp4_h_l_8
T_5_23_sp4_v_t_45
T_5_24_lc_trk_g3_5
T_5_24_wire_logic_cluster/lc_5/in_3

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_16
T_4_15_sp12_v_t_23
T_4_3_sp12_v_t_23
T_5_3_sp12_h_l_0
T_17_3_sp12_h_l_0
T_26_3_sp4_h_l_11
T_29_0_span4_vert_35
T_29_0_lc_trk_g0_3
T_29_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : spi_busy
T_20_22_wire_logic_cluster/lc_3/out
T_20_13_sp12_v_t_22
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_5/in_3

T_20_22_wire_logic_cluster/lc_3/out
T_20_13_sp12_v_t_22
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_4/in_0

End 

Net : spi_busy_falling_edge
T_20_18_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_0/in_0

End 

Net : spi_busy_prev
T_20_18_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g3_4
T_20_18_wire_logic_cluster/lc_5/in_0

End 

Net : start_transfer_edge
T_21_19_wire_logic_cluster/lc_7/out
T_21_19_lc_trk_g2_7
T_21_19_wire_logic_cluster/lc_7/in_0

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_sp4_h_l_3
T_20_19_sp4_v_t_44
T_19_22_lc_trk_g3_4
T_19_22_input_2_3
T_19_22_wire_logic_cluster/lc_3/in_2

End 

Net : start_transfer_prev
T_21_16_wire_logic_cluster/lc_0/out
T_21_12_sp12_v_t_23
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_7/in_1

End 

Net : FIFO_CLK_c
T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_0_28_wire_io_cluster/io_0/outclk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_24_wire_logic_cluster/lc_3/clk

End 

Net : tx_addr_byte_0
T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_2/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_41
T_18_20_sp4_v_t_42
T_18_22_lc_trk_g3_7
T_18_22_wire_logic_cluster/lc_5/in_1

End 

Net : tx_addr_byte_1
T_21_21_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g3_4
T_21_21_wire_logic_cluster/lc_4/in_3

T_21_21_wire_logic_cluster/lc_4/out
T_20_21_sp4_h_l_0
T_19_21_sp4_v_t_43
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_7/in_1

End 

Net : tx_addr_byte_2
T_22_22_wire_logic_cluster/lc_0/out
T_22_22_lc_trk_g1_0
T_22_22_wire_logic_cluster/lc_0/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_22_sp4_h_l_5
T_18_22_sp4_h_l_5
T_17_22_lc_trk_g0_5
T_17_22_input_2_7
T_17_22_wire_logic_cluster/lc_7/in_2

End 

Net : tx_addr_byte_3
T_17_21_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g1_5
T_17_21_wire_logic_cluster/lc_5/in_3

T_17_21_wire_logic_cluster/lc_5/out
T_17_22_lc_trk_g1_5
T_17_22_input_2_6
T_17_22_wire_logic_cluster/lc_6/in_2

End 

Net : tx_addr_byte_4
T_17_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_0/in_3

T_17_20_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_44
T_17_22_lc_trk_g2_1
T_17_22_input_2_1
T_17_22_wire_logic_cluster/lc_1/in_2

End 

Net : tx_addr_byte_5
T_20_20_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g0_2
T_20_20_wire_logic_cluster/lc_2/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_20_17_sp4_v_t_44
T_17_21_sp4_h_l_2
T_18_21_lc_trk_g3_2
T_18_21_input_2_7
T_18_21_wire_logic_cluster/lc_7/in_2

End 

Net : tx_addr_byte_6
T_19_19_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g1_0
T_19_19_wire_logic_cluster/lc_0/in_3

T_19_19_wire_logic_cluster/lc_0/out
T_19_19_sp4_h_l_5
T_18_19_sp4_v_t_40
T_18_21_lc_trk_g2_5
T_18_21_wire_logic_cluster/lc_1/in_0

End 

Net : tx_addr_byte_7
T_17_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g0_3
T_17_21_wire_logic_cluster/lc_3/in_0

T_17_21_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g0_3
T_16_22_wire_logic_cluster/lc_0/in_1

End 

Net : tx_data_byte_0
T_20_20_wire_logic_cluster/lc_0/out
T_20_20_lc_trk_g0_0
T_20_20_wire_logic_cluster/lc_0/in_0

T_20_20_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g2_0
T_19_20_wire_logic_cluster/lc_0/in_0

T_20_20_wire_logic_cluster/lc_0/out
T_19_20_sp4_h_l_8
T_18_20_lc_trk_g1_0
T_18_20_wire_logic_cluster/lc_2/in_1

End 

Net : tx_data_byte_1
T_21_21_wire_logic_cluster/lc_0/out
T_21_21_lc_trk_g3_0
T_21_21_wire_logic_cluster/lc_4/in_1

T_21_21_wire_logic_cluster/lc_0/out
T_21_21_lc_trk_g3_0
T_21_21_wire_logic_cluster/lc_0/in_1

T_21_21_wire_logic_cluster/lc_0/out
T_18_21_sp12_h_l_0
T_18_21_lc_trk_g0_3
T_18_21_wire_logic_cluster/lc_6/in_1

End 

Net : tx_data_byte_2
T_22_22_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g2_2
T_22_22_wire_logic_cluster/lc_0/in_0

T_22_22_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g2_2
T_22_22_wire_logic_cluster/lc_2/in_0

T_22_22_wire_logic_cluster/lc_2/out
T_23_22_sp4_h_l_4
T_19_22_sp4_h_l_7
T_18_22_lc_trk_g1_7
T_18_22_input_2_2
T_18_22_wire_logic_cluster/lc_2/in_2

End 

Net : tx_data_byte_3
T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_3/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp12_v_t_22
T_17_21_lc_trk_g3_2
T_17_21_wire_logic_cluster/lc_5/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp12_v_t_22
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_5/in_1

End 

Net : tx_data_byte_4
T_21_18_wire_logic_cluster/lc_0/out
T_21_18_lc_trk_g1_0
T_21_18_wire_logic_cluster/lc_0/in_3

T_21_18_wire_logic_cluster/lc_0/out
T_21_16_sp4_v_t_45
T_18_20_sp4_h_l_1
T_17_20_lc_trk_g0_1
T_17_20_wire_logic_cluster/lc_0/in_1

T_21_18_wire_logic_cluster/lc_0/out
T_21_18_sp4_h_l_5
T_20_18_sp4_v_t_46
T_17_22_sp4_h_l_4
T_18_22_lc_trk_g2_4
T_18_22_wire_logic_cluster/lc_1/in_1

End 

Net : tx_data_byte_5
T_22_20_wire_logic_cluster/lc_5/out
T_22_20_lc_trk_g1_5
T_22_20_wire_logic_cluster/lc_5/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_21_20_sp4_h_l_2
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_2/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_20_20_sp4_h_l_7
T_19_20_sp4_v_t_36
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_4/in_0

End 

Net : tx_data_byte_6
T_21_19_wire_logic_cluster/lc_2/out
T_21_19_lc_trk_g3_2
T_21_19_wire_logic_cluster/lc_2/in_3

T_21_19_wire_logic_cluster/lc_2/out
T_19_19_sp4_h_l_1
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_0/in_0

T_21_19_wire_logic_cluster/lc_2/out
T_19_19_sp4_h_l_1
T_18_19_sp4_v_t_42
T_18_22_lc_trk_g0_2
T_18_22_input_2_0
T_18_22_wire_logic_cluster/lc_0/in_2

End 

Net : tx_data_byte_7
T_23_21_wire_logic_cluster/lc_0/out
T_23_21_lc_trk_g1_0
T_23_21_wire_logic_cluster/lc_0/in_1

T_23_21_wire_logic_cluster/lc_0/out
T_22_21_sp4_h_l_8
T_18_21_sp4_h_l_8
T_17_21_lc_trk_g0_0
T_17_21_wire_logic_cluster/lc_3/in_1

T_23_21_wire_logic_cluster/lc_0/out
T_23_21_sp4_h_l_5
T_19_21_sp4_h_l_1
T_18_21_sp4_v_t_42
T_18_22_lc_trk_g2_2
T_18_22_input_2_6
T_18_22_wire_logic_cluster/lc_6/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_0
T_16_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_3/in_1

T_16_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_1
T_17_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_1/in_0

T_17_18_wire_logic_cluster/lc_1/out
T_17_15_sp12_v_t_22
T_17_16_lc_trk_g3_6
T_17_16_input_2_3
T_17_16_wire_logic_cluster/lc_3/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_2
T_16_20_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_0/in_3

T_16_20_wire_logic_cluster/lc_0/out
T_15_20_sp4_h_l_8
T_14_20_lc_trk_g1_0
T_14_20_input_2_1
T_14_20_wire_logic_cluster/lc_1/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_3
T_16_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g2_7
T_16_20_wire_logic_cluster/lc_7/in_0

T_16_20_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_4
T_16_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g0_2
T_16_20_input_2_2
T_16_20_wire_logic_cluster/lc_2/in_2

T_16_20_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g1_2
T_15_21_input_2_5
T_15_21_wire_logic_cluster/lc_5/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_5
T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_input_2_7
T_15_18_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_6
T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g0_2
T_15_20_input_2_2
T_15_20_wire_logic_cluster/lc_2/in_2

T_15_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_7/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_7
T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_0/in_3

T_17_19_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_45
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_5/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_0
T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g1_0
T_17_17_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_7/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_1
T_17_18_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g3_6
T_17_18_wire_logic_cluster/lc_6/in_3

T_17_18_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_2
T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_3/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_3
T_16_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g0_5
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

T_16_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g3_5
T_16_19_wire_logic_cluster/lc_4/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_4
T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g0_6
T_16_17_input_2_6
T_16_17_wire_logic_cluster/lc_6/in_2

T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g0_6
T_16_17_wire_logic_cluster/lc_0/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_5
T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_0/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_6
T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g3_2
T_15_19_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g3_2
T_15_19_wire_logic_cluster/lc_1/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_7
T_16_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_7/in_0

T_16_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_6/in_3

End 

Net : tx_fifo.lscc_fifo_inst.n2_cascade_
T_19_17_wire_logic_cluster/lc_3/ltout
T_19_17_wire_logic_cluster/lc_4/in_2

End 

Net : tx_fifo.lscc_fifo_inst.n3391
T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_7/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n3397
T_15_19_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3403
T_16_17_wire_logic_cluster/lc_0/out
T_16_17_sp4_h_l_5
T_15_17_sp4_v_t_46
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_5/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3409
T_16_18_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3415
T_16_19_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_44
T_16_21_lc_trk_g1_4
T_16_21_wire_logic_cluster/lc_5/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n3421
T_18_17_wire_logic_cluster/lc_7/out
T_17_17_sp4_h_l_6
T_16_17_sp4_v_t_37
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_1/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n3427
T_17_17_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_3/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3433
T_15_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_1/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n4
T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g0_1
T_17_18_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g0_1
T_17_18_input_2_1
T_17_18_wire_logic_cluster/lc_1/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_16_20_lc_trk_g2_3
T_16_20_input_2_3
T_16_20_wire_logic_cluster/lc_3/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_16_20_lc_trk_g2_3
T_16_20_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_16_20_lc_trk_g2_3
T_16_20_input_2_7
T_16_20_wire_logic_cluster/lc_7/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_16_20_lc_trk_g2_3
T_16_20_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g1_1
T_15_19_input_2_2
T_15_19_wire_logic_cluster/lc_2/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g3_1
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_14_20_sp4_h_l_4
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_2/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n4_cascade_
T_16_18_wire_logic_cluster/lc_1/ltout
T_16_18_wire_logic_cluster/lc_2/in_2

End 

Net : tx_uart_active_flag
T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx_complete_prev
T_23_15_wire_logic_cluster/lc_5/out
T_23_15_lc_trk_g2_5
T_23_15_wire_logic_cluster/lc_3/in_0

End 

Net : uart_rx_complete_rising_edge
T_23_15_wire_logic_cluster/lc_3/out
T_24_15_sp4_h_l_6
T_26_15_lc_trk_g3_3
T_26_15_wire_logic_cluster/lc_3/in_3

T_23_15_wire_logic_cluster/lc_3/out
T_24_15_sp4_h_l_6
T_27_15_sp4_v_t_46
T_26_16_lc_trk_g3_6
T_26_16_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_23_14_sp12_v_t_22
T_23_21_lc_trk_g2_2
T_23_21_wire_logic_cluster/lc_0/in_0

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_22_19_sp4_v_t_39
T_22_20_lc_trk_g3_7
T_22_20_wire_logic_cluster/lc_5/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_21_19_lc_trk_g2_3
T_21_19_wire_logic_cluster/lc_2/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_22_19_sp4_v_t_42
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_4/in_0

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_22_19_sp4_v_t_42
T_22_22_lc_trk_g1_2
T_22_22_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_24_14_sp4_v_t_39
T_21_18_sp4_h_l_2
T_20_18_sp4_v_t_45
T_20_20_lc_trk_g3_0
T_20_20_wire_logic_cluster/lc_2/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_19_19_sp4_h_l_4
T_19_19_lc_trk_g0_1
T_19_19_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_24_14_sp4_v_t_39
T_21_18_sp4_h_l_2
T_20_18_sp4_v_t_45
T_20_20_lc_trk_g3_0
T_20_20_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_22_19_sp4_v_t_42
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_0/in_0

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_22_19_sp4_v_t_42
T_22_22_lc_trk_g1_2
T_22_22_wire_logic_cluster/lc_2/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_19_19_sp4_h_l_4
T_18_19_sp4_v_t_41
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_2/in_0

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_19_19_sp4_h_l_4
T_15_19_sp4_h_l_7
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_3/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_19_19_sp4_h_l_4
T_18_19_sp4_v_t_41
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_0/in_0

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_19_19_sp4_h_l_4
T_18_19_sp4_v_t_41
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_5/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_19_19_sp4_h_l_4
T_18_19_sp4_v_t_41
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_3/in_3

End 

Net : wr_addr_p1_w_2
T_19_17_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_4/in_0

End 

Net : wr_addr_p1_w_2_cascade_
T_19_17_wire_logic_cluster/lc_5/ltout
T_19_17_wire_logic_cluster/lc_6/in_2

End 

Net : wr_addr_r_0
T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_6
T_18_17_lc_trk_g3_3
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_6
T_20_17_sp4_h_l_2
T_19_17_lc_trk_g0_2
T_19_17_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_6
T_20_17_sp4_h_l_2
T_19_17_lc_trk_g0_2
T_19_17_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_6
T_19_17_sp4_v_t_46
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_6
T_19_17_sp4_v_t_46
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_7/in_3

End 

Net : wr_addr_r_1
T_19_18_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g2_7
T_19_18_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g2_7
T_19_18_wire_logic_cluster/lc_7/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_3/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_0/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_17_18_sp12_h_l_1
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_7/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_17_18_sp12_h_l_1
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_17_18_sp12_h_l_1
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_14_sp4_v_t_43
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_14_sp4_v_t_43
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_18_sp4_v_t_43
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_0/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_14_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_18_sp4_v_t_43
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_14_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_18_sp4_v_t_43
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_17_18_sp4_h_l_11
T_16_14_sp4_v_t_41
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_18_sp4_v_t_43
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_3/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_17_18_sp4_h_l_11
T_16_18_sp4_v_t_46
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_18_sp4_v_t_43
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_18_sp4_v_t_43
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_18_sp4_v_t_43
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_17_18_sp4_h_l_11
T_16_18_sp4_v_t_46
T_15_20_lc_trk_g2_3
T_15_20_wire_logic_cluster/lc_2/in_1

End 

Net : wr_addr_r_2
T_19_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g1_6
T_19_17_wire_logic_cluster/lc_5/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g1_6
T_19_17_wire_logic_cluster/lc_6/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_sp4_h_l_4
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_6/in_1

End 

Net : wr_fifo_en_w
T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g3_6
T_19_18_wire_logic_cluster/lc_4/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g0_6
T_19_17_wire_logic_cluster/lc_6/in_0

End 

Net : wr_fifo_en_w_cascade_
T_19_18_wire_logic_cluster/lc_6/ltout
T_19_18_wire_logic_cluster/lc_7/in_2

End 

