// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "trace_cntrl_32.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic trace_cntrl_32::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic trace_cntrl_32::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> trace_cntrl_32::ap_ST_fsm_state1 = "1";
const sc_lv<3> trace_cntrl_32::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> trace_cntrl_32::ap_ST_fsm_state5 = "100";
const sc_lv<32> trace_cntrl_32::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool trace_cntrl_32::ap_const_boolean_1 = true;
const sc_lv<1> trace_cntrl_32::ap_const_lv1_0 = "0";
const sc_lv<1> trace_cntrl_32::ap_const_lv1_1 = "1";
const sc_lv<2> trace_cntrl_32::ap_const_lv2_0 = "00";
const sc_lv<2> trace_cntrl_32::ap_const_lv2_2 = "10";
const sc_lv<2> trace_cntrl_32::ap_const_lv2_3 = "11";
const sc_lv<2> trace_cntrl_32::ap_const_lv2_1 = "1";
const sc_lv<32> trace_cntrl_32::ap_const_lv32_1 = "1";
const bool trace_cntrl_32::ap_const_boolean_0 = false;
const int trace_cntrl_32::C_S_AXI_DATA_WIDTH = "100000";
const sc_lv<32> trace_cntrl_32::ap_const_lv32_FFFFFFFF = "11111111111111111111111111111111";
const sc_lv<32> trace_cntrl_32::ap_const_lv32_2 = "10";

trace_cntrl_32::trace_cntrl_32(sc_module_name name) : sc_module(name), mVcdFile(0) {
    trace_cntrl_32_trace_cntrl_s_axi_U = new trace_cntrl_32_trace_cntrl_s_axi<C_S_AXI_TRACE_CNTRL_ADDR_WIDTH,C_S_AXI_TRACE_CNTRL_DATA_WIDTH>("trace_cntrl_32_trace_cntrl_s_axi_U");
    trace_cntrl_32_trace_cntrl_s_axi_U->AWVALID(s_axi_trace_cntrl_AWVALID);
    trace_cntrl_32_trace_cntrl_s_axi_U->AWREADY(s_axi_trace_cntrl_AWREADY);
    trace_cntrl_32_trace_cntrl_s_axi_U->AWADDR(s_axi_trace_cntrl_AWADDR);
    trace_cntrl_32_trace_cntrl_s_axi_U->WVALID(s_axi_trace_cntrl_WVALID);
    trace_cntrl_32_trace_cntrl_s_axi_U->WREADY(s_axi_trace_cntrl_WREADY);
    trace_cntrl_32_trace_cntrl_s_axi_U->WDATA(s_axi_trace_cntrl_WDATA);
    trace_cntrl_32_trace_cntrl_s_axi_U->WSTRB(s_axi_trace_cntrl_WSTRB);
    trace_cntrl_32_trace_cntrl_s_axi_U->ARVALID(s_axi_trace_cntrl_ARVALID);
    trace_cntrl_32_trace_cntrl_s_axi_U->ARREADY(s_axi_trace_cntrl_ARREADY);
    trace_cntrl_32_trace_cntrl_s_axi_U->ARADDR(s_axi_trace_cntrl_ARADDR);
    trace_cntrl_32_trace_cntrl_s_axi_U->RVALID(s_axi_trace_cntrl_RVALID);
    trace_cntrl_32_trace_cntrl_s_axi_U->RREADY(s_axi_trace_cntrl_RREADY);
    trace_cntrl_32_trace_cntrl_s_axi_U->RDATA(s_axi_trace_cntrl_RDATA);
    trace_cntrl_32_trace_cntrl_s_axi_U->RRESP(s_axi_trace_cntrl_RRESP);
    trace_cntrl_32_trace_cntrl_s_axi_U->BVALID(s_axi_trace_cntrl_BVALID);
    trace_cntrl_32_trace_cntrl_s_axi_U->BREADY(s_axi_trace_cntrl_BREADY);
    trace_cntrl_32_trace_cntrl_s_axi_U->BRESP(s_axi_trace_cntrl_BRESP);
    trace_cntrl_32_trace_cntrl_s_axi_U->ACLK(ap_clk);
    trace_cntrl_32_trace_cntrl_s_axi_U->ARESET(ap_rst_n_inv);
    trace_cntrl_32_trace_cntrl_s_axi_U->ACLK_EN(ap_var_for_const0);
    trace_cntrl_32_trace_cntrl_s_axi_U->ap_start(ap_start);
    trace_cntrl_32_trace_cntrl_s_axi_U->interrupt(interrupt);
    trace_cntrl_32_trace_cntrl_s_axi_U->ap_ready(ap_ready);
    trace_cntrl_32_trace_cntrl_s_axi_U->ap_done(ap_done);
    trace_cntrl_32_trace_cntrl_s_axi_U->ap_idle(ap_idle);
    trace_cntrl_32_trace_cntrl_s_axi_U->trigger_V(trigger_V);
    trace_cntrl_32_trace_cntrl_s_axi_U->length_r(length_r);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( trace_32_data_V_0_vld_out );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( trace_32_data_V_0_vld_out );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_state3_io );
    sensitive << ( ap_block_state4_io );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( trace_32_data_V_0_vld_out );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_state3_io );
    sensitive << ( ap_block_state4_io );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);
    sensitive << ( trace_32_data_V_0_vld_out );
    sensitive << ( tmp_1_fu_176_p2 );

    SC_METHOD(thread_ap_block_state3_io);
    sensitive << ( capture_32_data_V_1_ack_in );
    sensitive << ( ap_predicate_op58_write_state3 );

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_io);
    sensitive << ( capture_32_data_V_1_ack_in );
    sensitive << ( ap_predicate_op61_write_state4 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5);
    sensitive << ( capture_32_data_V_1_ack_in );
    sensitive << ( capture_32_keep_V_1_ack_in );
    sensitive << ( capture_32_strb_V_1_ack_in );
    sensitive << ( capture_32_user_V_1_ack_in );
    sensitive << ( capture_32_last_V_1_ack_in );
    sensitive << ( capture_32_id_V_1_ack_in );
    sensitive << ( capture_32_dest_V_1_ack_in );

    SC_METHOD(thread_ap_condition_852);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_1_fu_176_p2 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( tmp_1_fu_176_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( capture_32_data_V_1_ack_in );
    sensitive << ( capture_32_data_V_1_state );
    sensitive << ( capture_32_keep_V_1_ack_in );
    sensitive << ( capture_32_keep_V_1_state );
    sensitive << ( capture_32_strb_V_1_ack_in );
    sensitive << ( capture_32_strb_V_1_state );
    sensitive << ( capture_32_user_V_1_ack_in );
    sensitive << ( capture_32_user_V_1_state );
    sensitive << ( capture_32_last_V_1_ack_in );
    sensitive << ( capture_32_last_V_1_state );
    sensitive << ( capture_32_id_V_1_ack_in );
    sensitive << ( capture_32_id_V_1_state );
    sensitive << ( capture_32_dest_V_1_ack_in );
    sensitive << ( capture_32_dest_V_1_state );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_phi_mux_i_1_phi_fu_158_p4);
    sensitive << ( i_reg_144 );
    sensitive << ( tmp_5_fu_215_p2 );
    sensitive << ( ap_phi_reg_pp0_iter0_i_1_reg_155 );
    sensitive << ( i_2_fu_221_p2 );
    sensitive << ( ap_condition_852 );

    SC_METHOD(thread_ap_phi_mux_match_phi_fu_137_p4);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_1_reg_276 );
    sensitive << ( tmp_5_reg_310 );
    sensitive << ( match_reg_133 );

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_i_1_reg_155);

    SC_METHOD(thread_ap_predicate_op58_write_state3);
    sensitive << ( tmp_1_reg_276 );
    sensitive << ( tmp_5_reg_310 );

    SC_METHOD(thread_ap_predicate_op61_write_state4);
    sensitive << ( tmp_1_reg_276_pp0_iter1_reg );
    sensitive << ( tmp_5_reg_310_pp0_iter1_reg );

    SC_METHOD(thread_ap_ready);
    sensitive << ( capture_32_data_V_1_ack_in );
    sensitive << ( capture_32_data_V_1_state );
    sensitive << ( capture_32_keep_V_1_ack_in );
    sensitive << ( capture_32_keep_V_1_state );
    sensitive << ( capture_32_strb_V_1_ack_in );
    sensitive << ( capture_32_strb_V_1_state );
    sensitive << ( capture_32_user_V_1_ack_in );
    sensitive << ( capture_32_user_V_1_state );
    sensitive << ( capture_32_last_V_1_ack_in );
    sensitive << ( capture_32_last_V_1_state );
    sensitive << ( capture_32_id_V_1_ack_in );
    sensitive << ( capture_32_id_V_1_state );
    sensitive << ( capture_32_dest_V_1_ack_in );
    sensitive << ( capture_32_dest_V_1_state );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_capture_32_TDATA);
    sensitive << ( capture_32_data_V_1_data_out );

    SC_METHOD(thread_capture_32_TDATA_blk_n);
    sensitive << ( capture_32_data_V_1_state );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_1_reg_276 );
    sensitive << ( tmp_5_reg_310 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_1_reg_276_pp0_iter1_reg );
    sensitive << ( tmp_5_reg_310_pp0_iter1_reg );

    SC_METHOD(thread_capture_32_TDEST);
    sensitive << ( capture_32_dest_V_1_data_out );

    SC_METHOD(thread_capture_32_TID);
    sensitive << ( capture_32_id_V_1_data_out );

    SC_METHOD(thread_capture_32_TKEEP);
    sensitive << ( capture_32_keep_V_1_data_out );

    SC_METHOD(thread_capture_32_TLAST);
    sensitive << ( capture_32_last_V_1_data_out );

    SC_METHOD(thread_capture_32_TSTRB);
    sensitive << ( capture_32_strb_V_1_data_out );

    SC_METHOD(thread_capture_32_TUSER);
    sensitive << ( capture_32_user_V_1_data_out );

    SC_METHOD(thread_capture_32_TVALID);
    sensitive << ( capture_32_dest_V_1_state );

    SC_METHOD(thread_capture_32_data_V_1_ack_in);
    sensitive << ( capture_32_data_V_1_state );

    SC_METHOD(thread_capture_32_data_V_1_ack_out);
    sensitive << ( capture_32_TREADY );

    SC_METHOD(thread_capture_32_data_V_1_data_out);
    sensitive << ( capture_32_data_V_1_payload_A );
    sensitive << ( capture_32_data_V_1_payload_B );
    sensitive << ( capture_32_data_V_1_sel );

    SC_METHOD(thread_capture_32_data_V_1_load_A);
    sensitive << ( capture_32_data_V_1_sel_wr );
    sensitive << ( capture_32_data_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_data_V_1_load_B);
    sensitive << ( capture_32_data_V_1_sel_wr );
    sensitive << ( capture_32_data_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_data_V_1_sel);
    sensitive << ( capture_32_data_V_1_sel_rd );

    SC_METHOD(thread_capture_32_data_V_1_state_cmp_full);
    sensitive << ( capture_32_data_V_1_state );

    SC_METHOD(thread_capture_32_data_V_1_vld_in);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_predicate_op58_write_state3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_capture_32_data_V_1_vld_out);
    sensitive << ( capture_32_data_V_1_state );

    SC_METHOD(thread_capture_32_dest_V_1_ack_in);
    sensitive << ( capture_32_dest_V_1_state );

    SC_METHOD(thread_capture_32_dest_V_1_ack_out);
    sensitive << ( capture_32_TREADY );

    SC_METHOD(thread_capture_32_dest_V_1_data_out);
    sensitive << ( capture_32_dest_V_1_payload_A );
    sensitive << ( capture_32_dest_V_1_payload_B );
    sensitive << ( capture_32_dest_V_1_sel );

    SC_METHOD(thread_capture_32_dest_V_1_load_A);
    sensitive << ( capture_32_dest_V_1_sel_wr );
    sensitive << ( capture_32_dest_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_dest_V_1_load_B);
    sensitive << ( capture_32_dest_V_1_sel_wr );
    sensitive << ( capture_32_dest_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_dest_V_1_sel);
    sensitive << ( capture_32_dest_V_1_sel_rd );

    SC_METHOD(thread_capture_32_dest_V_1_state_cmp_full);
    sensitive << ( capture_32_dest_V_1_state );

    SC_METHOD(thread_capture_32_dest_V_1_vld_in);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_predicate_op58_write_state3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_capture_32_dest_V_1_vld_out);
    sensitive << ( capture_32_dest_V_1_state );

    SC_METHOD(thread_capture_32_id_V_1_ack_in);
    sensitive << ( capture_32_id_V_1_state );

    SC_METHOD(thread_capture_32_id_V_1_ack_out);
    sensitive << ( capture_32_TREADY );

    SC_METHOD(thread_capture_32_id_V_1_data_out);
    sensitive << ( capture_32_id_V_1_payload_A );
    sensitive << ( capture_32_id_V_1_payload_B );
    sensitive << ( capture_32_id_V_1_sel );

    SC_METHOD(thread_capture_32_id_V_1_load_A);
    sensitive << ( capture_32_id_V_1_sel_wr );
    sensitive << ( capture_32_id_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_id_V_1_load_B);
    sensitive << ( capture_32_id_V_1_sel_wr );
    sensitive << ( capture_32_id_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_id_V_1_sel);
    sensitive << ( capture_32_id_V_1_sel_rd );

    SC_METHOD(thread_capture_32_id_V_1_state_cmp_full);
    sensitive << ( capture_32_id_V_1_state );

    SC_METHOD(thread_capture_32_id_V_1_vld_in);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_predicate_op58_write_state3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_capture_32_id_V_1_vld_out);
    sensitive << ( capture_32_id_V_1_state );

    SC_METHOD(thread_capture_32_keep_V_1_ack_in);
    sensitive << ( capture_32_keep_V_1_state );

    SC_METHOD(thread_capture_32_keep_V_1_ack_out);
    sensitive << ( capture_32_TREADY );

    SC_METHOD(thread_capture_32_keep_V_1_data_out);
    sensitive << ( capture_32_keep_V_1_payload_A );
    sensitive << ( capture_32_keep_V_1_payload_B );
    sensitive << ( capture_32_keep_V_1_sel );

    SC_METHOD(thread_capture_32_keep_V_1_load_A);
    sensitive << ( capture_32_keep_V_1_sel_wr );
    sensitive << ( capture_32_keep_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_keep_V_1_load_B);
    sensitive << ( capture_32_keep_V_1_sel_wr );
    sensitive << ( capture_32_keep_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_keep_V_1_sel);
    sensitive << ( capture_32_keep_V_1_sel_rd );

    SC_METHOD(thread_capture_32_keep_V_1_state_cmp_full);
    sensitive << ( capture_32_keep_V_1_state );

    SC_METHOD(thread_capture_32_keep_V_1_vld_in);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_predicate_op58_write_state3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_capture_32_keep_V_1_vld_out);
    sensitive << ( capture_32_keep_V_1_state );

    SC_METHOD(thread_capture_32_last_V_1_ack_in);
    sensitive << ( capture_32_last_V_1_state );

    SC_METHOD(thread_capture_32_last_V_1_ack_out);
    sensitive << ( capture_32_TREADY );

    SC_METHOD(thread_capture_32_last_V_1_data_out);
    sensitive << ( capture_32_last_V_1_payload_A );
    sensitive << ( capture_32_last_V_1_payload_B );
    sensitive << ( capture_32_last_V_1_sel );

    SC_METHOD(thread_capture_32_last_V_1_load_A);
    sensitive << ( capture_32_last_V_1_sel_wr );
    sensitive << ( capture_32_last_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_last_V_1_load_B);
    sensitive << ( capture_32_last_V_1_sel_wr );
    sensitive << ( capture_32_last_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_last_V_1_sel);
    sensitive << ( capture_32_last_V_1_sel_rd );

    SC_METHOD(thread_capture_32_last_V_1_state_cmp_full);
    sensitive << ( capture_32_last_V_1_state );

    SC_METHOD(thread_capture_32_last_V_1_vld_in);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_predicate_op58_write_state3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_capture_32_last_V_1_vld_out);
    sensitive << ( capture_32_last_V_1_state );

    SC_METHOD(thread_capture_32_strb_V_1_ack_in);
    sensitive << ( capture_32_strb_V_1_state );

    SC_METHOD(thread_capture_32_strb_V_1_ack_out);
    sensitive << ( capture_32_TREADY );

    SC_METHOD(thread_capture_32_strb_V_1_data_out);
    sensitive << ( capture_32_strb_V_1_payload_A );
    sensitive << ( capture_32_strb_V_1_payload_B );
    sensitive << ( capture_32_strb_V_1_sel );

    SC_METHOD(thread_capture_32_strb_V_1_load_A);
    sensitive << ( capture_32_strb_V_1_sel_wr );
    sensitive << ( capture_32_strb_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_strb_V_1_load_B);
    sensitive << ( capture_32_strb_V_1_sel_wr );
    sensitive << ( capture_32_strb_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_strb_V_1_sel);
    sensitive << ( capture_32_strb_V_1_sel_rd );

    SC_METHOD(thread_capture_32_strb_V_1_state_cmp_full);
    sensitive << ( capture_32_strb_V_1_state );

    SC_METHOD(thread_capture_32_strb_V_1_vld_in);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_predicate_op58_write_state3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_capture_32_strb_V_1_vld_out);
    sensitive << ( capture_32_strb_V_1_state );

    SC_METHOD(thread_capture_32_user_V_1_ack_in);
    sensitive << ( capture_32_user_V_1_state );

    SC_METHOD(thread_capture_32_user_V_1_ack_out);
    sensitive << ( capture_32_TREADY );

    SC_METHOD(thread_capture_32_user_V_1_data_out);
    sensitive << ( capture_32_user_V_1_payload_A );
    sensitive << ( capture_32_user_V_1_payload_B );
    sensitive << ( capture_32_user_V_1_sel );

    SC_METHOD(thread_capture_32_user_V_1_load_A);
    sensitive << ( capture_32_user_V_1_sel_wr );
    sensitive << ( capture_32_user_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_user_V_1_load_B);
    sensitive << ( capture_32_user_V_1_sel_wr );
    sensitive << ( capture_32_user_V_1_state_cmp_full );

    SC_METHOD(thread_capture_32_user_V_1_sel);
    sensitive << ( capture_32_user_V_1_sel_rd );

    SC_METHOD(thread_capture_32_user_V_1_state_cmp_full);
    sensitive << ( capture_32_user_V_1_state );

    SC_METHOD(thread_capture_32_user_V_1_vld_in);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_predicate_op58_write_state3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_capture_32_user_V_1_vld_out);
    sensitive << ( capture_32_user_V_1_state );

    SC_METHOD(thread_i_2_fu_221_p2);
    sensitive << ( i_reg_144 );

    SC_METHOD(thread_i_3_fu_247_p2);
    sensitive << ( ap_phi_mux_i_1_phi_fu_158_p4 );

    SC_METHOD(thread_samples_1_fu_236_p2);
    sensitive << ( samples_fu_74 );

    SC_METHOD(thread_tmp_1_fu_176_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_reg_144 );
    sensitive << ( length_read_reg_260 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_tmp_3_fu_205_p2);
    sensitive << ( trace_32_data_V_0_data_out );
    sensitive << ( trigger_V_read_reg_265 );

    SC_METHOD(thread_tmp_4_fu_210_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );
    sensitive << ( trigger_V_read_reg_265 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_3_fu_205_p2 );

    SC_METHOD(thread_tmp_5_fu_215_p2);
    sensitive << ( ap_phi_mux_match_phi_fu_137_p4 );
    sensitive << ( tmp_4_fu_210_p2 );

    SC_METHOD(thread_tmp_fu_165_p2);
    sensitive << ( length_r );

    SC_METHOD(thread_trace_32_TDATA_blk_n);
    sensitive << ( trace_32_data_V_0_state );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_1_fu_176_p2 );

    SC_METHOD(thread_trace_32_TREADY);
    sensitive << ( trace_32_dest_V_0_state );

    SC_METHOD(thread_trace_32_data_V_0_ack_in);
    sensitive << ( trace_32_data_V_0_state );

    SC_METHOD(thread_trace_32_data_V_0_ack_out);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_trace_32_data_V_0_data_out);
    sensitive << ( trace_32_data_V_0_payload_A );
    sensitive << ( trace_32_data_V_0_payload_B );
    sensitive << ( trace_32_data_V_0_sel );

    SC_METHOD(thread_trace_32_data_V_0_load_A);
    sensitive << ( trace_32_data_V_0_sel_wr );
    sensitive << ( trace_32_data_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_data_V_0_load_B);
    sensitive << ( trace_32_data_V_0_sel_wr );
    sensitive << ( trace_32_data_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_data_V_0_sel);
    sensitive << ( trace_32_data_V_0_sel_rd );

    SC_METHOD(thread_trace_32_data_V_0_state_cmp_full);
    sensitive << ( trace_32_data_V_0_state );

    SC_METHOD(thread_trace_32_data_V_0_vld_in);
    sensitive << ( trace_32_TVALID );

    SC_METHOD(thread_trace_32_data_V_0_vld_out);
    sensitive << ( trace_32_data_V_0_state );

    SC_METHOD(thread_trace_32_dest_V_0_ack_in);
    sensitive << ( trace_32_dest_V_0_state );

    SC_METHOD(thread_trace_32_dest_V_0_ack_out);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_trace_32_dest_V_0_data_out);
    sensitive << ( trace_32_dest_V_0_payload_A );
    sensitive << ( trace_32_dest_V_0_payload_B );
    sensitive << ( trace_32_dest_V_0_sel );

    SC_METHOD(thread_trace_32_dest_V_0_load_A);
    sensitive << ( trace_32_dest_V_0_sel_wr );
    sensitive << ( trace_32_dest_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_dest_V_0_load_B);
    sensitive << ( trace_32_dest_V_0_sel_wr );
    sensitive << ( trace_32_dest_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_dest_V_0_sel);
    sensitive << ( trace_32_dest_V_0_sel_rd );

    SC_METHOD(thread_trace_32_dest_V_0_state_cmp_full);
    sensitive << ( trace_32_dest_V_0_state );

    SC_METHOD(thread_trace_32_dest_V_0_vld_in);
    sensitive << ( trace_32_TVALID );

    SC_METHOD(thread_trace_32_dest_V_0_vld_out);
    sensitive << ( trace_32_dest_V_0_state );

    SC_METHOD(thread_trace_32_id_V_0_ack_in);
    sensitive << ( trace_32_id_V_0_state );

    SC_METHOD(thread_trace_32_id_V_0_ack_out);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_trace_32_id_V_0_data_out);
    sensitive << ( trace_32_id_V_0_payload_A );
    sensitive << ( trace_32_id_V_0_payload_B );
    sensitive << ( trace_32_id_V_0_sel );

    SC_METHOD(thread_trace_32_id_V_0_load_A);
    sensitive << ( trace_32_id_V_0_sel_wr );
    sensitive << ( trace_32_id_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_id_V_0_load_B);
    sensitive << ( trace_32_id_V_0_sel_wr );
    sensitive << ( trace_32_id_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_id_V_0_sel);
    sensitive << ( trace_32_id_V_0_sel_rd );

    SC_METHOD(thread_trace_32_id_V_0_state_cmp_full);
    sensitive << ( trace_32_id_V_0_state );

    SC_METHOD(thread_trace_32_id_V_0_vld_in);
    sensitive << ( trace_32_TVALID );

    SC_METHOD(thread_trace_32_id_V_0_vld_out);
    sensitive << ( trace_32_id_V_0_state );

    SC_METHOD(thread_trace_32_keep_V_0_ack_in);
    sensitive << ( trace_32_keep_V_0_state );

    SC_METHOD(thread_trace_32_keep_V_0_ack_out);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_trace_32_keep_V_0_data_out);
    sensitive << ( trace_32_keep_V_0_payload_A );
    sensitive << ( trace_32_keep_V_0_payload_B );
    sensitive << ( trace_32_keep_V_0_sel );

    SC_METHOD(thread_trace_32_keep_V_0_load_A);
    sensitive << ( trace_32_keep_V_0_sel_wr );
    sensitive << ( trace_32_keep_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_keep_V_0_load_B);
    sensitive << ( trace_32_keep_V_0_sel_wr );
    sensitive << ( trace_32_keep_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_keep_V_0_sel);
    sensitive << ( trace_32_keep_V_0_sel_rd );

    SC_METHOD(thread_trace_32_keep_V_0_state_cmp_full);
    sensitive << ( trace_32_keep_V_0_state );

    SC_METHOD(thread_trace_32_keep_V_0_vld_in);
    sensitive << ( trace_32_TVALID );

    SC_METHOD(thread_trace_32_keep_V_0_vld_out);
    sensitive << ( trace_32_keep_V_0_state );

    SC_METHOD(thread_trace_32_strb_V_0_ack_in);
    sensitive << ( trace_32_strb_V_0_state );

    SC_METHOD(thread_trace_32_strb_V_0_ack_out);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_trace_32_strb_V_0_data_out);
    sensitive << ( trace_32_strb_V_0_payload_A );
    sensitive << ( trace_32_strb_V_0_payload_B );
    sensitive << ( trace_32_strb_V_0_sel );

    SC_METHOD(thread_trace_32_strb_V_0_load_A);
    sensitive << ( trace_32_strb_V_0_sel_wr );
    sensitive << ( trace_32_strb_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_strb_V_0_load_B);
    sensitive << ( trace_32_strb_V_0_sel_wr );
    sensitive << ( trace_32_strb_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_strb_V_0_sel);
    sensitive << ( trace_32_strb_V_0_sel_rd );

    SC_METHOD(thread_trace_32_strb_V_0_state_cmp_full);
    sensitive << ( trace_32_strb_V_0_state );

    SC_METHOD(thread_trace_32_strb_V_0_vld_in);
    sensitive << ( trace_32_TVALID );

    SC_METHOD(thread_trace_32_strb_V_0_vld_out);
    sensitive << ( trace_32_strb_V_0_state );

    SC_METHOD(thread_trace_32_user_V_0_ack_in);
    sensitive << ( trace_32_user_V_0_state );

    SC_METHOD(thread_trace_32_user_V_0_ack_out);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_trace_32_user_V_0_data_out);
    sensitive << ( trace_32_user_V_0_payload_A );
    sensitive << ( trace_32_user_V_0_payload_B );
    sensitive << ( trace_32_user_V_0_sel );

    SC_METHOD(thread_trace_32_user_V_0_load_A);
    sensitive << ( trace_32_user_V_0_sel_wr );
    sensitive << ( trace_32_user_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_user_V_0_load_B);
    sensitive << ( trace_32_user_V_0_sel_wr );
    sensitive << ( trace_32_user_V_0_state_cmp_full );

    SC_METHOD(thread_trace_32_user_V_0_sel);
    sensitive << ( trace_32_user_V_0_sel_rd );

    SC_METHOD(thread_trace_32_user_V_0_state_cmp_full);
    sensitive << ( trace_32_user_V_0_state );

    SC_METHOD(thread_trace_32_user_V_0_vld_in);
    sensitive << ( trace_32_TVALID );

    SC_METHOD(thread_trace_32_user_V_0_vld_out);
    sensitive << ( trace_32_user_V_0_state );

    SC_METHOD(thread_trace_temp_last_V_fu_231_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );
    sensitive << ( tmp_reg_271 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_5_fu_215_p2 );
    sensitive << ( samples_fu_74 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( capture_32_data_V_1_ack_in );
    sensitive << ( capture_32_data_V_1_state );
    sensitive << ( capture_32_keep_V_1_ack_in );
    sensitive << ( capture_32_keep_V_1_state );
    sensitive << ( capture_32_strb_V_1_ack_in );
    sensitive << ( capture_32_strb_V_1_state );
    sensitive << ( capture_32_user_V_1_ack_in );
    sensitive << ( capture_32_user_V_1_state );
    sensitive << ( capture_32_last_V_1_ack_in );
    sensitive << ( capture_32_last_V_1_state );
    sensitive << ( capture_32_id_V_1_ack_in );
    sensitive << ( capture_32_id_V_1_state );
    sensitive << ( capture_32_dest_V_1_ack_in );
    sensitive << ( capture_32_dest_V_1_state );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_1_fu_176_p2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_CS_fsm_state5 );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "001";
    trace_32_data_V_0_sel_rd = SC_LOGIC_0;
    trace_32_data_V_0_sel_wr = SC_LOGIC_0;
    trace_32_data_V_0_state = "00";
    trace_32_keep_V_0_sel_rd = SC_LOGIC_0;
    trace_32_keep_V_0_sel_wr = SC_LOGIC_0;
    trace_32_keep_V_0_state = "00";
    trace_32_strb_V_0_sel_rd = SC_LOGIC_0;
    trace_32_strb_V_0_sel_wr = SC_LOGIC_0;
    trace_32_strb_V_0_state = "00";
    trace_32_user_V_0_sel_rd = SC_LOGIC_0;
    trace_32_user_V_0_sel_wr = SC_LOGIC_0;
    trace_32_user_V_0_state = "00";
    trace_32_id_V_0_sel_rd = SC_LOGIC_0;
    trace_32_id_V_0_sel_wr = SC_LOGIC_0;
    trace_32_id_V_0_state = "00";
    trace_32_dest_V_0_sel_rd = SC_LOGIC_0;
    trace_32_dest_V_0_sel_wr = SC_LOGIC_0;
    trace_32_dest_V_0_state = "00";
    capture_32_data_V_1_sel_rd = SC_LOGIC_0;
    capture_32_data_V_1_sel_wr = SC_LOGIC_0;
    capture_32_data_V_1_state = "00";
    capture_32_keep_V_1_sel_rd = SC_LOGIC_0;
    capture_32_keep_V_1_sel_wr = SC_LOGIC_0;
    capture_32_keep_V_1_state = "00";
    capture_32_strb_V_1_sel_rd = SC_LOGIC_0;
    capture_32_strb_V_1_sel_wr = SC_LOGIC_0;
    capture_32_strb_V_1_state = "00";
    capture_32_user_V_1_sel_rd = SC_LOGIC_0;
    capture_32_user_V_1_sel_wr = SC_LOGIC_0;
    capture_32_user_V_1_state = "00";
    capture_32_last_V_1_sel_rd = SC_LOGIC_0;
    capture_32_last_V_1_sel_wr = SC_LOGIC_0;
    capture_32_last_V_1_state = "00";
    capture_32_id_V_1_sel_rd = SC_LOGIC_0;
    capture_32_id_V_1_sel_wr = SC_LOGIC_0;
    capture_32_id_V_1_state = "00";
    capture_32_dest_V_1_sel_rd = SC_LOGIC_0;
    capture_32_dest_V_1_sel_wr = SC_LOGIC_0;
    capture_32_dest_V_1_state = "00";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "trace_cntrl_32_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, trace_32_TDATA, "(port)trace_32_TDATA");
    sc_trace(mVcdFile, trace_32_TVALID, "(port)trace_32_TVALID");
    sc_trace(mVcdFile, trace_32_TREADY, "(port)trace_32_TREADY");
    sc_trace(mVcdFile, trace_32_TKEEP, "(port)trace_32_TKEEP");
    sc_trace(mVcdFile, trace_32_TSTRB, "(port)trace_32_TSTRB");
    sc_trace(mVcdFile, trace_32_TUSER, "(port)trace_32_TUSER");
    sc_trace(mVcdFile, trace_32_TLAST, "(port)trace_32_TLAST");
    sc_trace(mVcdFile, trace_32_TID, "(port)trace_32_TID");
    sc_trace(mVcdFile, trace_32_TDEST, "(port)trace_32_TDEST");
    sc_trace(mVcdFile, capture_32_TDATA, "(port)capture_32_TDATA");
    sc_trace(mVcdFile, capture_32_TVALID, "(port)capture_32_TVALID");
    sc_trace(mVcdFile, capture_32_TREADY, "(port)capture_32_TREADY");
    sc_trace(mVcdFile, capture_32_TKEEP, "(port)capture_32_TKEEP");
    sc_trace(mVcdFile, capture_32_TSTRB, "(port)capture_32_TSTRB");
    sc_trace(mVcdFile, capture_32_TUSER, "(port)capture_32_TUSER");
    sc_trace(mVcdFile, capture_32_TLAST, "(port)capture_32_TLAST");
    sc_trace(mVcdFile, capture_32_TID, "(port)capture_32_TID");
    sc_trace(mVcdFile, capture_32_TDEST, "(port)capture_32_TDEST");
    sc_trace(mVcdFile, s_axi_trace_cntrl_AWVALID, "(port)s_axi_trace_cntrl_AWVALID");
    sc_trace(mVcdFile, s_axi_trace_cntrl_AWREADY, "(port)s_axi_trace_cntrl_AWREADY");
    sc_trace(mVcdFile, s_axi_trace_cntrl_AWADDR, "(port)s_axi_trace_cntrl_AWADDR");
    sc_trace(mVcdFile, s_axi_trace_cntrl_WVALID, "(port)s_axi_trace_cntrl_WVALID");
    sc_trace(mVcdFile, s_axi_trace_cntrl_WREADY, "(port)s_axi_trace_cntrl_WREADY");
    sc_trace(mVcdFile, s_axi_trace_cntrl_WDATA, "(port)s_axi_trace_cntrl_WDATA");
    sc_trace(mVcdFile, s_axi_trace_cntrl_WSTRB, "(port)s_axi_trace_cntrl_WSTRB");
    sc_trace(mVcdFile, s_axi_trace_cntrl_ARVALID, "(port)s_axi_trace_cntrl_ARVALID");
    sc_trace(mVcdFile, s_axi_trace_cntrl_ARREADY, "(port)s_axi_trace_cntrl_ARREADY");
    sc_trace(mVcdFile, s_axi_trace_cntrl_ARADDR, "(port)s_axi_trace_cntrl_ARADDR");
    sc_trace(mVcdFile, s_axi_trace_cntrl_RVALID, "(port)s_axi_trace_cntrl_RVALID");
    sc_trace(mVcdFile, s_axi_trace_cntrl_RREADY, "(port)s_axi_trace_cntrl_RREADY");
    sc_trace(mVcdFile, s_axi_trace_cntrl_RDATA, "(port)s_axi_trace_cntrl_RDATA");
    sc_trace(mVcdFile, s_axi_trace_cntrl_RRESP, "(port)s_axi_trace_cntrl_RRESP");
    sc_trace(mVcdFile, s_axi_trace_cntrl_BVALID, "(port)s_axi_trace_cntrl_BVALID");
    sc_trace(mVcdFile, s_axi_trace_cntrl_BREADY, "(port)s_axi_trace_cntrl_BREADY");
    sc_trace(mVcdFile, s_axi_trace_cntrl_BRESP, "(port)s_axi_trace_cntrl_BRESP");
    sc_trace(mVcdFile, interrupt, "(port)interrupt");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_start, "ap_start");
    sc_trace(mVcdFile, ap_done, "ap_done");
    sc_trace(mVcdFile, ap_idle, "ap_idle");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, ap_ready, "ap_ready");
    sc_trace(mVcdFile, trace_32_data_V_0_data_out, "trace_32_data_V_0_data_out");
    sc_trace(mVcdFile, trace_32_data_V_0_vld_in, "trace_32_data_V_0_vld_in");
    sc_trace(mVcdFile, trace_32_data_V_0_vld_out, "trace_32_data_V_0_vld_out");
    sc_trace(mVcdFile, trace_32_data_V_0_ack_in, "trace_32_data_V_0_ack_in");
    sc_trace(mVcdFile, trace_32_data_V_0_ack_out, "trace_32_data_V_0_ack_out");
    sc_trace(mVcdFile, trace_32_data_V_0_payload_A, "trace_32_data_V_0_payload_A");
    sc_trace(mVcdFile, trace_32_data_V_0_payload_B, "trace_32_data_V_0_payload_B");
    sc_trace(mVcdFile, trace_32_data_V_0_sel_rd, "trace_32_data_V_0_sel_rd");
    sc_trace(mVcdFile, trace_32_data_V_0_sel_wr, "trace_32_data_V_0_sel_wr");
    sc_trace(mVcdFile, trace_32_data_V_0_sel, "trace_32_data_V_0_sel");
    sc_trace(mVcdFile, trace_32_data_V_0_load_A, "trace_32_data_V_0_load_A");
    sc_trace(mVcdFile, trace_32_data_V_0_load_B, "trace_32_data_V_0_load_B");
    sc_trace(mVcdFile, trace_32_data_V_0_state, "trace_32_data_V_0_state");
    sc_trace(mVcdFile, trace_32_data_V_0_state_cmp_full, "trace_32_data_V_0_state_cmp_full");
    sc_trace(mVcdFile, trace_32_keep_V_0_data_out, "trace_32_keep_V_0_data_out");
    sc_trace(mVcdFile, trace_32_keep_V_0_vld_in, "trace_32_keep_V_0_vld_in");
    sc_trace(mVcdFile, trace_32_keep_V_0_vld_out, "trace_32_keep_V_0_vld_out");
    sc_trace(mVcdFile, trace_32_keep_V_0_ack_in, "trace_32_keep_V_0_ack_in");
    sc_trace(mVcdFile, trace_32_keep_V_0_ack_out, "trace_32_keep_V_0_ack_out");
    sc_trace(mVcdFile, trace_32_keep_V_0_payload_A, "trace_32_keep_V_0_payload_A");
    sc_trace(mVcdFile, trace_32_keep_V_0_payload_B, "trace_32_keep_V_0_payload_B");
    sc_trace(mVcdFile, trace_32_keep_V_0_sel_rd, "trace_32_keep_V_0_sel_rd");
    sc_trace(mVcdFile, trace_32_keep_V_0_sel_wr, "trace_32_keep_V_0_sel_wr");
    sc_trace(mVcdFile, trace_32_keep_V_0_sel, "trace_32_keep_V_0_sel");
    sc_trace(mVcdFile, trace_32_keep_V_0_load_A, "trace_32_keep_V_0_load_A");
    sc_trace(mVcdFile, trace_32_keep_V_0_load_B, "trace_32_keep_V_0_load_B");
    sc_trace(mVcdFile, trace_32_keep_V_0_state, "trace_32_keep_V_0_state");
    sc_trace(mVcdFile, trace_32_keep_V_0_state_cmp_full, "trace_32_keep_V_0_state_cmp_full");
    sc_trace(mVcdFile, trace_32_strb_V_0_data_out, "trace_32_strb_V_0_data_out");
    sc_trace(mVcdFile, trace_32_strb_V_0_vld_in, "trace_32_strb_V_0_vld_in");
    sc_trace(mVcdFile, trace_32_strb_V_0_vld_out, "trace_32_strb_V_0_vld_out");
    sc_trace(mVcdFile, trace_32_strb_V_0_ack_in, "trace_32_strb_V_0_ack_in");
    sc_trace(mVcdFile, trace_32_strb_V_0_ack_out, "trace_32_strb_V_0_ack_out");
    sc_trace(mVcdFile, trace_32_strb_V_0_payload_A, "trace_32_strb_V_0_payload_A");
    sc_trace(mVcdFile, trace_32_strb_V_0_payload_B, "trace_32_strb_V_0_payload_B");
    sc_trace(mVcdFile, trace_32_strb_V_0_sel_rd, "trace_32_strb_V_0_sel_rd");
    sc_trace(mVcdFile, trace_32_strb_V_0_sel_wr, "trace_32_strb_V_0_sel_wr");
    sc_trace(mVcdFile, trace_32_strb_V_0_sel, "trace_32_strb_V_0_sel");
    sc_trace(mVcdFile, trace_32_strb_V_0_load_A, "trace_32_strb_V_0_load_A");
    sc_trace(mVcdFile, trace_32_strb_V_0_load_B, "trace_32_strb_V_0_load_B");
    sc_trace(mVcdFile, trace_32_strb_V_0_state, "trace_32_strb_V_0_state");
    sc_trace(mVcdFile, trace_32_strb_V_0_state_cmp_full, "trace_32_strb_V_0_state_cmp_full");
    sc_trace(mVcdFile, trace_32_user_V_0_data_out, "trace_32_user_V_0_data_out");
    sc_trace(mVcdFile, trace_32_user_V_0_vld_in, "trace_32_user_V_0_vld_in");
    sc_trace(mVcdFile, trace_32_user_V_0_vld_out, "trace_32_user_V_0_vld_out");
    sc_trace(mVcdFile, trace_32_user_V_0_ack_in, "trace_32_user_V_0_ack_in");
    sc_trace(mVcdFile, trace_32_user_V_0_ack_out, "trace_32_user_V_0_ack_out");
    sc_trace(mVcdFile, trace_32_user_V_0_payload_A, "trace_32_user_V_0_payload_A");
    sc_trace(mVcdFile, trace_32_user_V_0_payload_B, "trace_32_user_V_0_payload_B");
    sc_trace(mVcdFile, trace_32_user_V_0_sel_rd, "trace_32_user_V_0_sel_rd");
    sc_trace(mVcdFile, trace_32_user_V_0_sel_wr, "trace_32_user_V_0_sel_wr");
    sc_trace(mVcdFile, trace_32_user_V_0_sel, "trace_32_user_V_0_sel");
    sc_trace(mVcdFile, trace_32_user_V_0_load_A, "trace_32_user_V_0_load_A");
    sc_trace(mVcdFile, trace_32_user_V_0_load_B, "trace_32_user_V_0_load_B");
    sc_trace(mVcdFile, trace_32_user_V_0_state, "trace_32_user_V_0_state");
    sc_trace(mVcdFile, trace_32_user_V_0_state_cmp_full, "trace_32_user_V_0_state_cmp_full");
    sc_trace(mVcdFile, trace_32_id_V_0_data_out, "trace_32_id_V_0_data_out");
    sc_trace(mVcdFile, trace_32_id_V_0_vld_in, "trace_32_id_V_0_vld_in");
    sc_trace(mVcdFile, trace_32_id_V_0_vld_out, "trace_32_id_V_0_vld_out");
    sc_trace(mVcdFile, trace_32_id_V_0_ack_in, "trace_32_id_V_0_ack_in");
    sc_trace(mVcdFile, trace_32_id_V_0_ack_out, "trace_32_id_V_0_ack_out");
    sc_trace(mVcdFile, trace_32_id_V_0_payload_A, "trace_32_id_V_0_payload_A");
    sc_trace(mVcdFile, trace_32_id_V_0_payload_B, "trace_32_id_V_0_payload_B");
    sc_trace(mVcdFile, trace_32_id_V_0_sel_rd, "trace_32_id_V_0_sel_rd");
    sc_trace(mVcdFile, trace_32_id_V_0_sel_wr, "trace_32_id_V_0_sel_wr");
    sc_trace(mVcdFile, trace_32_id_V_0_sel, "trace_32_id_V_0_sel");
    sc_trace(mVcdFile, trace_32_id_V_0_load_A, "trace_32_id_V_0_load_A");
    sc_trace(mVcdFile, trace_32_id_V_0_load_B, "trace_32_id_V_0_load_B");
    sc_trace(mVcdFile, trace_32_id_V_0_state, "trace_32_id_V_0_state");
    sc_trace(mVcdFile, trace_32_id_V_0_state_cmp_full, "trace_32_id_V_0_state_cmp_full");
    sc_trace(mVcdFile, trace_32_dest_V_0_data_out, "trace_32_dest_V_0_data_out");
    sc_trace(mVcdFile, trace_32_dest_V_0_vld_in, "trace_32_dest_V_0_vld_in");
    sc_trace(mVcdFile, trace_32_dest_V_0_vld_out, "trace_32_dest_V_0_vld_out");
    sc_trace(mVcdFile, trace_32_dest_V_0_ack_in, "trace_32_dest_V_0_ack_in");
    sc_trace(mVcdFile, trace_32_dest_V_0_ack_out, "trace_32_dest_V_0_ack_out");
    sc_trace(mVcdFile, trace_32_dest_V_0_payload_A, "trace_32_dest_V_0_payload_A");
    sc_trace(mVcdFile, trace_32_dest_V_0_payload_B, "trace_32_dest_V_0_payload_B");
    sc_trace(mVcdFile, trace_32_dest_V_0_sel_rd, "trace_32_dest_V_0_sel_rd");
    sc_trace(mVcdFile, trace_32_dest_V_0_sel_wr, "trace_32_dest_V_0_sel_wr");
    sc_trace(mVcdFile, trace_32_dest_V_0_sel, "trace_32_dest_V_0_sel");
    sc_trace(mVcdFile, trace_32_dest_V_0_load_A, "trace_32_dest_V_0_load_A");
    sc_trace(mVcdFile, trace_32_dest_V_0_load_B, "trace_32_dest_V_0_load_B");
    sc_trace(mVcdFile, trace_32_dest_V_0_state, "trace_32_dest_V_0_state");
    sc_trace(mVcdFile, trace_32_dest_V_0_state_cmp_full, "trace_32_dest_V_0_state_cmp_full");
    sc_trace(mVcdFile, capture_32_data_V_1_data_out, "capture_32_data_V_1_data_out");
    sc_trace(mVcdFile, capture_32_data_V_1_vld_in, "capture_32_data_V_1_vld_in");
    sc_trace(mVcdFile, capture_32_data_V_1_vld_out, "capture_32_data_V_1_vld_out");
    sc_trace(mVcdFile, capture_32_data_V_1_ack_in, "capture_32_data_V_1_ack_in");
    sc_trace(mVcdFile, capture_32_data_V_1_ack_out, "capture_32_data_V_1_ack_out");
    sc_trace(mVcdFile, capture_32_data_V_1_payload_A, "capture_32_data_V_1_payload_A");
    sc_trace(mVcdFile, capture_32_data_V_1_payload_B, "capture_32_data_V_1_payload_B");
    sc_trace(mVcdFile, capture_32_data_V_1_sel_rd, "capture_32_data_V_1_sel_rd");
    sc_trace(mVcdFile, capture_32_data_V_1_sel_wr, "capture_32_data_V_1_sel_wr");
    sc_trace(mVcdFile, capture_32_data_V_1_sel, "capture_32_data_V_1_sel");
    sc_trace(mVcdFile, capture_32_data_V_1_load_A, "capture_32_data_V_1_load_A");
    sc_trace(mVcdFile, capture_32_data_V_1_load_B, "capture_32_data_V_1_load_B");
    sc_trace(mVcdFile, capture_32_data_V_1_state, "capture_32_data_V_1_state");
    sc_trace(mVcdFile, capture_32_data_V_1_state_cmp_full, "capture_32_data_V_1_state_cmp_full");
    sc_trace(mVcdFile, capture_32_keep_V_1_data_out, "capture_32_keep_V_1_data_out");
    sc_trace(mVcdFile, capture_32_keep_V_1_vld_in, "capture_32_keep_V_1_vld_in");
    sc_trace(mVcdFile, capture_32_keep_V_1_vld_out, "capture_32_keep_V_1_vld_out");
    sc_trace(mVcdFile, capture_32_keep_V_1_ack_in, "capture_32_keep_V_1_ack_in");
    sc_trace(mVcdFile, capture_32_keep_V_1_ack_out, "capture_32_keep_V_1_ack_out");
    sc_trace(mVcdFile, capture_32_keep_V_1_payload_A, "capture_32_keep_V_1_payload_A");
    sc_trace(mVcdFile, capture_32_keep_V_1_payload_B, "capture_32_keep_V_1_payload_B");
    sc_trace(mVcdFile, capture_32_keep_V_1_sel_rd, "capture_32_keep_V_1_sel_rd");
    sc_trace(mVcdFile, capture_32_keep_V_1_sel_wr, "capture_32_keep_V_1_sel_wr");
    sc_trace(mVcdFile, capture_32_keep_V_1_sel, "capture_32_keep_V_1_sel");
    sc_trace(mVcdFile, capture_32_keep_V_1_load_A, "capture_32_keep_V_1_load_A");
    sc_trace(mVcdFile, capture_32_keep_V_1_load_B, "capture_32_keep_V_1_load_B");
    sc_trace(mVcdFile, capture_32_keep_V_1_state, "capture_32_keep_V_1_state");
    sc_trace(mVcdFile, capture_32_keep_V_1_state_cmp_full, "capture_32_keep_V_1_state_cmp_full");
    sc_trace(mVcdFile, capture_32_strb_V_1_data_out, "capture_32_strb_V_1_data_out");
    sc_trace(mVcdFile, capture_32_strb_V_1_vld_in, "capture_32_strb_V_1_vld_in");
    sc_trace(mVcdFile, capture_32_strb_V_1_vld_out, "capture_32_strb_V_1_vld_out");
    sc_trace(mVcdFile, capture_32_strb_V_1_ack_in, "capture_32_strb_V_1_ack_in");
    sc_trace(mVcdFile, capture_32_strb_V_1_ack_out, "capture_32_strb_V_1_ack_out");
    sc_trace(mVcdFile, capture_32_strb_V_1_payload_A, "capture_32_strb_V_1_payload_A");
    sc_trace(mVcdFile, capture_32_strb_V_1_payload_B, "capture_32_strb_V_1_payload_B");
    sc_trace(mVcdFile, capture_32_strb_V_1_sel_rd, "capture_32_strb_V_1_sel_rd");
    sc_trace(mVcdFile, capture_32_strb_V_1_sel_wr, "capture_32_strb_V_1_sel_wr");
    sc_trace(mVcdFile, capture_32_strb_V_1_sel, "capture_32_strb_V_1_sel");
    sc_trace(mVcdFile, capture_32_strb_V_1_load_A, "capture_32_strb_V_1_load_A");
    sc_trace(mVcdFile, capture_32_strb_V_1_load_B, "capture_32_strb_V_1_load_B");
    sc_trace(mVcdFile, capture_32_strb_V_1_state, "capture_32_strb_V_1_state");
    sc_trace(mVcdFile, capture_32_strb_V_1_state_cmp_full, "capture_32_strb_V_1_state_cmp_full");
    sc_trace(mVcdFile, capture_32_user_V_1_data_out, "capture_32_user_V_1_data_out");
    sc_trace(mVcdFile, capture_32_user_V_1_vld_in, "capture_32_user_V_1_vld_in");
    sc_trace(mVcdFile, capture_32_user_V_1_vld_out, "capture_32_user_V_1_vld_out");
    sc_trace(mVcdFile, capture_32_user_V_1_ack_in, "capture_32_user_V_1_ack_in");
    sc_trace(mVcdFile, capture_32_user_V_1_ack_out, "capture_32_user_V_1_ack_out");
    sc_trace(mVcdFile, capture_32_user_V_1_payload_A, "capture_32_user_V_1_payload_A");
    sc_trace(mVcdFile, capture_32_user_V_1_payload_B, "capture_32_user_V_1_payload_B");
    sc_trace(mVcdFile, capture_32_user_V_1_sel_rd, "capture_32_user_V_1_sel_rd");
    sc_trace(mVcdFile, capture_32_user_V_1_sel_wr, "capture_32_user_V_1_sel_wr");
    sc_trace(mVcdFile, capture_32_user_V_1_sel, "capture_32_user_V_1_sel");
    sc_trace(mVcdFile, capture_32_user_V_1_load_A, "capture_32_user_V_1_load_A");
    sc_trace(mVcdFile, capture_32_user_V_1_load_B, "capture_32_user_V_1_load_B");
    sc_trace(mVcdFile, capture_32_user_V_1_state, "capture_32_user_V_1_state");
    sc_trace(mVcdFile, capture_32_user_V_1_state_cmp_full, "capture_32_user_V_1_state_cmp_full");
    sc_trace(mVcdFile, capture_32_last_V_1_data_out, "capture_32_last_V_1_data_out");
    sc_trace(mVcdFile, capture_32_last_V_1_vld_in, "capture_32_last_V_1_vld_in");
    sc_trace(mVcdFile, capture_32_last_V_1_vld_out, "capture_32_last_V_1_vld_out");
    sc_trace(mVcdFile, capture_32_last_V_1_ack_in, "capture_32_last_V_1_ack_in");
    sc_trace(mVcdFile, capture_32_last_V_1_ack_out, "capture_32_last_V_1_ack_out");
    sc_trace(mVcdFile, capture_32_last_V_1_payload_A, "capture_32_last_V_1_payload_A");
    sc_trace(mVcdFile, capture_32_last_V_1_payload_B, "capture_32_last_V_1_payload_B");
    sc_trace(mVcdFile, capture_32_last_V_1_sel_rd, "capture_32_last_V_1_sel_rd");
    sc_trace(mVcdFile, capture_32_last_V_1_sel_wr, "capture_32_last_V_1_sel_wr");
    sc_trace(mVcdFile, capture_32_last_V_1_sel, "capture_32_last_V_1_sel");
    sc_trace(mVcdFile, capture_32_last_V_1_load_A, "capture_32_last_V_1_load_A");
    sc_trace(mVcdFile, capture_32_last_V_1_load_B, "capture_32_last_V_1_load_B");
    sc_trace(mVcdFile, capture_32_last_V_1_state, "capture_32_last_V_1_state");
    sc_trace(mVcdFile, capture_32_last_V_1_state_cmp_full, "capture_32_last_V_1_state_cmp_full");
    sc_trace(mVcdFile, capture_32_id_V_1_data_out, "capture_32_id_V_1_data_out");
    sc_trace(mVcdFile, capture_32_id_V_1_vld_in, "capture_32_id_V_1_vld_in");
    sc_trace(mVcdFile, capture_32_id_V_1_vld_out, "capture_32_id_V_1_vld_out");
    sc_trace(mVcdFile, capture_32_id_V_1_ack_in, "capture_32_id_V_1_ack_in");
    sc_trace(mVcdFile, capture_32_id_V_1_ack_out, "capture_32_id_V_1_ack_out");
    sc_trace(mVcdFile, capture_32_id_V_1_payload_A, "capture_32_id_V_1_payload_A");
    sc_trace(mVcdFile, capture_32_id_V_1_payload_B, "capture_32_id_V_1_payload_B");
    sc_trace(mVcdFile, capture_32_id_V_1_sel_rd, "capture_32_id_V_1_sel_rd");
    sc_trace(mVcdFile, capture_32_id_V_1_sel_wr, "capture_32_id_V_1_sel_wr");
    sc_trace(mVcdFile, capture_32_id_V_1_sel, "capture_32_id_V_1_sel");
    sc_trace(mVcdFile, capture_32_id_V_1_load_A, "capture_32_id_V_1_load_A");
    sc_trace(mVcdFile, capture_32_id_V_1_load_B, "capture_32_id_V_1_load_B");
    sc_trace(mVcdFile, capture_32_id_V_1_state, "capture_32_id_V_1_state");
    sc_trace(mVcdFile, capture_32_id_V_1_state_cmp_full, "capture_32_id_V_1_state_cmp_full");
    sc_trace(mVcdFile, capture_32_dest_V_1_data_out, "capture_32_dest_V_1_data_out");
    sc_trace(mVcdFile, capture_32_dest_V_1_vld_in, "capture_32_dest_V_1_vld_in");
    sc_trace(mVcdFile, capture_32_dest_V_1_vld_out, "capture_32_dest_V_1_vld_out");
    sc_trace(mVcdFile, capture_32_dest_V_1_ack_in, "capture_32_dest_V_1_ack_in");
    sc_trace(mVcdFile, capture_32_dest_V_1_ack_out, "capture_32_dest_V_1_ack_out");
    sc_trace(mVcdFile, capture_32_dest_V_1_payload_A, "capture_32_dest_V_1_payload_A");
    sc_trace(mVcdFile, capture_32_dest_V_1_payload_B, "capture_32_dest_V_1_payload_B");
    sc_trace(mVcdFile, capture_32_dest_V_1_sel_rd, "capture_32_dest_V_1_sel_rd");
    sc_trace(mVcdFile, capture_32_dest_V_1_sel_wr, "capture_32_dest_V_1_sel_wr");
    sc_trace(mVcdFile, capture_32_dest_V_1_sel, "capture_32_dest_V_1_sel");
    sc_trace(mVcdFile, capture_32_dest_V_1_load_A, "capture_32_dest_V_1_load_A");
    sc_trace(mVcdFile, capture_32_dest_V_1_load_B, "capture_32_dest_V_1_load_B");
    sc_trace(mVcdFile, capture_32_dest_V_1_state, "capture_32_dest_V_1_state");
    sc_trace(mVcdFile, capture_32_dest_V_1_state_cmp_full, "capture_32_dest_V_1_state_cmp_full");
    sc_trace(mVcdFile, trigger_V, "trigger_V");
    sc_trace(mVcdFile, length_r, "length_r");
    sc_trace(mVcdFile, trace_32_TDATA_blk_n, "trace_32_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, tmp_1_fu_176_p2, "tmp_1_fu_176_p2");
    sc_trace(mVcdFile, capture_32_TDATA_blk_n, "capture_32_TDATA_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, tmp_1_reg_276, "tmp_1_reg_276");
    sc_trace(mVcdFile, tmp_5_reg_310, "tmp_5_reg_310");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, tmp_1_reg_276_pp0_iter1_reg, "tmp_1_reg_276_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_5_reg_310_pp0_iter1_reg, "tmp_5_reg_310_pp0_iter1_reg");
    sc_trace(mVcdFile, match_reg_133, "match_reg_133");
    sc_trace(mVcdFile, i_reg_144, "i_reg_144");
    sc_trace(mVcdFile, length_read_reg_260, "length_read_reg_260");
    sc_trace(mVcdFile, trigger_V_read_reg_265, "trigger_V_read_reg_265");
    sc_trace(mVcdFile, tmp_fu_165_p2, "tmp_fu_165_p2");
    sc_trace(mVcdFile, tmp_reg_271, "tmp_reg_271");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_predicate_op58_write_state3, "ap_predicate_op58_write_state3");
    sc_trace(mVcdFile, ap_block_state3_io, "ap_block_state3_io");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_predicate_op61_write_state4, "ap_predicate_op61_write_state4");
    sc_trace(mVcdFile, ap_block_state4_io, "ap_block_state4_io");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, trace_temp_data_V_reg_280, "trace_temp_data_V_reg_280");
    sc_trace(mVcdFile, trace_temp_keep_V_reg_285, "trace_temp_keep_V_reg_285");
    sc_trace(mVcdFile, trace_temp_strb_V_reg_290, "trace_temp_strb_V_reg_290");
    sc_trace(mVcdFile, trace_temp_user_V_reg_295, "trace_temp_user_V_reg_295");
    sc_trace(mVcdFile, trace_temp_id_V_reg_300, "trace_temp_id_V_reg_300");
    sc_trace(mVcdFile, trace_temp_dest_V_reg_305, "trace_temp_dest_V_reg_305");
    sc_trace(mVcdFile, tmp_5_fu_215_p2, "tmp_5_fu_215_p2");
    sc_trace(mVcdFile, trace_temp_last_V_fu_231_p2, "trace_temp_last_V_fu_231_p2");
    sc_trace(mVcdFile, trace_temp_last_V_reg_315, "trace_temp_last_V_reg_315");
    sc_trace(mVcdFile, i_3_fu_247_p2, "i_3_fu_247_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_phi_mux_match_phi_fu_137_p4, "ap_phi_mux_match_phi_fu_137_p4");
    sc_trace(mVcdFile, ap_phi_mux_i_1_phi_fu_158_p4, "ap_phi_mux_i_1_phi_fu_158_p4");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_i_1_reg_155, "ap_phi_reg_pp0_iter0_i_1_reg_155");
    sc_trace(mVcdFile, i_2_fu_221_p2, "i_2_fu_221_p2");
    sc_trace(mVcdFile, samples_fu_74, "samples_fu_74");
    sc_trace(mVcdFile, samples_1_fu_236_p2, "samples_1_fu_236_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, tmp_3_fu_205_p2, "tmp_3_fu_205_p2");
    sc_trace(mVcdFile, tmp_4_fu_210_p2, "tmp_4_fu_210_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_block_state5, "ap_block_state5");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_condition_852, "ap_condition_852");
#endif

    }
    mHdltvinHandle.open("trace_cntrl_32.hdltvin.dat");
    mHdltvoutHandle.open("trace_cntrl_32.hdltvout.dat");
}

trace_cntrl_32::~trace_cntrl_32() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete trace_cntrl_32_trace_cntrl_s_axi_U;
}

void trace_cntrl_32::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void trace_cntrl_32::thread_ap_clk_no_reset_() {
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_data_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_vld_out.read()))) {
            capture_32_data_V_1_sel_rd =  (sc_logic) (~capture_32_data_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_data_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_ack_in.read()))) {
            capture_32_data_V_1_sel_wr =  (sc_logic) (~capture_32_data_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_data_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_data_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_data_V_1_state.read())))) {
            capture_32_data_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_data_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_data_V_1_state.read())))) {
            capture_32_data_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_data_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_data_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_data_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_ack_out.read()))))) {
            capture_32_data_V_1_state = ap_const_lv2_3;
        } else {
            capture_32_data_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_dest_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_vld_out.read()))) {
            capture_32_dest_V_1_sel_rd =  (sc_logic) (~capture_32_dest_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_dest_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_ack_in.read()))) {
            capture_32_dest_V_1_sel_wr =  (sc_logic) (~capture_32_dest_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_dest_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_dest_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_dest_V_1_state.read())))) {
            capture_32_dest_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_dest_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_dest_V_1_state.read())))) {
            capture_32_dest_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_dest_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_dest_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_dest_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_ack_out.read()))))) {
            capture_32_dest_V_1_state = ap_const_lv2_3;
        } else {
            capture_32_dest_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_id_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_vld_out.read()))) {
            capture_32_id_V_1_sel_rd =  (sc_logic) (~capture_32_id_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_id_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_ack_in.read()))) {
            capture_32_id_V_1_sel_wr =  (sc_logic) (~capture_32_id_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_id_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_id_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_id_V_1_state.read())))) {
            capture_32_id_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_id_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_id_V_1_state.read())))) {
            capture_32_id_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_id_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_id_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_id_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_ack_out.read()))))) {
            capture_32_id_V_1_state = ap_const_lv2_3;
        } else {
            capture_32_id_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_keep_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_vld_out.read()))) {
            capture_32_keep_V_1_sel_rd =  (sc_logic) (~capture_32_keep_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_keep_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_ack_in.read()))) {
            capture_32_keep_V_1_sel_wr =  (sc_logic) (~capture_32_keep_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_keep_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_keep_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_keep_V_1_state.read())))) {
            capture_32_keep_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_keep_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_keep_V_1_state.read())))) {
            capture_32_keep_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_keep_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_keep_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_keep_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_ack_out.read()))))) {
            capture_32_keep_V_1_state = ap_const_lv2_3;
        } else {
            capture_32_keep_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_last_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_vld_out.read()))) {
            capture_32_last_V_1_sel_rd =  (sc_logic) (~capture_32_last_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_last_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_ack_in.read()))) {
            capture_32_last_V_1_sel_wr =  (sc_logic) (~capture_32_last_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_last_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_last_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_last_V_1_state.read())))) {
            capture_32_last_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_last_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_last_V_1_state.read())))) {
            capture_32_last_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_last_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_last_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_last_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_ack_out.read()))))) {
            capture_32_last_V_1_state = ap_const_lv2_3;
        } else {
            capture_32_last_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_strb_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_vld_out.read()))) {
            capture_32_strb_V_1_sel_rd =  (sc_logic) (~capture_32_strb_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_strb_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_ack_in.read()))) {
            capture_32_strb_V_1_sel_wr =  (sc_logic) (~capture_32_strb_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_strb_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_strb_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_strb_V_1_state.read())))) {
            capture_32_strb_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_strb_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_strb_V_1_state.read())))) {
            capture_32_strb_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_strb_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_strb_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_strb_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_ack_out.read()))))) {
            capture_32_strb_V_1_state = ap_const_lv2_3;
        } else {
            capture_32_strb_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_user_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_vld_out.read()))) {
            capture_32_user_V_1_sel_rd =  (sc_logic) (~capture_32_user_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_user_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_ack_in.read()))) {
            capture_32_user_V_1_sel_wr =  (sc_logic) (~capture_32_user_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        capture_32_user_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_user_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_user_V_1_state.read())))) {
            capture_32_user_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_user_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_user_V_1_state.read())))) {
            capture_32_user_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, capture_32_user_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, capture_32_user_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, capture_32_user_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_ack_out.read()))))) {
            capture_32_user_V_1_state = ap_const_lv2_3;
        } else {
            capture_32_user_V_1_state = ap_const_lv2_2;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        i_reg_144 = i_3_fu_247_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_reg_144 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_reg_276.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        match_reg_133 = tmp_5_reg_310.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        match_reg_133 = ap_const_lv1_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_5_fu_215_p2.read()))) {
        samples_fu_74 = samples_1_fu_236_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        samples_fu_74 = ap_const_lv32_0;
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_data_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_vld_out.read()))) {
            trace_32_data_V_0_sel_rd =  (sc_logic) (~trace_32_data_V_0_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_data_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_ack_in.read()))) {
            trace_32_data_V_0_sel_wr =  (sc_logic) (~trace_32_data_V_0_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_data_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, trace_32_data_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(trace_32_data_V_0_state.read(), ap_const_lv2_3)) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_data_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(trace_32_data_V_0_state.read(), ap_const_lv2_2)))) {
            trace_32_data_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, trace_32_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(trace_32_data_V_0_state.read(), ap_const_lv2_3)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(trace_32_data_V_0_state.read(), ap_const_lv2_1)))) {
            trace_32_data_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(trace_32_data_V_0_state.read(), ap_const_lv2_2)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(trace_32_data_V_0_state.read(), ap_const_lv2_1)) || 
                    (esl_seteq<1,2,2>(trace_32_data_V_0_state.read(), ap_const_lv2_3) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, trace_32_data_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, trace_32_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_ack_out.read()))))) {
            trace_32_data_V_0_state = ap_const_lv2_3;
        } else {
            trace_32_data_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_dest_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_vld_out.read()))) {
            trace_32_dest_V_0_sel_rd =  (sc_logic) (~trace_32_dest_V_0_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_dest_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_ack_in.read()))) {
            trace_32_dest_V_0_sel_wr =  (sc_logic) (~trace_32_dest_V_0_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_dest_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, trace_32_dest_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_dest_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_dest_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, trace_32_dest_V_0_state.read())))) {
            trace_32_dest_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, trace_32_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_dest_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, trace_32_dest_V_0_state.read())))) {
            trace_32_dest_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, trace_32_dest_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, trace_32_dest_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_dest_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, trace_32_dest_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, trace_32_dest_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_ack_out.read()))))) {
            trace_32_dest_V_0_state = ap_const_lv2_3;
        } else {
            trace_32_dest_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_id_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_vld_out.read()))) {
            trace_32_id_V_0_sel_rd =  (sc_logic) (~trace_32_id_V_0_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_id_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_ack_in.read()))) {
            trace_32_id_V_0_sel_wr =  (sc_logic) (~trace_32_id_V_0_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_id_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, trace_32_id_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_id_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_id_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, trace_32_id_V_0_state.read())))) {
            trace_32_id_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, trace_32_id_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_id_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_id_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, trace_32_id_V_0_state.read())))) {
            trace_32_id_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, trace_32_id_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, trace_32_id_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_id_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, trace_32_id_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, trace_32_id_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_ack_out.read()))))) {
            trace_32_id_V_0_state = ap_const_lv2_3;
        } else {
            trace_32_id_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_keep_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_vld_out.read()))) {
            trace_32_keep_V_0_sel_rd =  (sc_logic) (~trace_32_keep_V_0_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_keep_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_ack_in.read()))) {
            trace_32_keep_V_0_sel_wr =  (sc_logic) (~trace_32_keep_V_0_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_keep_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, trace_32_keep_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_keep_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_keep_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, trace_32_keep_V_0_state.read())))) {
            trace_32_keep_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, trace_32_keep_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_keep_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_keep_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, trace_32_keep_V_0_state.read())))) {
            trace_32_keep_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, trace_32_keep_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, trace_32_keep_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_keep_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, trace_32_keep_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, trace_32_keep_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_ack_out.read()))))) {
            trace_32_keep_V_0_state = ap_const_lv2_3;
        } else {
            trace_32_keep_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_strb_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_vld_out.read()))) {
            trace_32_strb_V_0_sel_rd =  (sc_logic) (~trace_32_strb_V_0_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_strb_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_ack_in.read()))) {
            trace_32_strb_V_0_sel_wr =  (sc_logic) (~trace_32_strb_V_0_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_strb_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, trace_32_strb_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_strb_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_strb_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, trace_32_strb_V_0_state.read())))) {
            trace_32_strb_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, trace_32_strb_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_strb_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_strb_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, trace_32_strb_V_0_state.read())))) {
            trace_32_strb_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, trace_32_strb_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, trace_32_strb_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_strb_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, trace_32_strb_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, trace_32_strb_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_ack_out.read()))))) {
            trace_32_strb_V_0_state = ap_const_lv2_3;
        } else {
            trace_32_strb_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_user_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_vld_out.read()))) {
            trace_32_user_V_0_sel_rd =  (sc_logic) (~trace_32_user_V_0_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_user_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_ack_in.read()))) {
            trace_32_user_V_0_sel_wr =  (sc_logic) (~trace_32_user_V_0_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        trace_32_user_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, trace_32_user_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_user_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_user_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, trace_32_user_V_0_state.read())))) {
            trace_32_user_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, trace_32_user_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_user_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, trace_32_user_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, trace_32_user_V_0_state.read())))) {
            trace_32_user_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, trace_32_user_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, trace_32_user_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, trace_32_user_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, trace_32_user_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, trace_32_user_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_ack_out.read()))))) {
            trace_32_user_V_0_state = ap_const_lv2_3;
        } else {
            trace_32_user_V_0_state = ap_const_lv2_2;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_load_A.read())) {
        capture_32_data_V_1_payload_A = trace_temp_data_V_reg_280.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_load_B.read())) {
        capture_32_data_V_1_payload_B = trace_temp_data_V_reg_280.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_load_A.read())) {
        capture_32_dest_V_1_payload_A = trace_temp_dest_V_reg_305.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_load_B.read())) {
        capture_32_dest_V_1_payload_B = trace_temp_dest_V_reg_305.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_load_A.read())) {
        capture_32_id_V_1_payload_A = trace_temp_id_V_reg_300.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_load_B.read())) {
        capture_32_id_V_1_payload_B = trace_temp_id_V_reg_300.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_load_A.read())) {
        capture_32_keep_V_1_payload_A = trace_temp_keep_V_reg_285.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_load_B.read())) {
        capture_32_keep_V_1_payload_B = trace_temp_keep_V_reg_285.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_load_A.read())) {
        capture_32_last_V_1_payload_A = trace_temp_last_V_reg_315.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_load_B.read())) {
        capture_32_last_V_1_payload_B = trace_temp_last_V_reg_315.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_load_A.read())) {
        capture_32_strb_V_1_payload_A = trace_temp_strb_V_reg_290.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_load_B.read())) {
        capture_32_strb_V_1_payload_B = trace_temp_strb_V_reg_290.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_load_A.read())) {
        capture_32_user_V_1_payload_A = trace_temp_user_V_reg_295.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_load_B.read())) {
        capture_32_user_V_1_payload_B = trace_temp_user_V_reg_295.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        length_read_reg_260 = length_r.read();
        tmp_reg_271 = tmp_fu_165_p2.read();
        trigger_V_read_reg_265 = trigger_V.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_1_reg_276 = tmp_1_fu_176_p2.read();
        tmp_1_reg_276_pp0_iter1_reg = tmp_1_reg_276.read();
        tmp_5_reg_310_pp0_iter1_reg = tmp_5_reg_310.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_5_reg_310 = tmp_5_fu_215_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_load_A.read())) {
        trace_32_data_V_0_payload_A = trace_32_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_load_B.read())) {
        trace_32_data_V_0_payload_B = trace_32_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_load_A.read())) {
        trace_32_dest_V_0_payload_A = trace_32_TDEST.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_load_B.read())) {
        trace_32_dest_V_0_payload_B = trace_32_TDEST.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_load_A.read())) {
        trace_32_id_V_0_payload_A = trace_32_TID.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_load_B.read())) {
        trace_32_id_V_0_payload_B = trace_32_TID.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_load_A.read())) {
        trace_32_keep_V_0_payload_A = trace_32_TKEEP.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_load_B.read())) {
        trace_32_keep_V_0_payload_B = trace_32_TKEEP.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_load_A.read())) {
        trace_32_strb_V_0_payload_A = trace_32_TSTRB.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_load_B.read())) {
        trace_32_strb_V_0_payload_B = trace_32_TSTRB.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_load_A.read())) {
        trace_32_user_V_0_payload_A = trace_32_TUSER.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_load_B.read())) {
        trace_32_user_V_0_payload_B = trace_32_TUSER.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        trace_temp_data_V_reg_280 = trace_32_data_V_0_data_out.read();
        trace_temp_dest_V_reg_305 = trace_32_dest_V_0_data_out.read();
        trace_temp_id_V_reg_300 = trace_32_id_V_0_data_out.read();
        trace_temp_keep_V_reg_285 = trace_32_keep_V_0_data_out.read();
        trace_temp_strb_V_reg_290 = trace_32_strb_V_0_data_out.read();
        trace_temp_user_V_reg_295 = trace_32_user_V_0_data_out.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_5_fu_215_p2.read()))) {
        trace_temp_last_V_reg_315 = trace_temp_last_V_fu_231_p2.read();
    }
}

void trace_cntrl_32::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void trace_cntrl_32::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void trace_cntrl_32::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[2];
}

void trace_cntrl_32::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void trace_cntrl_32::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && esl_seteq<1,1,1>(ap_const_logic_0, trace_32_data_V_0_vld_out.read()));
}

void trace_cntrl_32::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, trace_32_data_V_0_vld_out.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state3_io.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state4_io.read())));
}

void trace_cntrl_32::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, trace_32_data_V_0_vld_out.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state3_io.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state4_io.read())));
}

void trace_cntrl_32::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && esl_seteq<1,1,1>(ap_const_logic_0, trace_32_data_V_0_vld_out.read()));
}

void trace_cntrl_32::thread_ap_block_state3_io() {
    ap_block_state3_io = (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_ack_in.read()) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op58_write_state3.read()));
}

void trace_cntrl_32::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void trace_cntrl_32::thread_ap_block_state4_io() {
    ap_block_state4_io = (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_ack_in.read()) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op61_write_state4.read()));
}

void trace_cntrl_32::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void trace_cntrl_32::thread_ap_block_state5() {
    ap_block_state5 = (esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_ack_in.read()));
}

void trace_cntrl_32::thread_ap_condition_852() {
    ap_condition_852 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()));
}

void trace_cntrl_32::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_1_fu_176_p2.read())) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_ack_in.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void trace_cntrl_32::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_ap_phi_mux_i_1_phi_fu_158_p4() {
    if (esl_seteq<1,1,1>(ap_condition_852.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_5_fu_215_p2.read())) {
            ap_phi_mux_i_1_phi_fu_158_p4 = i_2_fu_221_p2.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_5_fu_215_p2.read())) {
            ap_phi_mux_i_1_phi_fu_158_p4 = i_reg_144.read();
        } else {
            ap_phi_mux_i_1_phi_fu_158_p4 = ap_phi_reg_pp0_iter0_i_1_reg_155.read();
        }
    } else {
        ap_phi_mux_i_1_phi_fu_158_p4 = ap_phi_reg_pp0_iter0_i_1_reg_155.read();
    }
}

void trace_cntrl_32::thread_ap_phi_mux_match_phi_fu_137_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_reg_276.read()))) {
        ap_phi_mux_match_phi_fu_137_p4 = tmp_5_reg_310.read();
    } else {
        ap_phi_mux_match_phi_fu_137_p4 = match_reg_133.read();
    }
}

void trace_cntrl_32::thread_ap_phi_reg_pp0_iter0_i_1_reg_155() {
    ap_phi_reg_pp0_iter0_i_1_reg_155 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
}

void trace_cntrl_32::thread_ap_predicate_op58_write_state3() {
    ap_predicate_op58_write_state3 = (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_reg_276.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_5_reg_310.read()));
}

void trace_cntrl_32::thread_ap_predicate_op61_write_state4() {
    ap_predicate_op61_write_state4 = (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_reg_276_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_5_reg_310_pp0_iter1_reg.read()));
}

void trace_cntrl_32::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_state.read()[0]) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_ack_in.read())))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void trace_cntrl_32::thread_capture_32_TDATA() {
    capture_32_TDATA = capture_32_data_V_1_data_out.read();
}

void trace_cntrl_32::thread_capture_32_TDATA_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_reg_276.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_5_reg_310.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_reg_276_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_5_reg_310_pp0_iter1_reg.read())))) {
        capture_32_TDATA_blk_n = capture_32_data_V_1_state.read()[1];
    } else {
        capture_32_TDATA_blk_n = ap_const_logic_1;
    }
}

void trace_cntrl_32::thread_capture_32_TDEST() {
    capture_32_TDEST = capture_32_dest_V_1_data_out.read();
}

void trace_cntrl_32::thread_capture_32_TID() {
    capture_32_TID = capture_32_id_V_1_data_out.read();
}

void trace_cntrl_32::thread_capture_32_TKEEP() {
    capture_32_TKEEP = capture_32_keep_V_1_data_out.read();
}

void trace_cntrl_32::thread_capture_32_TLAST() {
    capture_32_TLAST = capture_32_last_V_1_data_out.read();
}

void trace_cntrl_32::thread_capture_32_TSTRB() {
    capture_32_TSTRB = capture_32_strb_V_1_data_out.read();
}

void trace_cntrl_32::thread_capture_32_TUSER() {
    capture_32_TUSER = capture_32_user_V_1_data_out.read();
}

void trace_cntrl_32::thread_capture_32_TVALID() {
    capture_32_TVALID = capture_32_dest_V_1_state.read()[0];
}

void trace_cntrl_32::thread_capture_32_data_V_1_ack_in() {
    capture_32_data_V_1_ack_in = capture_32_data_V_1_state.read()[1];
}

void trace_cntrl_32::thread_capture_32_data_V_1_ack_out() {
    capture_32_data_V_1_ack_out = capture_32_TREADY.read();
}

void trace_cntrl_32::thread_capture_32_data_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_data_V_1_sel.read())) {
        capture_32_data_V_1_data_out = capture_32_data_V_1_payload_B.read();
    } else {
        capture_32_data_V_1_data_out = capture_32_data_V_1_payload_A.read();
    }
}

void trace_cntrl_32::thread_capture_32_data_V_1_load_A() {
    capture_32_data_V_1_load_A = (capture_32_data_V_1_state_cmp_full.read() & ~capture_32_data_V_1_sel_wr.read());
}

void trace_cntrl_32::thread_capture_32_data_V_1_load_B() {
    capture_32_data_V_1_load_B = (capture_32_data_V_1_sel_wr.read() & capture_32_data_V_1_state_cmp_full.read());
}

void trace_cntrl_32::thread_capture_32_data_V_1_sel() {
    capture_32_data_V_1_sel = capture_32_data_V_1_sel_rd.read();
}

void trace_cntrl_32::thread_capture_32_data_V_1_state_cmp_full() {
    capture_32_data_V_1_state_cmp_full =  (sc_logic) ((!capture_32_data_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(capture_32_data_V_1_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_capture_32_data_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op58_write_state3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        capture_32_data_V_1_vld_in = ap_const_logic_1;
    } else {
        capture_32_data_V_1_vld_in = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_capture_32_data_V_1_vld_out() {
    capture_32_data_V_1_vld_out = capture_32_data_V_1_state.read()[0];
}

void trace_cntrl_32::thread_capture_32_dest_V_1_ack_in() {
    capture_32_dest_V_1_ack_in = capture_32_dest_V_1_state.read()[1];
}

void trace_cntrl_32::thread_capture_32_dest_V_1_ack_out() {
    capture_32_dest_V_1_ack_out = capture_32_TREADY.read();
}

void trace_cntrl_32::thread_capture_32_dest_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_dest_V_1_sel.read())) {
        capture_32_dest_V_1_data_out = capture_32_dest_V_1_payload_B.read();
    } else {
        capture_32_dest_V_1_data_out = capture_32_dest_V_1_payload_A.read();
    }
}

void trace_cntrl_32::thread_capture_32_dest_V_1_load_A() {
    capture_32_dest_V_1_load_A = (capture_32_dest_V_1_state_cmp_full.read() & ~capture_32_dest_V_1_sel_wr.read());
}

void trace_cntrl_32::thread_capture_32_dest_V_1_load_B() {
    capture_32_dest_V_1_load_B = (capture_32_dest_V_1_sel_wr.read() & capture_32_dest_V_1_state_cmp_full.read());
}

void trace_cntrl_32::thread_capture_32_dest_V_1_sel() {
    capture_32_dest_V_1_sel = capture_32_dest_V_1_sel_rd.read();
}

void trace_cntrl_32::thread_capture_32_dest_V_1_state_cmp_full() {
    capture_32_dest_V_1_state_cmp_full =  (sc_logic) ((!capture_32_dest_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(capture_32_dest_V_1_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_capture_32_dest_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op58_write_state3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        capture_32_dest_V_1_vld_in = ap_const_logic_1;
    } else {
        capture_32_dest_V_1_vld_in = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_capture_32_dest_V_1_vld_out() {
    capture_32_dest_V_1_vld_out = capture_32_dest_V_1_state.read()[0];
}

void trace_cntrl_32::thread_capture_32_id_V_1_ack_in() {
    capture_32_id_V_1_ack_in = capture_32_id_V_1_state.read()[1];
}

void trace_cntrl_32::thread_capture_32_id_V_1_ack_out() {
    capture_32_id_V_1_ack_out = capture_32_TREADY.read();
}

void trace_cntrl_32::thread_capture_32_id_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_id_V_1_sel.read())) {
        capture_32_id_V_1_data_out = capture_32_id_V_1_payload_B.read();
    } else {
        capture_32_id_V_1_data_out = capture_32_id_V_1_payload_A.read();
    }
}

void trace_cntrl_32::thread_capture_32_id_V_1_load_A() {
    capture_32_id_V_1_load_A = (capture_32_id_V_1_state_cmp_full.read() & ~capture_32_id_V_1_sel_wr.read());
}

void trace_cntrl_32::thread_capture_32_id_V_1_load_B() {
    capture_32_id_V_1_load_B = (capture_32_id_V_1_sel_wr.read() & capture_32_id_V_1_state_cmp_full.read());
}

void trace_cntrl_32::thread_capture_32_id_V_1_sel() {
    capture_32_id_V_1_sel = capture_32_id_V_1_sel_rd.read();
}

void trace_cntrl_32::thread_capture_32_id_V_1_state_cmp_full() {
    capture_32_id_V_1_state_cmp_full =  (sc_logic) ((!capture_32_id_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(capture_32_id_V_1_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_capture_32_id_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op58_write_state3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        capture_32_id_V_1_vld_in = ap_const_logic_1;
    } else {
        capture_32_id_V_1_vld_in = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_capture_32_id_V_1_vld_out() {
    capture_32_id_V_1_vld_out = capture_32_id_V_1_state.read()[0];
}

void trace_cntrl_32::thread_capture_32_keep_V_1_ack_in() {
    capture_32_keep_V_1_ack_in = capture_32_keep_V_1_state.read()[1];
}

void trace_cntrl_32::thread_capture_32_keep_V_1_ack_out() {
    capture_32_keep_V_1_ack_out = capture_32_TREADY.read();
}

void trace_cntrl_32::thread_capture_32_keep_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_keep_V_1_sel.read())) {
        capture_32_keep_V_1_data_out = capture_32_keep_V_1_payload_B.read();
    } else {
        capture_32_keep_V_1_data_out = capture_32_keep_V_1_payload_A.read();
    }
}

void trace_cntrl_32::thread_capture_32_keep_V_1_load_A() {
    capture_32_keep_V_1_load_A = (capture_32_keep_V_1_state_cmp_full.read() & ~capture_32_keep_V_1_sel_wr.read());
}

void trace_cntrl_32::thread_capture_32_keep_V_1_load_B() {
    capture_32_keep_V_1_load_B = (capture_32_keep_V_1_sel_wr.read() & capture_32_keep_V_1_state_cmp_full.read());
}

void trace_cntrl_32::thread_capture_32_keep_V_1_sel() {
    capture_32_keep_V_1_sel = capture_32_keep_V_1_sel_rd.read();
}

void trace_cntrl_32::thread_capture_32_keep_V_1_state_cmp_full() {
    capture_32_keep_V_1_state_cmp_full =  (sc_logic) ((!capture_32_keep_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(capture_32_keep_V_1_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_capture_32_keep_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op58_write_state3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        capture_32_keep_V_1_vld_in = ap_const_logic_1;
    } else {
        capture_32_keep_V_1_vld_in = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_capture_32_keep_V_1_vld_out() {
    capture_32_keep_V_1_vld_out = capture_32_keep_V_1_state.read()[0];
}

void trace_cntrl_32::thread_capture_32_last_V_1_ack_in() {
    capture_32_last_V_1_ack_in = capture_32_last_V_1_state.read()[1];
}

void trace_cntrl_32::thread_capture_32_last_V_1_ack_out() {
    capture_32_last_V_1_ack_out = capture_32_TREADY.read();
}

void trace_cntrl_32::thread_capture_32_last_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_last_V_1_sel.read())) {
        capture_32_last_V_1_data_out = capture_32_last_V_1_payload_B.read();
    } else {
        capture_32_last_V_1_data_out = capture_32_last_V_1_payload_A.read();
    }
}

void trace_cntrl_32::thread_capture_32_last_V_1_load_A() {
    capture_32_last_V_1_load_A = (capture_32_last_V_1_state_cmp_full.read() & ~capture_32_last_V_1_sel_wr.read());
}

void trace_cntrl_32::thread_capture_32_last_V_1_load_B() {
    capture_32_last_V_1_load_B = (capture_32_last_V_1_sel_wr.read() & capture_32_last_V_1_state_cmp_full.read());
}

void trace_cntrl_32::thread_capture_32_last_V_1_sel() {
    capture_32_last_V_1_sel = capture_32_last_V_1_sel_rd.read();
}

void trace_cntrl_32::thread_capture_32_last_V_1_state_cmp_full() {
    capture_32_last_V_1_state_cmp_full =  (sc_logic) ((!capture_32_last_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(capture_32_last_V_1_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_capture_32_last_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op58_write_state3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        capture_32_last_V_1_vld_in = ap_const_logic_1;
    } else {
        capture_32_last_V_1_vld_in = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_capture_32_last_V_1_vld_out() {
    capture_32_last_V_1_vld_out = capture_32_last_V_1_state.read()[0];
}

void trace_cntrl_32::thread_capture_32_strb_V_1_ack_in() {
    capture_32_strb_V_1_ack_in = capture_32_strb_V_1_state.read()[1];
}

void trace_cntrl_32::thread_capture_32_strb_V_1_ack_out() {
    capture_32_strb_V_1_ack_out = capture_32_TREADY.read();
}

void trace_cntrl_32::thread_capture_32_strb_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_strb_V_1_sel.read())) {
        capture_32_strb_V_1_data_out = capture_32_strb_V_1_payload_B.read();
    } else {
        capture_32_strb_V_1_data_out = capture_32_strb_V_1_payload_A.read();
    }
}

void trace_cntrl_32::thread_capture_32_strb_V_1_load_A() {
    capture_32_strb_V_1_load_A = (capture_32_strb_V_1_state_cmp_full.read() & ~capture_32_strb_V_1_sel_wr.read());
}

void trace_cntrl_32::thread_capture_32_strb_V_1_load_B() {
    capture_32_strb_V_1_load_B = (capture_32_strb_V_1_sel_wr.read() & capture_32_strb_V_1_state_cmp_full.read());
}

void trace_cntrl_32::thread_capture_32_strb_V_1_sel() {
    capture_32_strb_V_1_sel = capture_32_strb_V_1_sel_rd.read();
}

void trace_cntrl_32::thread_capture_32_strb_V_1_state_cmp_full() {
    capture_32_strb_V_1_state_cmp_full =  (sc_logic) ((!capture_32_strb_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(capture_32_strb_V_1_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_capture_32_strb_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op58_write_state3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        capture_32_strb_V_1_vld_in = ap_const_logic_1;
    } else {
        capture_32_strb_V_1_vld_in = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_capture_32_strb_V_1_vld_out() {
    capture_32_strb_V_1_vld_out = capture_32_strb_V_1_state.read()[0];
}

void trace_cntrl_32::thread_capture_32_user_V_1_ack_in() {
    capture_32_user_V_1_ack_in = capture_32_user_V_1_state.read()[1];
}

void trace_cntrl_32::thread_capture_32_user_V_1_ack_out() {
    capture_32_user_V_1_ack_out = capture_32_TREADY.read();
}

void trace_cntrl_32::thread_capture_32_user_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, capture_32_user_V_1_sel.read())) {
        capture_32_user_V_1_data_out = capture_32_user_V_1_payload_B.read();
    } else {
        capture_32_user_V_1_data_out = capture_32_user_V_1_payload_A.read();
    }
}

void trace_cntrl_32::thread_capture_32_user_V_1_load_A() {
    capture_32_user_V_1_load_A = (capture_32_user_V_1_state_cmp_full.read() & ~capture_32_user_V_1_sel_wr.read());
}

void trace_cntrl_32::thread_capture_32_user_V_1_load_B() {
    capture_32_user_V_1_load_B = (capture_32_user_V_1_sel_wr.read() & capture_32_user_V_1_state_cmp_full.read());
}

void trace_cntrl_32::thread_capture_32_user_V_1_sel() {
    capture_32_user_V_1_sel = capture_32_user_V_1_sel_rd.read();
}

void trace_cntrl_32::thread_capture_32_user_V_1_state_cmp_full() {
    capture_32_user_V_1_state_cmp_full =  (sc_logic) ((!capture_32_user_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(capture_32_user_V_1_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_capture_32_user_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op58_write_state3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        capture_32_user_V_1_vld_in = ap_const_logic_1;
    } else {
        capture_32_user_V_1_vld_in = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_capture_32_user_V_1_vld_out() {
    capture_32_user_V_1_vld_out = capture_32_user_V_1_state.read()[0];
}

void trace_cntrl_32::thread_i_2_fu_221_p2() {
    i_2_fu_221_p2 = (!i_reg_144.read().is_01() || !ap_const_lv32_FFFFFFFF.is_01())? sc_lv<32>(): (sc_biguint<32>(i_reg_144.read()) + sc_bigint<32>(ap_const_lv32_FFFFFFFF));
}

void trace_cntrl_32::thread_i_3_fu_247_p2() {
    i_3_fu_247_p2 = (!ap_phi_mux_i_1_phi_fu_158_p4.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(ap_phi_mux_i_1_phi_fu_158_p4.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void trace_cntrl_32::thread_samples_1_fu_236_p2() {
    samples_1_fu_236_p2 = (!samples_fu_74.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(samples_fu_74.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void trace_cntrl_32::thread_tmp_1_fu_176_p2() {
    tmp_1_fu_176_p2 = (!i_reg_144.read().is_01() || !length_read_reg_260.read().is_01())? sc_lv<1>(): (sc_bigint<32>(i_reg_144.read()) < sc_bigint<32>(length_read_reg_260.read()));
}

void trace_cntrl_32::thread_tmp_3_fu_205_p2() {
    tmp_3_fu_205_p2 = (trace_32_data_V_0_data_out.read() & trigger_V_read_reg_265.read());
}

void trace_cntrl_32::thread_tmp_4_fu_210_p2() {
    tmp_4_fu_210_p2 = (!tmp_3_fu_205_p2.read().is_01() || !trigger_V_read_reg_265.read().is_01())? sc_lv<1>(): sc_lv<1>(tmp_3_fu_205_p2.read() == trigger_V_read_reg_265.read());
}

void trace_cntrl_32::thread_tmp_5_fu_215_p2() {
    tmp_5_fu_215_p2 = (tmp_4_fu_210_p2.read() | ap_phi_mux_match_phi_fu_137_p4.read());
}

void trace_cntrl_32::thread_tmp_fu_165_p2() {
    tmp_fu_165_p2 = (!length_r.read().is_01() || !ap_const_lv32_FFFFFFFF.is_01())? sc_lv<32>(): (sc_biguint<32>(length_r.read()) + sc_bigint<32>(ap_const_lv32_FFFFFFFF));
}

void trace_cntrl_32::thread_trace_32_TDATA_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()))) {
        trace_32_TDATA_blk_n = trace_32_data_V_0_state.read()[0];
    } else {
        trace_32_TDATA_blk_n = ap_const_logic_1;
    }
}

void trace_cntrl_32::thread_trace_32_TREADY() {
    trace_32_TREADY = trace_32_dest_V_0_state.read()[1];
}

void trace_cntrl_32::thread_trace_32_data_V_0_ack_in() {
    trace_32_data_V_0_ack_in = trace_32_data_V_0_state.read()[1];
}

void trace_cntrl_32::thread_trace_32_data_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        trace_32_data_V_0_ack_out = ap_const_logic_1;
    } else {
        trace_32_data_V_0_ack_out = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_trace_32_data_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_data_V_0_sel.read())) {
        trace_32_data_V_0_data_out = trace_32_data_V_0_payload_B.read();
    } else {
        trace_32_data_V_0_data_out = trace_32_data_V_0_payload_A.read();
    }
}

void trace_cntrl_32::thread_trace_32_data_V_0_load_A() {
    trace_32_data_V_0_load_A = (trace_32_data_V_0_state_cmp_full.read() & ~trace_32_data_V_0_sel_wr.read());
}

void trace_cntrl_32::thread_trace_32_data_V_0_load_B() {
    trace_32_data_V_0_load_B = (trace_32_data_V_0_sel_wr.read() & trace_32_data_V_0_state_cmp_full.read());
}

void trace_cntrl_32::thread_trace_32_data_V_0_sel() {
    trace_32_data_V_0_sel = trace_32_data_V_0_sel_rd.read();
}

void trace_cntrl_32::thread_trace_32_data_V_0_state_cmp_full() {
    trace_32_data_V_0_state_cmp_full =  (sc_logic) ((!trace_32_data_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(trace_32_data_V_0_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_trace_32_data_V_0_vld_in() {
    trace_32_data_V_0_vld_in = trace_32_TVALID.read();
}

void trace_cntrl_32::thread_trace_32_data_V_0_vld_out() {
    trace_32_data_V_0_vld_out = trace_32_data_V_0_state.read()[0];
}

void trace_cntrl_32::thread_trace_32_dest_V_0_ack_in() {
    trace_32_dest_V_0_ack_in = trace_32_dest_V_0_state.read()[1];
}

void trace_cntrl_32::thread_trace_32_dest_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        trace_32_dest_V_0_ack_out = ap_const_logic_1;
    } else {
        trace_32_dest_V_0_ack_out = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_trace_32_dest_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_dest_V_0_sel.read())) {
        trace_32_dest_V_0_data_out = trace_32_dest_V_0_payload_B.read();
    } else {
        trace_32_dest_V_0_data_out = trace_32_dest_V_0_payload_A.read();
    }
}

void trace_cntrl_32::thread_trace_32_dest_V_0_load_A() {
    trace_32_dest_V_0_load_A = (trace_32_dest_V_0_state_cmp_full.read() & ~trace_32_dest_V_0_sel_wr.read());
}

void trace_cntrl_32::thread_trace_32_dest_V_0_load_B() {
    trace_32_dest_V_0_load_B = (trace_32_dest_V_0_sel_wr.read() & trace_32_dest_V_0_state_cmp_full.read());
}

void trace_cntrl_32::thread_trace_32_dest_V_0_sel() {
    trace_32_dest_V_0_sel = trace_32_dest_V_0_sel_rd.read();
}

void trace_cntrl_32::thread_trace_32_dest_V_0_state_cmp_full() {
    trace_32_dest_V_0_state_cmp_full =  (sc_logic) ((!trace_32_dest_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(trace_32_dest_V_0_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_trace_32_dest_V_0_vld_in() {
    trace_32_dest_V_0_vld_in = trace_32_TVALID.read();
}

void trace_cntrl_32::thread_trace_32_dest_V_0_vld_out() {
    trace_32_dest_V_0_vld_out = trace_32_dest_V_0_state.read()[0];
}

void trace_cntrl_32::thread_trace_32_id_V_0_ack_in() {
    trace_32_id_V_0_ack_in = trace_32_id_V_0_state.read()[1];
}

void trace_cntrl_32::thread_trace_32_id_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        trace_32_id_V_0_ack_out = ap_const_logic_1;
    } else {
        trace_32_id_V_0_ack_out = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_trace_32_id_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_id_V_0_sel.read())) {
        trace_32_id_V_0_data_out = trace_32_id_V_0_payload_B.read();
    } else {
        trace_32_id_V_0_data_out = trace_32_id_V_0_payload_A.read();
    }
}

void trace_cntrl_32::thread_trace_32_id_V_0_load_A() {
    trace_32_id_V_0_load_A = (trace_32_id_V_0_state_cmp_full.read() & ~trace_32_id_V_0_sel_wr.read());
}

void trace_cntrl_32::thread_trace_32_id_V_0_load_B() {
    trace_32_id_V_0_load_B = (trace_32_id_V_0_sel_wr.read() & trace_32_id_V_0_state_cmp_full.read());
}

void trace_cntrl_32::thread_trace_32_id_V_0_sel() {
    trace_32_id_V_0_sel = trace_32_id_V_0_sel_rd.read();
}

void trace_cntrl_32::thread_trace_32_id_V_0_state_cmp_full() {
    trace_32_id_V_0_state_cmp_full =  (sc_logic) ((!trace_32_id_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(trace_32_id_V_0_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_trace_32_id_V_0_vld_in() {
    trace_32_id_V_0_vld_in = trace_32_TVALID.read();
}

void trace_cntrl_32::thread_trace_32_id_V_0_vld_out() {
    trace_32_id_V_0_vld_out = trace_32_id_V_0_state.read()[0];
}

void trace_cntrl_32::thread_trace_32_keep_V_0_ack_in() {
    trace_32_keep_V_0_ack_in = trace_32_keep_V_0_state.read()[1];
}

void trace_cntrl_32::thread_trace_32_keep_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        trace_32_keep_V_0_ack_out = ap_const_logic_1;
    } else {
        trace_32_keep_V_0_ack_out = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_trace_32_keep_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_keep_V_0_sel.read())) {
        trace_32_keep_V_0_data_out = trace_32_keep_V_0_payload_B.read();
    } else {
        trace_32_keep_V_0_data_out = trace_32_keep_V_0_payload_A.read();
    }
}

void trace_cntrl_32::thread_trace_32_keep_V_0_load_A() {
    trace_32_keep_V_0_load_A = (trace_32_keep_V_0_state_cmp_full.read() & ~trace_32_keep_V_0_sel_wr.read());
}

void trace_cntrl_32::thread_trace_32_keep_V_0_load_B() {
    trace_32_keep_V_0_load_B = (trace_32_keep_V_0_sel_wr.read() & trace_32_keep_V_0_state_cmp_full.read());
}

void trace_cntrl_32::thread_trace_32_keep_V_0_sel() {
    trace_32_keep_V_0_sel = trace_32_keep_V_0_sel_rd.read();
}

void trace_cntrl_32::thread_trace_32_keep_V_0_state_cmp_full() {
    trace_32_keep_V_0_state_cmp_full =  (sc_logic) ((!trace_32_keep_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(trace_32_keep_V_0_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_trace_32_keep_V_0_vld_in() {
    trace_32_keep_V_0_vld_in = trace_32_TVALID.read();
}

void trace_cntrl_32::thread_trace_32_keep_V_0_vld_out() {
    trace_32_keep_V_0_vld_out = trace_32_keep_V_0_state.read()[0];
}

void trace_cntrl_32::thread_trace_32_strb_V_0_ack_in() {
    trace_32_strb_V_0_ack_in = trace_32_strb_V_0_state.read()[1];
}

void trace_cntrl_32::thread_trace_32_strb_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        trace_32_strb_V_0_ack_out = ap_const_logic_1;
    } else {
        trace_32_strb_V_0_ack_out = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_trace_32_strb_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_strb_V_0_sel.read())) {
        trace_32_strb_V_0_data_out = trace_32_strb_V_0_payload_B.read();
    } else {
        trace_32_strb_V_0_data_out = trace_32_strb_V_0_payload_A.read();
    }
}

void trace_cntrl_32::thread_trace_32_strb_V_0_load_A() {
    trace_32_strb_V_0_load_A = (trace_32_strb_V_0_state_cmp_full.read() & ~trace_32_strb_V_0_sel_wr.read());
}

void trace_cntrl_32::thread_trace_32_strb_V_0_load_B() {
    trace_32_strb_V_0_load_B = (trace_32_strb_V_0_sel_wr.read() & trace_32_strb_V_0_state_cmp_full.read());
}

void trace_cntrl_32::thread_trace_32_strb_V_0_sel() {
    trace_32_strb_V_0_sel = trace_32_strb_V_0_sel_rd.read();
}

void trace_cntrl_32::thread_trace_32_strb_V_0_state_cmp_full() {
    trace_32_strb_V_0_state_cmp_full =  (sc_logic) ((!trace_32_strb_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(trace_32_strb_V_0_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_trace_32_strb_V_0_vld_in() {
    trace_32_strb_V_0_vld_in = trace_32_TVALID.read();
}

void trace_cntrl_32::thread_trace_32_strb_V_0_vld_out() {
    trace_32_strb_V_0_vld_out = trace_32_strb_V_0_state.read()[0];
}

void trace_cntrl_32::thread_trace_32_user_V_0_ack_in() {
    trace_32_user_V_0_ack_in = trace_32_user_V_0_state.read()[1];
}

void trace_cntrl_32::thread_trace_32_user_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_fu_176_p2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        trace_32_user_V_0_ack_out = ap_const_logic_1;
    } else {
        trace_32_user_V_0_ack_out = ap_const_logic_0;
    }
}

void trace_cntrl_32::thread_trace_32_user_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, trace_32_user_V_0_sel.read())) {
        trace_32_user_V_0_data_out = trace_32_user_V_0_payload_B.read();
    } else {
        trace_32_user_V_0_data_out = trace_32_user_V_0_payload_A.read();
    }
}

void trace_cntrl_32::thread_trace_32_user_V_0_load_A() {
    trace_32_user_V_0_load_A = (trace_32_user_V_0_state_cmp_full.read() & ~trace_32_user_V_0_sel_wr.read());
}

void trace_cntrl_32::thread_trace_32_user_V_0_load_B() {
    trace_32_user_V_0_load_B = (trace_32_user_V_0_sel_wr.read() & trace_32_user_V_0_state_cmp_full.read());
}

void trace_cntrl_32::thread_trace_32_user_V_0_sel() {
    trace_32_user_V_0_sel = trace_32_user_V_0_sel_rd.read();
}

void trace_cntrl_32::thread_trace_32_user_V_0_state_cmp_full() {
    trace_32_user_V_0_state_cmp_full =  (sc_logic) ((!trace_32_user_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(trace_32_user_V_0_state.read() != ap_const_lv2_1))[0];
}

void trace_cntrl_32::thread_trace_32_user_V_0_vld_in() {
    trace_32_user_V_0_vld_in = trace_32_TVALID.read();
}

void trace_cntrl_32::thread_trace_32_user_V_0_vld_out() {
    trace_32_user_V_0_vld_out = trace_32_user_V_0_state.read()[0];
}

void trace_cntrl_32::thread_trace_temp_last_V_fu_231_p2() {
    trace_temp_last_V_fu_231_p2 = (!samples_fu_74.read().is_01() || !tmp_reg_271.read().is_01())? sc_lv<1>(): sc_lv<1>(samples_fu_74.read() == tmp_reg_271.read());
}

void trace_cntrl_32::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, tmp_1_fu_176_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, tmp_1_fu_176_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_state.read()[0]) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_state.read()[0]) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_state.read()[0]) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_state.read()[0]) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_state.read()[0]) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_state.read()[0]) && esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_state.read()[0]) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, capture_32_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_keep_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_strb_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_user_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_last_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_id_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, capture_32_dest_V_1_ack_in.read())))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

void trace_cntrl_32::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"trace_32_TDATA\" :  \"" << trace_32_TDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"trace_32_TVALID\" :  \"" << trace_32_TVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"trace_32_TREADY\" :  \"" << trace_32_TREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"trace_32_TKEEP\" :  \"" << trace_32_TKEEP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"trace_32_TSTRB\" :  \"" << trace_32_TSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"trace_32_TUSER\" :  \"" << trace_32_TUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"trace_32_TLAST\" :  \"" << trace_32_TLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"trace_32_TID\" :  \"" << trace_32_TID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"trace_32_TDEST\" :  \"" << trace_32_TDEST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"capture_32_TDATA\" :  \"" << capture_32_TDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"capture_32_TVALID\" :  \"" << capture_32_TVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"capture_32_TREADY\" :  \"" << capture_32_TREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"capture_32_TKEEP\" :  \"" << capture_32_TKEEP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"capture_32_TSTRB\" :  \"" << capture_32_TSTRB.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"capture_32_TUSER\" :  \"" << capture_32_TUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"capture_32_TLAST\" :  \"" << capture_32_TLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"capture_32_TID\" :  \"" << capture_32_TID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"capture_32_TDEST\" :  \"" << capture_32_TDEST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_trace_cntrl_AWVALID\" :  \"" << s_axi_trace_cntrl_AWVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_trace_cntrl_AWREADY\" :  \"" << s_axi_trace_cntrl_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_trace_cntrl_AWADDR\" :  \"" << s_axi_trace_cntrl_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_trace_cntrl_WVALID\" :  \"" << s_axi_trace_cntrl_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_trace_cntrl_WREADY\" :  \"" << s_axi_trace_cntrl_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_trace_cntrl_WDATA\" :  \"" << s_axi_trace_cntrl_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_trace_cntrl_WSTRB\" :  \"" << s_axi_trace_cntrl_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_trace_cntrl_ARVALID\" :  \"" << s_axi_trace_cntrl_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_trace_cntrl_ARREADY\" :  \"" << s_axi_trace_cntrl_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_trace_cntrl_ARADDR\" :  \"" << s_axi_trace_cntrl_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_trace_cntrl_RVALID\" :  \"" << s_axi_trace_cntrl_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_trace_cntrl_RREADY\" :  \"" << s_axi_trace_cntrl_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_trace_cntrl_RDATA\" :  \"" << s_axi_trace_cntrl_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_trace_cntrl_RRESP\" :  \"" << s_axi_trace_cntrl_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_trace_cntrl_BVALID\" :  \"" << s_axi_trace_cntrl_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_trace_cntrl_BREADY\" :  \"" << s_axi_trace_cntrl_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_trace_cntrl_BRESP\" :  \"" << s_axi_trace_cntrl_BRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"interrupt\" :  \"" << interrupt.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

