// Seed: 2241383281
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri id_9,
    output tri id_10,
    input wire id_11,
    output wor id_12,
    input wor id_13,
    input tri1 id_14,
    output wire id_15 id_28,
    output wand id_16
    , id_29,
    output supply0 id_17,
    output wor id_18,
    output uwire id_19,
    input tri id_20,
    input uwire id_21,
    input supply0 id_22,
    input tri id_23,
    input tri id_24,
    output tri0 id_25,
    input wor id_26
);
  wire id_30;
  ;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    output wor   id_2
);
  always_latch #1 begin : LABEL_0
    `define pp_4 0
    `pp_4[1'b0] = id_0;
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_23 = 0;
endmodule
