#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 23 18:44:41 2024
# Process ID: 6852
# Current directory: C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3444 C:\Users\mati9\Documents\ProyectosRedPitaya\signal_processing_red_pitaya\signal_processing_red_pitaya.xpr
# Log file: C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/vivado.log
# Journal file: C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya\vivado.jou
# Running On: DESKTOP-TN92N90, OS: Windows, CPU Frequency: 3014 MHz, CPU Physical cores: 2, Host memory: 8588 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/drive_gpios.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/drive_gpios.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/drive_leds.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/drive_leds.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/start_signal_generator.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/start_signal_generator.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/and_2.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/and_2.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/delay_axi_streaming.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/delay_axi_streaming.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/decimator.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/decimator.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/mux.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/mux.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/linear_mean.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/linear_mean.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/clk_adapter.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/clk_adapter.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/promedio_lineal.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/promedio_lineal.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/mult_32bits.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/mult_32bits.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/GCL.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/GCL.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/LFSR.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/LFSR.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/data_source.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/data_source.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/trigger_simulator.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/trigger_simulator.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/level_detector.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/level_detector.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/coherent_average.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/coherent_average.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/data_stream.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/data_stream.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/bram_writer.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/bram_writer.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/buffer_circular.v', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/buffer_circular.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/x2048_16b.mem', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/x2048_16b.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/y2048_16b.mem', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/y2048_16b.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/x2048_14b.mem', nor could it be found using path 'C:/Users/mati9/Documents/signal_processing_red_pitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/x2048_14b.mem'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1053.699 ; gain = 275.258
update_ip_catalog -rebuild -repo_path c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_split Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_leds Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name start_signal_generator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name decimator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name linear_mean Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_processing_LI Try changing the compile order from manual to automatic. 
ERROR: [Runs 36-346] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd' needed for run contains invalid reference(s).
add_files {C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/promedio_lineal.v C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/pow2.v C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/promedio_coherente.v C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_writer.v C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/data_stream.v C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/coherent_average.v C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/signal_split.v C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_test.v C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_mux_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_writer_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/signal_decoder.v C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/frequency_counter.v}
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_split Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_leds Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name start_signal_generator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name decimator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name linear_mean Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_processing_LI Try changing the compile order from manual to automatic. 
ERROR: [Runs 36-346] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd' needed for run contains invalid reference(s).
open_bd_design {C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd>...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
INFO: [BD 41-1808] Open Block Design has been cancelled.
INFO: [Common 17-344] 'open_bd_design' was cancelled
add_files {C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/trigger_simulator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/bram_switch_v1_0/src/bram_switch.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/delay_axi_streaming.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/system_wrapper.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicate_ref_2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/level_detector.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/GCL.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_bram_reader_v1_0/src/axi_bram_reader.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_processing_LI.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/linear_mean.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/lockin_segmentado.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_averager_v1_0/src/axis_averager.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_bram_reader_v1_0/src/bram_reader_v1_0_S00_AXI.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_leds.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/and_2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_red_pitaya_adc_v1_0/src/axis_red_pitaya_adc.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/LFSR.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_red_pitaya_dac_v1_0/src/axis_red_pitaya_dac.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/start_signal_generator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_constant_v1_0/src/axis_constant.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_gpios.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/referencias.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/buffer_circular.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mult_32bits.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mux.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/clk_adapter.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/decimator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicador.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/sumador_ripple_carry.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_cfg_register_v1_0/src/axi_cfg_register.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_source.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_decoder.v}
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd' will not be added.
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/bram_switch_v1_0/src/bram_switch.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/system_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicate_ref_2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_bram_reader_v1_0/src/axi_bram_reader.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_processing_LI.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/lockin_segmentado.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_averager_v1_0/src/axis_averager.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_bram_reader_v1_0/src/bram_reader_v1_0_S00_AXI.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_red_pitaya_adc_v1_0/src/axis_red_pitaya_adc.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_red_pitaya_dac_v1_0/src/axis_red_pitaya_dac.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_constant_v1_0/src/axis_constant.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/referencias.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicador.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/sumador_ripple_carry.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_cfg_register_v1_0/src/axi_cfg_register.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_decoder.v' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files  C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd] -lib_map_path [list {modelsim=C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.cache/compile_simlib/modelsim} {questa=C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.cache/compile_simlib/questa} {riviera=C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.cache/compile_simlib/riviera} {activehdl=C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.cache/compile_simlib/activehdl}] -force -quiet
add_files {C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/trigger_simulator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/bram_switch_v1_0/src/bram_switch.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/delay_axi_streaming.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicate_ref_2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/level_detector.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/GCL.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_bram_reader_v1_0/src/axi_bram_reader.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_processing_LI.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/linear_mean.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/lockin_segmentado.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_averager_v1_0/src/axis_averager.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_bram_reader_v1_0/src/bram_reader_v1_0_S00_AXI.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_leds.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/and_2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_red_pitaya_adc_v1_0/src/axis_red_pitaya_adc.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/LFSR.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_red_pitaya_dac_v1_0/src/axis_red_pitaya_dac.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/start_signal_generator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_constant_v1_0/src/axis_constant.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_gpios.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/referencias.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/buffer_circular.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mult_32bits.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mux.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/clk_adapter.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/decimator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicador.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/sumador_ripple_carry.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_cfg_register_v1_0/src/axi_cfg_register.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_source.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_decoder.v}
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/trigger_simulator.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/bram_switch_v1_0/src/bram_switch.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/delay_axi_streaming.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicate_ref_2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/level_detector.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/GCL.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_bram_reader_v1_0/src/axi_bram_reader.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_processing_LI.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/linear_mean.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/lockin_segmentado.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_averager_v1_0/src/axis_averager.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_bram_reader_v1_0/src/bram_reader_v1_0_S00_AXI.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_leds.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/and_2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_red_pitaya_adc_v1_0/src/axis_red_pitaya_adc.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/LFSR.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_red_pitaya_dac_v1_0/src/axis_red_pitaya_dac.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/start_signal_generator.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axis_constant_v1_0/src/axis_constant.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_gpios.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/referencias.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/buffer_circular.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mult_32bits.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mux.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/clk_adapter.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/decimator.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicador.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/sumador_ripple_carry.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/cores/axi_cfg_register_v1_0/src/axi_cfg_register.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_source.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_decoder.v' cannot be added to the project because it already exists in the project, skipping this file
add_files {C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/trigger_simulator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/delay_axi_streaming.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicate_ref_2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/level_detector.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/GCL.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_processing_LI.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/linear_mean.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/lockin_segmentado.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_leds.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/and_2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/LFSR.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/start_signal_generator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_gpios.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/referencias.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/buffer_circular.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mult_32bits.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mux.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/clk_adapter.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/decimator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicador.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/sumador_ripple_carry.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_source.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_decoder.v}
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/trigger_simulator.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/delay_axi_streaming.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicate_ref_2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/level_detector.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/GCL.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_processing_LI.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/linear_mean.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/lockin_segmentado.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_leds.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/and_2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/LFSR.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/start_signal_generator.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_gpios.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/referencias.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/buffer_circular.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mult_32bits.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mux.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/clk_adapter.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/decimator.v' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_split Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_leds Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name start_signal_generator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name decimator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name linear_mean Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_processing_LI Try changing the compile order from manual to automatic. 
ERROR: [Runs 36-346] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd' needed for run contains invalid reference(s).
open_bd_design {C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - result_fase
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - reset_n
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - enable_and_reset
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - result_cuad
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - M_and_Nma
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_fase_low
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_fase_up
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_cuad_up
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_cuad_low
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - finished_and_decimator_method
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - adc_decimator_and_data_select
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - phaseDAC_and_phaseREF
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - datos_promediados
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - fifo_1
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/ADC/signal_split_0'.
Given inputs for module-source, Top-module name : signal_split, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/gpios_and_leds/drive_gpios_0'.
Given inputs for module-source, Top-module name : drive_gpios, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_1
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/gpios_and_leds/drive_gpios_1'.
Given inputs for module-source, Top-module name : drive_gpios, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:drive_leds:1.0 - drive_leds_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/gpios_and_leds/drive_leds_0'.
Given inputs for module-source, Top-module name : drive_leds, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ref_sen
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ref_cos
Adding component instance block -- xilinx.com:module_ref:start_signal_generator:1.0 - start_signal_generat_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/referencias/start_signal_generat_0'.
Given inputs for module-source, Top-module name : start_signal_generator, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:and_2:1.0 - and_2_1
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/referencias/and_2_1'.
Given inputs for module-source, Top-module name : and_2, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:delay_axi_streaming:1.0 - delay_axi_streaming_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/referencias/delay_axi_streaming_0'.
Given inputs for module-source, Top-module name : delay_axi_streaming, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:delay_axi_streaming:1.0 - delay_axi_streaming_1
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/referencias/delay_axi_streaming_1'.
Given inputs for module-source, Top-module name : delay_axi_streaming, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:and_2:1.0 - and_2_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/and_2_0'.
Given inputs for module-source, Top-module name : and_2, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:decimator:1.0 - decimator_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/decimator/decimator_0'.
Given inputs for module-source, Top-module name : decimator, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - selector_data_in1
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/decimator/selector_data_in1'.
Given inputs for module-source, Top-module name : mux, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:linear_mean:1.0 - linear_mean_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/decimator/linear_mean_0'.
Given inputs for module-source, Top-module name : linear_mean, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - selector_data_in
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/selector_data_in'.
Given inputs for module-source, Top-module name : mux, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:signal_processing_LI:1.0 - lock_in
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/lock_in'.
Given inputs for module-source, Top-module name : signal_processing_LI, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Successfully read diagram <system> from block design file <C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd>
add_files -norecurse {C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/trigger_simulator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/delay_axi_streaming.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicate_ref_2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/level_detector.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/GCL.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_processing_LI.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/linear_mean.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/lockin_segmentado.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_leds.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/and_2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/LFSR.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/start_signal_generator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_gpios.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/referencias.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/buffer_circular.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mult_32bits.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mux.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/clk_adapter.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/decimator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicador.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/sumador_ripple_carry.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_source.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_decoder.v}
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/trigger_simulator.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/delay_axi_streaming.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicate_ref_2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/level_detector.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/GCL.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_processing_LI.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/linear_mean.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/lockin_segmentado.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_leds.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/and_2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/LFSR.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/start_signal_generator.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_gpios.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/referencias.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/buffer_circular.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mult_32bits.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mux.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/clk_adapter.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/decimator.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicador.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/sumador_ripple_carry.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_source.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_decoder.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/lu_tables/x2048_16b.mem C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/lu_tables/x2048_14b.mem C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/lu_tables/y2048_16b.mem}
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_split Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_leds Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name start_signal_generator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name decimator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name linear_mean Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_processing_LI Try changing the compile order from manual to automatic. 
ERROR: [Runs 36-346] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd' needed for run contains invalid reference(s).
add_files -norecurse -scan_for_includes {C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_decoder.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_source.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/sumador_ripple_carry.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicador.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/decimator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/clk_adapter.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mux.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mult_32bits.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/buffer_circular.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/referencias.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_gpios.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/start_signal_generator.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/LFSR.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/and_2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_leds.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/lockin_segmentado.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/linear_mean.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_processing_LI.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/GCL.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/level_detector.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicate_ref_2.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/delay_axi_streaming.v C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/trigger_simulator.v}
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_decoder.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_source.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/sumador_ripple_carry.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicador.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/decimator.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/clk_adapter.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mux.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/mult_32bits.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/buffer_circular.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/referencias.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_gpios.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/start_signal_generator.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/LFSR.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/and_2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/drive_leds.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/lockin_segmentado.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/linear_mean.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_processing_LI.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/GCL.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/level_detector.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/multiplicate_ref_2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/delay_axi_streaming.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/trigger_simulator.v' cannot be added to the project because it already exists in the project, skipping this file
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1248.512 ; gain = 0.000
launch_runs synth_1 -jobs 2
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_split Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_leds Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name start_signal_generator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name decimator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name linear_mean Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_processing_LI Try changing the compile order from manual to automatic. 
ERROR: [Runs 36-346] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd' needed for run contains invalid reference(s).
launch_runs synth_1 -jobs 2
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_split Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_leds Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name start_signal_generator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name decimator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name linear_mean Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_processing_LI Try changing the compile order from manual to automatic. 
ERROR: [Runs 36-346] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd' needed for run contains invalid reference(s).
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
launch_runs synth_1 -jobs 2
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_split Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_leds Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name start_signal_generator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name decimator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name linear_mean Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_processing_LI Try changing the compile order from manual to automatic. 
ERROR: [Runs 36-346] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd' needed for run contains invalid reference(s).
launch_runs synth_1 -jobs 2
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_split Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_gpios Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name drive_leds Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name start_signal_generator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name delay_axi_streaming Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name and_2 Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name decimator Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name linear_mean Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name mux Try changing the compile order from manual to automatic. 
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name signal_processing_LI Try changing the compile order from manual to automatic. 
ERROR: [Runs 36-346] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd' needed for run contains invalid reference(s).
set_property source_mgmt_mode All [current_project]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_mux' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_test_core' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v:7]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'coherent_average' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'data_stream' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'frequency_counter' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pow2' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'promedio_coherente' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'promedio_lineal' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'signal_decoder' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_decoder.v:3]
WARNING: [HDL 9-3756] overwriting previous definition of module 'signal_split' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v:3]
WARNING: [filemgmt 20-736] The current top specification, "signal_split", does not uniquely identify a single design element. Using "signal_split" (Library: xil_defaultlib, File: C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_mux()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_mux_experimental.v
	(Active) Duplicate found at line 3 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_mux_experimental.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_test_core()' found in library 'xil_defaultlib'
Duplicate found at line 7 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_test.v
	(Active) Duplicate found at line 7 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_test.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_writer.v
Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_writer_experimental.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'coherent_average()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/coherent_average.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'data_stream()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/data_stream.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/data_stream.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'frequency_counter()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/frequency_counter.v
	(Active) Duplicate found at line 3 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/frequency_counter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'pow2()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/pow2.v
	(Active) Duplicate found at line 23 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/pow2.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'promedio_coherente()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/promedio_coherente.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_coherente.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'promedio_lineal()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/promedio_lineal.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'signal_decoder()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/signal_decoder.v
	(Active) Duplicate found at line 3 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_decoder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'signal_split()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/signal_split.v
	(Active) Duplicate found at line 3 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/signal_split.v
ERROR: [filemgmt 56-190] Failed to uniquely resolve reference. Multiple different modules were found that match the name 'signal_split'.
ERROR: [Runs 36-346] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd' needed for run contains invalid reference(s).
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/signal_split.v] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/signal_split.v
move_files -fileset sim_1 [get_files  C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/signal_decoder.v]
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/signal_decoder.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/signal_decoder.v
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT1' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT2' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_mux_experimental.v] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_mux_experimental.v
move_files -fileset sim_1 [get_files  C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_test.v]
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_test.v
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_writer.v] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_writer.v
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_writer_experimental.v] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/bram_writer_experimental.v
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/data_stream.v] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/data_stream.v
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/frequency_counter.v] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/frequency_counter.v
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/pow2.v] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/pow2.v
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/promedio_coherente.v] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/promedio_coherente.v
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/promedio_lineal.v] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/promedio_lineal.v
update_compile_order -fileset sources_1
update_module_reference system_signal_split_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT1' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT2' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_split_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\ProyectosRedPitaya\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_start_signal_generat_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_start_signal_generat_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\ProyectosRedPitaya\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.559 ; gain = 2.828
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\ProyectosRedPitaya\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1306.074 ; gain = 0.516
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v:4]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v:77]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\ProyectosRedPitaya\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC/signal_split_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block referencias/start_signal_generat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Thu May 23 19:25:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:03 ; elapsed = 00:02:22 . Memory (MB): peak = 1592.551 ; gain = 286.477
add_files -norecurse -scan_for_includes {C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/lu_tables/y2048_16b.mem C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/lu_tables/x2048_14b.mem C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/lu_tables/x2048_16b.mem}
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/lu_tables/y2048_16b.mem' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/lu_tables/x2048_14b.mem' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/lu_tables/x2048_16b.mem' cannot be added to the project because it already exists in the project, skipping this file
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1592.551 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/x2048_16b.mem] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/x2048_16b.mem
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/y2048_16b.mem] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/y2048_16b.mem
export_ip_user_files -of_objects  [get_files C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/x2048_14b.mem] -no_script -reset -force -quiet
remove_files  C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/lu_tables/x2048_14b.mem
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'coherent_average' [C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'coherent_average()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/coherent_average.v
	(Active) Duplicate found at line 2 of file C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/user_ip/my_cores/coherent_average.v
[Thu May 23 19:30:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1592.551 ; gain = 0.000
launch_runs impl_1 -jobs 2
[Thu May 23 19:39:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.runs/impl_1/runme.log
set_property location {1 422 189} [get_bd_cells referencias]
set_property name generador_sinusoidal [get_bd_cells referencias]
delete_bd_objs [get_bd_nets generador_sinusoidal/ref_cos_Dout] [get_bd_nets generador_sinusoidal/delay_axi_streaming_0_data_out] [get_bd_nets generador_sinusoidal/delay_axi_streaming_0_data_out_valid] [get_bd_cells generador_sinusoidal/delay_axi_streaming_0]
delete_bd_objs [get_bd_nets generador_sinusoidal/delay_axi_streaming_1_data_out_valid] [get_bd_nets generador_sinusoidal/bypass_n_1] [get_bd_nets generador_sinusoidal/delay_axi_streaming_1_data_out] [get_bd_cells generador_sinusoidal/delay_axi_streaming_1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets generador_sinusoidal/delay_axi_streaming_1_data_out_valid] [get_bd_nets generador_sinusoidal/bypass_n_1] [get_bd_nets generador_sinusoidal/delay_axi_streaming_1_data_out] [get_bd_cells generador_sinusoidal/delay_axi_streaming_1]'
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to reset run step 

delete_bd_objs [get_bd_nets generador_sinusoidal/delay_axi_streaming_1_data_out_valid] [get_bd_nets generador_sinusoidal/and_2_1_c] [get_bd_cells generador_sinusoidal/and_2_1]
delete_bd_objs [get_bd_nets generador_sinusoidal/bypass_n_1] [get_bd_nets generador_sinusoidal/delay_axi_streaming_1_data_out] [get_bd_cells generador_sinusoidal/delay_axi_streaming_1]
regenerate_bd_layout
delete_bd_objs [get_bd_nets lock_in_data_out_fase] [get_bd_nets lock_in_processing_finished] [get_bd_nets uP_control_gpio2_io_o] [get_bd_nets referencias_data_out] [get_bd_nets referencias_data_out1] [get_bd_nets lock_in_data_out_cuad] [get_bd_nets referencias_c] [get_bd_nets lock_in_datos_promediados] [get_bd_cells lock_in]
delete_bd_objs [get_bd_pins generador_sinusoidal/c]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins generador_sinusoidal/data_out1] [get_bd_pins generador_sinusoidal/ref_cos/Dout]
delete_bd_objs [get_bd_pins generador_sinusoidal/data_out]
set_property name sen [get_bd_nets referencias_Dout1]
undo
INFO: [Common 17-17] undo 'set_property name sen [get_bd_nets referencias_Dout1]'
set_property name signal_sen [get_bd_pins generador_sinusoidal/Dout1]
set_property name signal_cos [get_bd_pins generador_sinusoidal/data_out1]
set_property name signal [get_bd_nets referencias_m_axis_data_tvalid]
ERROR: [BD 41-173] The name 'signal' cannot be used because it is a keyword in a Hardware Description Language.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property name signal_valid [get_bd_pins generador_sinusoidal/m_axis_data_tvalid]
set_property name signal_start [get_bd_pins generador_sinusoidal/start]
set_property location {1 551 326} [get_bd_cells generador_sinusoidal]
set_property location {1.5 1030 457} [get_bd_cells selector_data_in]
set_property location {1 648 461} [get_bd_cells selector_data_in]
set_property location {1.5 1451 645} [get_bd_cells decimator]
set_property location {1 460 1062} [get_bd_cells DAC]
delete_bd_objs [get_bd_nets selector_data_in1_finish] [get_bd_nets gpio_io_i3_1] [get_bd_cells and_2_0]
set_property location {2 977 323} [get_bd_cells decimator]
delete_bd_objs [get_bd_nets generador_sinusoidal/start_signal_generat_0_start] [get_bd_nets generador_sinusoidal/approxM_1] [get_bd_cells generador_sinusoidal/start_signal_generat_0]
delete_bd_objs [get_bd_nets referencias_start] [get_bd_pins generador_sinusoidal/signal_start]
delete_bd_objs [get_bd_nets uP_control_gpio_io_o] [get_bd_pins generador_sinusoidal/approxM]
delete_bd_objs [get_bd_pins generador_sinusoidal/bypass_n]
set_property name data_ch1 [get_bd_pins ADC/M_AXIS_PORT1_tdata]
set_property name data_ch1_valid [get_bd_pins ADC/M_AXIS_PORT1_tvalid]
update_compile_order -fileset sources_1
set_property name data_ch2 [get_bd_pins ADC/M_AXIS_PORT2_tdata]
set_property name data_ch2_valid [get_bd_pins ADC/M_AXIS_PORT2_tvalid]
set_property name fase_dds_compiler [get_bd_pins DAC/cfg_data]
group_bd_cells data_source [get_bd_cells selector_data_in] [get_bd_cells generador_sinusoidal] [get_bd_cells ADC] [get_bd_cells DAC]
set_property location {2 832 580} [get_bd_cells data_source]
set_property location {1.5 1511 522} [get_bd_cells decimator]
move_bd_cells [get_bd_cells /] [get_bd_cells uP_control/enable_and_reset]
WARNING: [BD 41-1306] The connection to interface pin </enable_and_reset/gpio_io_o> is being overridden by the user with net <enable_and_reset_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </enable_and_reset/gpio2_io_o> is being overridden by the user with net <enable_and_reset_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
undo
INFO: [Common 17-17] undo 'move_bd_cells [get_bd_cells /] [get_bd_cells uP_control/enable_and_reset]'
delete_bd_objs [get_bd_nets uP_control/res_fase_low_Dout] [get_bd_nets uP_control/res_fase_up_Dout] [get_bd_intf_nets uP_control/ps7_0_axi_periph_M01_AXI] [get_bd_cells uP_control/result_fase]
delete_bd_objs [get_bd_nets uP_control/res_cuad_low_Dout] [get_bd_nets uP_control/res_cuad_up_Dout] [get_bd_intf_nets uP_control/ps7_0_axi_periph_M03_AXI] [get_bd_cells uP_control/result_cuad]
delete_bd_objs [get_bd_cells uP_control/res_fase_low]
delete_bd_objs [get_bd_nets uP_control/Din2_1] [get_bd_cells uP_control/res_fase_up]
delete_bd_objs [get_bd_cells uP_control/res_cuad_low]
delete_bd_objs [get_bd_nets uP_control/Din1_1] [get_bd_cells uP_control/res_cuad_up]
delete_bd_objs [get_bd_nets uP_control/gpio_io_i_1] [get_bd_intf_nets uP_control/S_AXI7_1] [get_bd_cells uP_control/datos_promediados]
delete_bd_objs [get_bd_nets uP_control/Trigger_gpio_io_o] [get_bd_nets uP_control/Net5] [get_bd_intf_nets uP_control/S_AXI4_1] [get_bd_cells uP_control/M_and_Nma]
move_bd_cells [get_bd_cells /] [get_bd_cells uP_control/enable_and_reset]
WARNING: [BD 41-1306] The connection to interface pin </enable_and_reset/gpio_io_o> is being overridden by the user with net <enable_and_reset_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </enable_and_reset/gpio2_io_o> is being overridden by the user with net <enable_and_reset_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
move_bd_cells [get_bd_cells uP_control] [get_bd_cells enable_and_reset]
WARNING: [BD 41-1306] The connection to interface pin </uP_control/enable_and_reset/gpio_io_o> is being overridden by the user with net <enable_and_reset_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </uP_control/enable_and_reset/gpio2_io_o> is being overridden by the user with net <enable_and_reset_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
delete_bd_objs [get_bd_nets uP_control/adc_decimator_and_data_select_gpio_io_o] [get_bd_nets uP_control/noise_bits_and_data_select_gpio2_io_o] [get_bd_intf_nets uP_control/S_AXI2_1] [get_bd_cells uP_control/adc_decimator_and_data_select]
delete_bd_objs [get_bd_nets uP_control/phaseDAC_and_phaseREF_gpio_io_o] [get_bd_nets uP_control/phaseDAC_and_phaseREF_gpio2_io_o] [get_bd_intf_nets uP_control/S_AXI5_1] [get_bd_cells uP_control/phaseDAC_and_phaseREF]
delete_bd_objs [get_bd_intf_pins uP_control/S_AXI2]
delete_bd_objs [get_bd_intf_pins uP_control/S_AXI7]
delete_bd_objs [get_bd_intf_pins uP_control/S_AXI5]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_pins uP_control/S_AXI4]
delete_bd_objs [get_bd_intf_pins uP_control/S_AXI1]
delete_bd_objs [get_bd_pins uP_control/gpio2_io_o]
delete_bd_objs [get_bd_pins uP_control/gpio_io_o]
delete_bd_objs [get_bd_nets uP_control_gpio2_io_o1] [get_bd_pins uP_control/gpio2_io_o1]
delete_bd_objs [get_bd_nets cfg_data_1] [get_bd_pins uP_control/gpio_io_o2]
delete_bd_objs [get_bd_nets uP_control_gpio2_io_o2] [get_bd_pins uP_control/gpio2_io_o2]
delete_bd_objs [get_bd_nets uP_control_gpio_io_o1] [get_bd_pins uP_control/gpio_io_o1]
delete_bd_objs [get_bd_pins uP_control/Din1]
delete_bd_objs [get_bd_pins uP_control/gpio_io_i]
delete_bd_objs [get_bd_pins uP_control/Din2]
delete_bd_objs [get_bd_nets uP_control/gpio_io_i3_1]
delete_bd_objs [get_bd_pins uP_control/gpio_io_i3]
delete_bd_objs [get_bd_intf_nets uP_M04_AXI]
delete_bd_objs [get_bd_intf_nets uP_control/S_AXI3_1]
move_bd_cells [get_bd_cells /] [get_bd_cells uP_control/enable_and_reset]
WARNING: [BD 41-1306] The connection to interface pin </enable_and_reset/gpio_io_o> is being overridden by the user with net <enable_and_reset_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </enable_and_reset/gpio2_io_o> is being overridden by the user with net <enable_and_reset_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
undo
INFO: [Common 17-17] undo 'move_bd_cells [get_bd_cells /] [get_bd_cells uP_control/enable_and_reset]'
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins uP_control/S_AXI] [get_bd_intf_pins uP_control/enable_and_reset/S_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI]
delete_bd_objs [get_bd_intf_nets uP_M05_AXI]
delete_bd_objs [get_bd_intf_nets uP_M06_AXI]
delete_bd_objs [get_bd_intf_nets S_AXI2_1]
delete_bd_objs [get_bd_intf_nets S_AXI5_1]
delete_bd_objs [get_bd_intf_nets uP_M08_AXI]
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
delete_bd_objs [get_bd_intf_nets uP_control/Conn1]
set_property name finished [get_bd_cells uP_control/finished_and_decimator_method]
set_property name reset_n [get_bd_pins uP_control/Dout]
set_property name enable [get_bd_pins uP_control/Dout1]
set_property name finished_and_param0 [get_bd_cells uP_control/finished]
delete_bd_objs [get_bd_nets uP_control/finished_gpio2_io_o]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets uP_control/finished_gpio2_io_o]'
connect_bd_net [get_bd_pins uP_control/finished_and_param0/gpio_io_i] [get_bd_pins uP_control/finished_and_param0/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin </uP_control/finished_and_param0/gpio_io_i> is being overridden by the user with net </uP_control/finished_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
delete_bd_objs [get_bd_nets uP_control/finished_gpio2_io_o]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets uP_control/finished_gpio2_io_o]'
delete_bd_objs [get_bd_nets uP_control_gpio2_io_o3]
delete_bd_objs [get_bd_nets uP_control/finished_gpio2_io_o]
set_property name finished [get_bd_cells uP_control/finished_and_param0]
delete_bd_objs [get_bd_pins uP_control/gpio2_io_o3]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\ProyectosRedPitaya\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 23 20:06:59 2024...
