// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/29/2020 15:49:36"

// 
// Device: Altera EP4CE22E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	i_clk);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	i_clk;

// Design Ports Information
// i_clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Matrix_multiplier_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~0 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~1 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~2 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~3 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~1_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ;
wire \i_clk~input_o ;
wire \i_clk~inputclkctrl_outclk ;
wire \core1|AR|data_out[0]~16_combout ;
wire \core1|IR|data_out[0]~feeder_combout ;
wire \core1|CU|state.LDAC8~q ;
wire \core1|CU|alu_sig[2]~clkctrl_outclk ;
wire \core1|CU|Decoder2~4_combout ;
wire \core1|CU|state.END1~0_combout ;
wire \core1|CU|Decoder2~2_combout ;
wire \core1|CU|Decoder0~1_combout ;
wire \core1|CU|state~63_combout ;
wire \core1|CU|state.LDAC_IB1~q ;
wire \core1|CU|state.LDAC_IB2~q ;
wire \core1|CU|state.LDAC_IB3~q ;
wire \core1|CU|Decoder0~0_combout ;
wire \core1|CU|state~62_combout ;
wire \core1|CU|state.LDAC_IA1~q ;
wire \core1|CU|state.LDAC_IA2~q ;
wire \core1|CU|state.LDAC_IA3~q ;
wire \core1|CU|WideOr17~0_combout ;
wire \core1|CU|WideOr4~3_combout ;
wire \core1|CU|state.JPNZY2~feeder_combout ;
wire \core1|CU|state.JPNZY2~q ;
wire \core1|CU|state.JPNZY3~q ;
wire \core1|CU|state~78_combout ;
wire \core1|CU|state.MVR_CDR1~q ;
wire \core1|CU|WideOr4~0_combout ;
wire \core1|CU|WideOr4~1_combout ;
wire \core1|CU|WideOr4~combout ;
wire \core1|data_bus|Mux7~1_combout ;
wire \core1|CU|Decoder2~8_combout ;
wire \core1|CU|state~75_combout ;
wire \core1|CU|state.ADD_SR1~q ;
wire \core1|CU|Decoder0~4_combout ;
wire \core1|CU|state~76_combout ;
wire \core1|CU|state.ADD_SR_IR1~q ;
wire \core1|CU|state~70_combout ;
wire \core1|CU|state.SUB_R1~q ;
wire \core1|CU|WideOr7~0_combout ;
wire \core1|CU|state.LDAC9~q ;
wire \core1|CU|WideOr8~0_combout ;
wire \core1|CU|state.STAC_IC3~q ;
wire \core1|CU|WideOr10~0_combout ;
wire \core1|CU|WideOr6~1_combout ;
wire \core1|CU|WideOr7~combout ;
wire \core1|data_bus|Mux7~2_combout ;
wire \core1|CU|state~86_combout ;
wire \core1|CU|state.MVAC_SR1~q ;
wire \core1|CU|state~85_combout ;
wire \core1|CU|state.MVAC_CDR1~q ;
wire \core1|CU|WideOr9~0_combout ;
wire \core1|CU|state~87_combout ;
wire \core1|CU|state.MVAC_B1~q ;
wire \core1|CU|state~88_combout ;
wire \core1|CU|state.MVAC_A1~q ;
wire \core1|CU|WideOr6~4_combout ;
wire \core1|CU|WideOr10~1_combout ;
wire \core1|CU|Decoder0~7_combout ;
wire \core1|CU|state~84_combout ;
wire \core1|CU|state.MVAC_PR1~q ;
wire \core1|CU|WideOr11~0_combout ;
wire \core1|CU|WideOr11~combout ;
wire \core1|load_sig|Decoder0~1_combout ;
wire \core1|C|data_out[0]~16_combout ;
wire \core1|load_sig|Decoder0~6_combout ;
wire \core1|CU|Decoder2~7_combout ;
wire \core1|CU|state~74_combout ;
wire \core1|CU|state.INCAC1~q ;
wire \core1|CU|WideOr15~3_combout ;
wire \core1|CU|WideOr16~combout ;
wire \core1|CU|state.STAC_IC4~feeder_combout ;
wire \core1|CU|state.STAC_IC4~q ;
wire \core1|CU|WideOr15~2_combout ;
wire \core1|CU|WideOr15~combout ;
wire \core1|data_bus|Mux7~0_combout ;
wire \core1|R|data_out[0]~16_combout ;
wire \core1|load_sig|Decoder0~4_combout ;
wire \core1|R|data_out[1]~44_combout ;
wire \core1|R|data_out[0]~17 ;
wire \core1|R|data_out[1]~18_combout ;
wire \core1|R|data_out[1]~19 ;
wire \core1|R|data_out[2]~20_combout ;
wire \core1|R|data_out[2]~21 ;
wire \core1|R|data_out[3]~22_combout ;
wire \core1|R|data_out[3]~23 ;
wire \core1|R|data_out[4]~24_combout ;
wire \core1|R|data_out[4]~25 ;
wire \core1|R|data_out[5]~26_combout ;
wire \core1|R|data_out[5]~27 ;
wire \core1|R|data_out[6]~28_combout ;
wire \core1|R|data_out[6]~29 ;
wire \core1|R|data_out[7]~30_combout ;
wire \core1|R|data_out[7]~31 ;
wire \core1|R|data_out[8]~32_combout ;
wire \core1|data_bus|Mux7~3_combout ;
wire \core1|load_sig|Decoder0~3_combout ;
wire \core1|data_bus|Mux7~4_combout ;
wire \core1|AC|Add0~32_combout ;
wire \core1|AC|Add0~70_combout ;
wire \core1|ALU_ins|Add0~13_combout ;
wire \core1|ALU_ins|out[0]~17_cout ;
wire \core1|ALU_ins|out[0]~18_combout ;
wire \core1|AC|Add0~33 ;
wire \core1|AC|Add0~34_combout ;
wire \core1|AC|Add0~72_combout ;
wire \core1|ALU_ins|Add0~12_combout ;
wire \core1|ALU_ins|out[0]~19 ;
wire \core1|ALU_ins|out[1]~20_combout ;
wire \core1|ALU_ins|Add0~11_combout ;
wire \core1|ALU_ins|out[1]~21 ;
wire \core1|ALU_ins|out[2]~22_combout ;
wire \core1|data_bus|Mux9~5_combout ;
wire \core1|data_bus|Mux9~4_combout ;
wire \core1|data_bus|Mux12~2_combout ;
wire \core1|B|data_out[0]~16_combout ;
wire \core1|load_sig|Decoder0~10_combout ;
wire \core1|B|data_out[8]~44_combout ;
wire \core1|B|data_out[0]~17 ;
wire \core1|B|data_out[1]~18_combout ;
wire \core1|B|data_out[1]~19 ;
wire \core1|B|data_out[2]~20_combout ;
wire \core1|B|data_out[2]~21 ;
wire \core1|B|data_out[3]~22_combout ;
wire \core1|load_sig|Decoder0~7_combout ;
wire \core1|A|data_out[0]~16_combout ;
wire \core1|load_sig|Decoder0~8_combout ;
wire \core1|A|data_out[3]~44_combout ;
wire \core1|A|data_out[0]~17 ;
wire \core1|A|data_out[1]~18_combout ;
wire \core1|A|data_out[1]~19 ;
wire \core1|A|data_out[2]~20_combout ;
wire \core1|A|data_out[2]~21 ;
wire \core1|A|data_out[3]~22_combout ;
wire \core1|load_sig|Decoder0~9_combout ;
wire \core1|data_bus|Mux12~3_combout ;
wire \core1|data_bus|Mux12~4_combout ;
wire \core1|data_bus|Mux12~5_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store~feeder_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ;
wire \core1|data_bus|Mux9~1_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ;
wire \core1|data_bus|Mux9~0_combout ;
wire \core1|data_bus|Mux12~0_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core1|DR|data_out[0]~feeder_combout ;
wire \core1|PC|data_out[0]~8_combout ;
wire \core1|load_sig|Decoder0~2_combout ;
wire \core1|PC|data_out[5]~10_combout ;
wire \core1|PC|data_out[0]~9 ;
wire \core1|PC|data_out[1]~11_combout ;
wire \core1|PC|data_out[1]~12 ;
wire \core1|PC|data_out[2]~13_combout ;
wire \core1|PC|data_out[2]~14 ;
wire \core1|PC|data_out[3]~15_combout ;
wire \core1|PC|data_out[3]~16 ;
wire \core1|PC|data_out[4]~17_combout ;
wire \core1|PC|data_out[4]~18 ;
wire \core1|PC|data_out[5]~19_combout ;
wire \core1|PC|data_out[5]~20 ;
wire \core1|PC|data_out[6]~21_combout ;
wire \core1|PC|data_out[6]~22 ;
wire \core1|PC|data_out[7]~23_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core1|data_bus|Mux12~1_combout ;
wire \core1|data_bus|Mux9~2_combout ;
wire \core1|data_bus|Mux12~6_combout ;
wire \core1|data_bus|Mux12~7_combout ;
wire \core1|ALU_ins|Add0~10_combout ;
wire \core1|ALU_ins|out[2]~23 ;
wire \core1|ALU_ins|out[3]~24_combout ;
wire \core1|AC|Add0~35 ;
wire \core1|AC|Add0~37 ;
wire \core1|AC|Add0~39 ;
wire \core1|AC|Add0~40_combout ;
wire \core1|AC|Add0~78_combout ;
wire \core1|ALU_ins|Add0~9_combout ;
wire \core1|ALU_ins|out[3]~25 ;
wire \core1|ALU_ins|out[4]~26_combout ;
wire \core1|AC|Add0~41 ;
wire \core1|AC|Add0~42_combout ;
wire \core1|AC|Add0~65_combout ;
wire \core1|TR|data_out[5]~feeder_combout ;
wire \core1|ALU_ins|Add0~8_combout ;
wire \core1|ALU_ins|out[4]~27 ;
wire \core1|ALU_ins|out[5]~28_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ;
wire \core1|data_bus|Mux9~7_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ;
wire \core1|data_bus|Mux9~8_combout ;
wire \core1|A|data_out[3]~23 ;
wire \core1|A|data_out[4]~24_combout ;
wire \core1|A|data_out[4]~25 ;
wire \core1|A|data_out[5]~26_combout ;
wire \core1|A|data_out[5]~27 ;
wire \core1|A|data_out[6]~28_combout ;
wire \core1|data_bus|Mux9~10_combout ;
wire \core1|B|data_out[3]~23 ;
wire \core1|B|data_out[4]~24_combout ;
wire \core1|B|data_out[4]~25 ;
wire \core1|B|data_out[5]~26_combout ;
wire \core1|B|data_out[5]~27 ;
wire \core1|B|data_out[6]~28_combout ;
wire \core1|data_bus|Mux9~11_combout ;
wire \core1|data_bus|Mux9~9_combout ;
wire \core1|data_bus|Mux9~12_combout ;
wire \core1|data_bus|Mux9~13_combout ;
wire \core1|AC|Add0~57 ;
wire \core1|AC|Add0~59 ;
wire \core1|AC|Add0~60_combout ;
wire \core1|AC|Add0~66_combout ;
wire \core1|A|data_out[6]~29 ;
wire \core1|A|data_out[7]~30_combout ;
wire \core1|A|data_out[7]~31 ;
wire \core1|A|data_out[8]~32_combout ;
wire \core1|A|data_out[8]~33 ;
wire \core1|A|data_out[9]~34_combout ;
wire \core1|A|data_out[9]~35 ;
wire \core1|A|data_out[10]~36_combout ;
wire \core1|B|data_out[6]~29 ;
wire \core1|B|data_out[7]~30_combout ;
wire \core1|B|data_out[7]~31 ;
wire \core1|B|data_out[8]~32_combout ;
wire \core1|B|data_out[8]~33 ;
wire \core1|B|data_out[9]~34_combout ;
wire \core1|B|data_out[9]~35 ;
wire \core1|B|data_out[10]~36_combout ;
wire \core1|data_bus|Mux5~4_combout ;
wire \core1|data_bus|Mux5~5_combout ;
wire \core1|C|data_out[9]~35 ;
wire \core1|C|data_out[10]~36_combout ;
wire \core1|data_bus|Mux5~1_combout ;
wire \core1|data_bus|Mux5~2_combout ;
wire \core1|data_bus|Mux5~3_combout ;
wire \core1|data_bus|Mux5~6_combout ;
wire \core1|R|data_out[8]~33 ;
wire \core1|R|data_out[9]~34_combout ;
wire \core1|R|data_out[9]~35 ;
wire \core1|R|data_out[10]~36_combout ;
wire \core1|data_bus|Mux5~0_combout ;
wire \core1|data_bus|Mux5~7_combout ;
wire \core1|A|data_out[10]~37 ;
wire \core1|A|data_out[11]~38_combout ;
wire \core1|R|data_out[10]~37 ;
wire \core1|R|data_out[11]~38_combout ;
wire \core1|data_bus|Mux4~0_combout ;
wire \core1|B|data_out[10]~37 ;
wire \core1|B|data_out[11]~38_combout ;
wire \core1|data_bus|Mux4~4_combout ;
wire \core1|data_bus|Mux4~5_combout ;
wire \core1|C|data_out[10]~37 ;
wire \core1|C|data_out[11]~38_combout ;
wire \core1|data_bus|Mux4~1_combout ;
wire \core1|data_bus|Mux4~2_combout ;
wire \core1|data_bus|Mux4~3_combout ;
wire \core1|data_bus|Mux4~6_combout ;
wire \core1|data_bus|Mux4~7_combout ;
wire \core1|A|data_out[11]~39 ;
wire \core1|A|data_out[12]~40_combout ;
wire \core1|data_bus|Mux3~4_combout ;
wire \core1|B|data_out[11]~39 ;
wire \core1|B|data_out[12]~40_combout ;
wire \core1|data_bus|Mux3~5_combout ;
wire \core1|C|data_out[11]~39 ;
wire \core1|C|data_out[12]~40_combout ;
wire \core1|data_bus|Mux3~1_combout ;
wire \core1|data_bus|Mux3~2_combout ;
wire \core1|data_bus|Mux3~3_combout ;
wire \core1|data_bus|Mux3~6_combout ;
wire \core1|R|data_out[11]~39 ;
wire \core1|R|data_out[12]~40_combout ;
wire \core1|data_bus|Mux3~0_combout ;
wire \core1|data_bus|Mux3~7_combout ;
wire \core1|A|data_out[12]~41 ;
wire \core1|A|data_out[13]~42_combout ;
wire \core1|C|data_out[12]~41 ;
wire \core1|C|data_out[13]~42_combout ;
wire \core1|data_bus|Mux2~1_combout ;
wire \core1|data_bus|Mux2~2_combout ;
wire \core1|data_bus|Mux2~3_combout ;
wire \core1|data_bus|Mux2~4_combout ;
wire \core1|B|data_out[12]~41 ;
wire \core1|B|data_out[13]~42_combout ;
wire \core1|data_bus|Mux2~5_combout ;
wire \core1|data_bus|Mux2~6_combout ;
wire \core1|R|data_out[12]~41 ;
wire \core1|R|data_out[13]~42_combout ;
wire \core1|data_bus|Mux2~0_combout ;
wire \core1|data_bus|Mux2~7_combout ;
wire \core1|A|data_out[13]~43 ;
wire \core1|A|data_out[14]~45_combout ;
wire \core1|data_bus|Mux1~4_combout ;
wire \core1|B|data_out[13]~43 ;
wire \core1|B|data_out[14]~45_combout ;
wire \core1|data_bus|Mux1~5_combout ;
wire \core1|C|data_out[13]~43 ;
wire \core1|C|data_out[14]~45_combout ;
wire \core1|data_bus|Mux1~1_combout ;
wire \core1|data_bus|Mux1~2_combout ;
wire \core1|data_bus|Mux1~3_combout ;
wire \core1|data_bus|Mux1~6_combout ;
wire \core1|R|data_out[13]~43 ;
wire \core1|R|data_out[14]~45_combout ;
wire \core1|data_bus|Mux1~0_combout ;
wire \core1|data_bus|Mux1~7_combout ;
wire \core1|ALU_ins|Add0~14_combout ;
wire \core1|ALU_ins|Add0~0_combout ;
wire \core1|ALU_ins|Add0~1_combout ;
wire \core1|ALU_ins|Add0~2_combout ;
wire \core1|ALU_ins|Add0~3_combout ;
wire \core1|ALU_ins|out[5]~29 ;
wire \core1|ALU_ins|out[6]~31 ;
wire \core1|ALU_ins|out[7]~33 ;
wire \core1|ALU_ins|out[8]~35 ;
wire \core1|ALU_ins|out[9]~37 ;
wire \core1|ALU_ins|out[10]~39 ;
wire \core1|ALU_ins|out[11]~41 ;
wire \core1|ALU_ins|out[12]~43 ;
wire \core1|ALU_ins|out[13]~45 ;
wire \core1|ALU_ins|out[14]~47_combout ;
wire \core1|AC|Add0~61 ;
wire \core1|AC|Add0~62_combout ;
wire \core1|AC|Add0~68_combout ;
wire \core1|R|data_out[14]~46 ;
wire \core1|R|data_out[15]~47_combout ;
wire \core1|data_bus|Mux0~0_combout ;
wire \core1|C|data_out[14]~46 ;
wire \core1|C|data_out[15]~47_combout ;
wire \core1|data_bus|Mux0~1_combout ;
wire \core1|data_bus|Mux0~2_combout ;
wire \core1|data_bus|Mux0~3_combout ;
wire \core1|B|data_out[14]~46 ;
wire \core1|B|data_out[15]~47_combout ;
wire \core1|A|data_out[14]~46 ;
wire \core1|A|data_out[15]~47_combout ;
wire \core1|data_bus|Mux0~4_combout ;
wire \core1|data_bus|Mux0~5_combout ;
wire \core1|data_bus|Mux0~6_combout ;
wire \core1|data_bus|Mux0~7_combout ;
wire \core1|ALU_ins|Add0~15_combout ;
wire \core1|ALU_ins|out[14]~48 ;
wire \core1|ALU_ins|out[15]~49_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~0 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~1 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~2 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~3 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \core1|CU|WideOr4~2_combout ;
wire \core1|CU|WideOr4~4_combout ;
wire \core1|ALU_ins|out[9]~46_combout ;
wire \core1|AC|data_out[15]~4_combout ;
wire \core1|load_sig|Decoder0~5_combout ;
wire \core1|CU|Decoder2~6_combout ;
wire \core1|CU|state~72_combout ;
wire \core1|CU|state.CLAC1~q ;
wire \core1|CU|WideOr18~combout ;
wire \core1|CU|clear_ac~q ;
wire \core1|increase_sig|Decoder0~0_combout ;
wire \core1|AC|data_out[3]~16_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \core1|AC|data_out[14]~2_combout ;
wire \core1|data_bus|Mux9~14_combout ;
wire \core1|ALU_ins|Add0~7_combout ;
wire \core1|ALU_ins|out[6]~30_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \core1|AC|Add0~43 ;
wire \core1|AC|Add0~44_combout ;
wire \core1|AC|Add0~67_combout ;
wire \core1|AC|data_out[6]~3_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \core1|AC|data_out[5]~1_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \core1|AC|data_out[4]~14_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \core1|AC|Add0~38_combout ;
wire \core1|AC|Add0~76_combout ;
wire \core1|AC|data_out[3]~12_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \core1|AC|Add0~36_combout ;
wire \core1|AC|Add0~74_combout ;
wire \core1|AC|data_out[2]~10_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \core1|AC|data_out[1]~8_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_mult1~dataout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~dataout ;
wire \core1|AC|data_out[0]~6_combout ;
wire \core1|data_bus|Mux7~5_combout ;
wire \core1|data_bus|Mux7~6_combout ;
wire \core1|data_bus|Mux7~7_combout ;
wire \core1|data_bus|Mux7~8_combout ;
wire \core1|data_bus|Mux7~9_combout ;
wire \core1|data_bus|Mux7~10_combout ;
wire \core1|ALU_ins|Add0~5_combout ;
wire \core1|ALU_ins|out[8]~34_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \core1|AC|Add0~45 ;
wire \core1|AC|Add0~47 ;
wire \core1|AC|Add0~48_combout ;
wire \core1|AC|Add0~71_combout ;
wire \core1|AC|data_out[8]~7_combout ;
wire \core1|AC|Add0~49 ;
wire \core1|AC|Add0~50_combout ;
wire \core1|AC|Add0~73_combout ;
wire \core1|AC|data_out[9]~9_combout ;
wire \core1|AC|Add0~51 ;
wire \core1|AC|Add0~52_combout ;
wire \core1|AC|Add0~75_combout ;
wire \core1|ALU_ins|out[10]~38_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \core1|AC|data_out[10]~11_combout ;
wire \core1|AC|Add0~53 ;
wire \core1|AC|Add0~54_combout ;
wire \core1|AC|Add0~77_combout ;
wire \core1|ALU_ins|out[11]~40_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \core1|AC|data_out[11]~13_combout ;
wire \core1|AC|Add0~55 ;
wire \core1|AC|Add0~56_combout ;
wire \core1|AC|Add0~79_combout ;
wire \core1|AC|data_out[12]~15_combout ;
wire \core1|ALU_ins|out[12]~42_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \core1|ALU_ins|Equal0~3_combout ;
wire \core1|ALU_ins|out[13]~44_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \core1|ALU_ins|Equal0~0_combout ;
wire \core1|ALU_ins|Equal0~1_combout ;
wire \core1|ALU_ins|Equal0~4_combout ;
wire \core1|CU|state~73_combout ;
wire \core1|CU|state.JPNZN1~q ;
wire \core1|CU|WideOr17~2_combout ;
wire \core1|CU|WideOr17~1_combout ;
wire \core1|CU|WideOr17~3_combout ;
wire \core1|C|data_out[8]~44_combout ;
wire \core1|C|data_out[0]~17 ;
wire \core1|C|data_out[1]~18_combout ;
wire \core1|C|data_out[1]~19 ;
wire \core1|C|data_out[2]~20_combout ;
wire \core1|C|data_out[2]~21 ;
wire \core1|C|data_out[3]~22_combout ;
wire \core1|C|data_out[3]~23 ;
wire \core1|C|data_out[4]~24_combout ;
wire \core1|C|data_out[4]~25 ;
wire \core1|C|data_out[5]~26_combout ;
wire \core1|C|data_out[5]~27 ;
wire \core1|C|data_out[6]~28_combout ;
wire \core1|C|data_out[6]~29 ;
wire \core1|C|data_out[7]~30_combout ;
wire \core1|C|data_out[7]~31 ;
wire \core1|C|data_out[8]~32_combout ;
wire \core1|C|data_out[8]~33 ;
wire \core1|C|data_out[9]~34_combout ;
wire \core1|data_bus|Mux6~1_combout ;
wire \core1|data_bus|Mux6~2_combout ;
wire \core1|data_bus|Mux6~3_combout ;
wire \core1|data_bus|Mux6~4_combout ;
wire \core1|data_bus|Mux6~5_combout ;
wire \core1|data_bus|Mux6~6_combout ;
wire \core1|data_bus|Mux6~0_combout ;
wire \core1|data_bus|Mux6~7_combout ;
wire \core1|ALU_ins|Add0~4_combout ;
wire \core1|ALU_ins|out[9]~36_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \core1|ALU_ins|Equal0~2_combout ;
wire \core1|CU|state~66_combout ;
wire \core1|CU|state~67_combout ;
wire \core1|CU|state.JPNZY1~q ;
wire \core1|CU|WideOr5~0_combout ;
wire \core1|CU|WideOr19~combout ;
wire \core1|CU|iram_read~q ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ;
wire \core1|data_bus|Mux14~0_combout ;
wire \core1|data_bus|Mux14~1_combout ;
wire \core1|data_bus|Mux14~2_combout ;
wire \core1|data_bus|Mux14~3_combout ;
wire \core1|data_bus|Mux14~4_combout ;
wire \core1|data_bus|Mux14~5_combout ;
wire \core1|data_bus|Mux14~6_combout ;
wire \core1|data_bus|Mux14~7_combout ;
wire \core1|data_bus|Mux14~8_combout ;
wire \core1|CU|state~79_combout ;
wire \core1|CU|state.SUB_CDR1~q ;
wire \core1|CU|WideOr14~combout ;
wire \core1|ALU_ins|Add0~6_combout ;
wire \core1|ALU_ins|out[7]~32_combout ;
wire \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \core1|AC|Add0~46_combout ;
wire \core1|AC|Add0~69_combout ;
wire \core1|AC|data_out[7]~5_combout ;
wire \core1|data_bus|Mux8~2_combout ;
wire \core1|data_bus|Mux8~3_combout ;
wire \core1|data_bus|Mux8~4_combout ;
wire \core1|data_bus|Mux8~5_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ;
wire \core1|data_bus|Mux8~0_combout ;
wire \core1|data_bus|Mux8~1_combout ;
wire \core1|data_bus|Mux8~6_combout ;
wire \core1|data_bus|Mux8~7_combout ;
wire \core1|data_bus|Mux8~8_combout ;
wire \core1|CU|Decoder2~3_combout ;
wire \core1|CU|state~69_combout ;
wire \core1|CU|state.MVR_A1~q ;
wire \core1|CU|WideOr5~2_combout ;
wire \core1|CU|WideOr5~1_combout ;
wire \core1|CU|Decoder2~5_combout ;
wire \core1|CU|state~71_combout ;
wire \core1|CU|state.NOP1~q ;
wire \core1|CU|WideOr5~3_combout ;
wire \core1|CU|WideOr5~4_combout ;
wire \core1|CU|state.END1~6_combout ;
wire \core1|CU|state.END1~7_combout ;
wire \core1|CU|state.END1~5_combout ;
wire \core1|CU|state.END1~8_combout ;
wire \core1|CU|WideOr0~0_combout ;
wire \core1|CU|state.END1~1_combout ;
wire \core1|CU|WideOr3~0_combout ;
wire \core1|CU|state.END1~2_combout ;
wire \core1|CU|Decoder0~2_combout ;
wire \core1|CU|state.END1~3_combout ;
wire \core1|CU|state.END1~4_combout ;
wire \core1|CU|state.END1~9_combout ;
wire \core1|CU|state.END1~q ;
wire \core1|CU|WideOr5~combout ;
wire \core1|data_bus|Mux9~6_combout ;
wire \core1|data_bus|Mux12~8_combout ;
wire \core1|CU|Decoder0~3_combout ;
wire \core1|CU|state~77_combout ;
wire \core1|CU|state.MVR_SR1~q ;
wire \core1|CU|WideOr7~1_combout ;
wire \core1|CU|WideOr7~2_combout ;
wire \core1|CU|WideOr9~2_combout ;
wire \core1|CU|WideOr9~1_combout ;
wire \core1|CU|WideOr9~3_combout ;
wire \core1|CU|WideOr9~4_combout ;
wire \core1|CU|WideOr9~combout ;
wire \core1|load_sig|Decoder0~12_combout ;
wire \core1|CU|Equal1~0_combout ;
wire \core1|CU|state~68_combout ;
wire \core1|CU|state.STAC_IC1~q ;
wire \core1|CU|state.STAC_IC2~feeder_combout ;
wire \core1|CU|state.STAC_IC2~q ;
wire \core1|CU|WideOr6~0_combout ;
wire \core1|CU|dram_write~q ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ;
wire \core1|data_bus|Mux13~0_combout ;
wire \core1|data_bus|Mux13~1_combout ;
wire \core1|data_bus|Mux13~2_combout ;
wire \core1|data_bus|Mux13~3_combout ;
wire \core1|data_bus|Mux13~4_combout ;
wire \core1|data_bus|Mux13~5_combout ;
wire \core1|data_bus|Mux13~6_combout ;
wire \core1|data_bus|Mux13~7_combout ;
wire \core1|data_bus|Mux13~8_combout ;
wire \core1|CU|Decoder0~5_combout ;
wire \core1|CU|state~81_combout ;
wire \core1|CU|state.ADD_CDR1~q ;
wire \core1|CU|WideOr12~0_combout ;
wire \core1|AC|Add0~58_combout ;
wire \core1|AC|Add0~64_combout ;
wire \core1|AC|data_out[13]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ;
wire \core1|data_bus|Mux10~0_combout ;
wire \core1|data_bus|Mux10~1_combout ;
wire \core1|data_bus|Mux10~3_combout ;
wire \core1|data_bus|Mux10~4_combout ;
wire \core1|data_bus|Mux10~2_combout ;
wire \core1|data_bus|Mux10~5_combout ;
wire \core1|data_bus|Mux10~6_combout ;
wire \core1|data_bus|Mux10~7_combout ;
wire \core1|data_bus|Mux10~8_combout ;
wire \core1|CU|Decoder2~10_combout ;
wire \core1|CU|state~83_combout ;
wire \core1|CU|state.MVAC_C1~q ;
wire \core1|CU|Decoder0~6_combout ;
wire \core1|CU|state~82_combout ;
wire \core1|CU|state.MVAC_R1~q ;
wire \core1|CU|WideOr8~1_combout ;
wire \core1|CU|WideOr8~combout ;
wire \core1|load_sig|Decoder0~11_combout ;
wire \core1|data_bus|Mux9~15_combout ;
wire \core1|CU|Decoder2~0_combout ;
wire \core1|CU|state~64_combout ;
wire \core1|CU|state.LDAC1~q ;
wire \core1|CU|state.LDAC2~q ;
wire \core1|CU|state.LDAC3~feeder_combout ;
wire \core1|CU|state.LDAC3~q ;
wire \core1|CU|state.LDAC4~feeder_combout ;
wire \core1|CU|state.LDAC4~q ;
wire \core1|CU|state.LDAC5~q ;
wire \core1|CU|state.LDAC6~q ;
wire \core1|CU|state.LDAC7~q ;
wire \core1|CU|WideOr20~0_combout ;
wire \core1|CU|dram_read~q ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ;
wire \core1|data_bus|Mux11~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ;
wire \core1|data_bus|Mux11~1_combout ;
wire \core1|data_bus|Mux11~2_combout ;
wire \core1|data_bus|Mux11~3_combout ;
wire \core1|data_bus|Mux11~4_combout ;
wire \core1|data_bus|Mux11~5_combout ;
wire \core1|data_bus|Mux11~6_combout ;
wire \core1|data_bus|Mux11~7_combout ;
wire \core1|data_bus|Mux11~8_combout ;
wire \core1|CU|Decoder2~1_combout ;
wire \core1|CU|state~65_combout ;
wire \core1|CU|state.STAC1~q ;
wire \core1|CU|state.STAC2~q ;
wire \core1|CU|state.STAC3~q ;
wire \core1|CU|state.STAC4~q ;
wire \core1|CU|state.STAC5~q ;
wire \core1|CU|state.STAC6~feeder_combout ;
wire \core1|CU|state.STAC6~q ;
wire \core1|CU|state.STAC7~feeder_combout ;
wire \core1|CU|state.STAC7~q ;
wire \core1|CU|WideOr5~5_combout ;
wire \core1|CU|WideOr22~0_combout ;
wire \core1|CU|WideOr22~1_combout ;
wire \core1|CU|state.000000~q ;
wire \core1|CU|state.FETCH2~0_combout ;
wire \core1|CU|state.FETCH2~q ;
wire \core1|CU|state.FETCH3~q ;
wire \core1|CU|state.FETCH4~q ;
wire \core1|CU|Decoder2~9_combout ;
wire \core1|CU|state~80_combout ;
wire \core1|CU|state.MUL1~q ;
wire \core1|CU|WideOr6~2_combout ;
wire \core1|CU|WideOr6~3_combout ;
wire \core1|CU|WideOr6~5_combout ;
wire \core1|data_bus|Mux9~3_combout ;
wire \core1|data_bus|Mux15~2_combout ;
wire \core1|data_bus|Mux15~3_combout ;
wire \core1|data_bus|Mux15~4_combout ;
wire \core1|data_bus|Mux15~5_combout ;
wire \core1|data_bus|Mux15~6_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ;
wire \core1|data_bus|Mux15~0_combout ;
wire \core1|data_bus|Mux15~1_combout ;
wire \core1|data_bus|Mux15~7_combout ;
wire \core1|data_bus|Mux15~8_combout ;
wire \core1|load_sig|Decoder0~0_combout ;
wire \core1|AR|data_out[12]~44_combout ;
wire \core1|AR|data_out[0]~17 ;
wire \core1|AR|data_out[1]~18_combout ;
wire \core1|AR|data_out[1]~19 ;
wire \core1|AR|data_out[2]~20_combout ;
wire \core1|AR|data_out[2]~21 ;
wire \core1|AR|data_out[3]~22_combout ;
wire \core1|AR|data_out[3]~23 ;
wire \core1|AR|data_out[4]~24_combout ;
wire \core1|AR|data_out[4]~25 ;
wire \core1|AR|data_out[5]~26_combout ;
wire \core1|AR|data_out[5]~27 ;
wire \core1|AR|data_out[6]~28_combout ;
wire \core1|AR|data_out[6]~29 ;
wire \core1|AR|data_out[7]~30_combout ;
wire \core1|AR|data_out[7]~31 ;
wire \core1|AR|data_out[8]~32_combout ;
wire \core1|AR|data_out[8]~33 ;
wire \core1|AR|data_out[9]~34_combout ;
wire \core1|AR|data_out[9]~35 ;
wire \core1|AR|data_out[10]~36_combout ;
wire \core1|AR|data_out[10]~37 ;
wire \core1|AR|data_out[11]~38_combout ;
wire \core1|AR|data_out[11]~39 ;
wire \core1|AR|data_out[12]~40_combout ;
wire \core1|AR|data_out[12]~41 ;
wire \core1|AR|data_out[13]~42_combout ;
wire \core1|AR|data_out[13]~43 ;
wire \core1|AR|data_out[14]~45_combout ;
wire \core1|AR|data_out[14]~46 ;
wire \core1|AR|data_out[15]~47_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~8_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [7:0] \iram|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [7:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \core1|AR|data_out ;
wire [7:0] \iram|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w ;
wire [15:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w ;
wire [4:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [4:0] \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w ;
wire [7:0] \core1|PC|data_out ;
wire [15:0] \core1|R|data_out ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [15:0] \core1|AC|data_out ;
wire [15:0] \core1|C|data_out ;
wire [15:0] \core1|A|data_out ;
wire [15:0] \core1|B|data_out ;
wire [2:0] \core1|CU|inc_decode_sig ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [7:0] \core1|TR|data_out ;
wire [15:0] \core1|ALU_ins|out ;
wire [15:0] \core1|PR|data_out ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w ;
wire [6:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [15:0] \core1|SR|data_out ;
wire [6:0] \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [2:0] \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w ;
wire [3:0] \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w ;
wire [7:0] \core1|DR|data_out ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w ;
wire [15:0] \core1|CDR|data_out ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \core1|CU|mux_sig ;
wire [3:0] \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w ;
wire [3:0] \core1|CU|load_decode_sig ;
wire [2:0] \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [2:0] \core1|CU|alu_sig ;
wire [7:0] \core1|IR|data_out ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [17:0] \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [17:0] \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [35:0] \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \iram|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];

assign \iram|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \iram|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~0  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~1  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~2  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~3  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~dataout  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT1  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT2  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT3  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT4  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT5  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT6  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT7  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT8  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT9  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT10  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT11  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT12  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT13  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT14  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT15  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT16  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT17  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT18  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT19  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT20  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT21  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT22  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT23  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT24  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT25  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT26  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT27  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT28  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT29  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT30  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT31  = \core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~0  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~1  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~2  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~3  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~dataout  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT1  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT2  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT3  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT4  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT5  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT6  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT7  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT8  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT9  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT10  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT11  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT12  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT13  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT14  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT15  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT16  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT17  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT18  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT19  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT20  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT21  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT22  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT23  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT24  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT25  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT26  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT27  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT28  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT29  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT30  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT31  = \core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: FF_X19_Y17_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N22
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y17_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G3
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\~QIC_CREATED_GND~I_combout ),
	.datad(\~QIC_CREATED_GND~I_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 .lut_mask = 16'hEEEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4 .lut_mask = 16'hFC70;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~1 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 .lut_mask = 16'h33CC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .lut_mask = 16'h3C3F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .lut_mask = 16'hC30C;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .lut_mask = 16'h3C3F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .lut_mask = 16'hC30C;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .lut_mask = 16'h3C3F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .lut_mask = 16'hC30C;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .lut_mask = 16'h3C3F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .lut_mask = 16'hA50A;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .lut_mask = 16'h5A5F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .lut_mask = 16'hA50A;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .lut_mask = 16'h5A5F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .lut_mask = 16'hA50A;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .lut_mask = 16'h5A5F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .lut_mask = 16'hA50A;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 .lut_mask = 16'h5A5A;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .lut_mask = 16'h6400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(gnd),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h33CC;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~12 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 .lut_mask = 16'h8F80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .lut_mask = 16'hF200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h1313;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hDD5D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h00CE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hF2F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(gnd),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h3C3F;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(gnd),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hC30C;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hD5DD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h00DC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0A00;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0800;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0055;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .lut_mask = 16'hFDFF;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h25A5;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h25F0;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N23
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h4000;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 .lut_mask = 16'hFFEC;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(gnd),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h3C3F;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hA50A;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h5A5F;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hA50A;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .lut_mask = 16'h5A5A;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N25
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .lut_mask = 16'hE040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .lut_mask = 16'h00EE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9 .lut_mask = 16'hFEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N11
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(gnd),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N21
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N31
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(gnd),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~15 .lut_mask = 16'hFCB8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N23
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(gnd),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h2000;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N5
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'h1310;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .lut_mask = 16'h4000;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h000F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'hFDFF;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h705A;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h700F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0800;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h2000;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18 .lut_mask = 16'hFFFC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N19
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(gnd),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'h0500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .lut_mask = 16'h0A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .lut_mask = 16'hEAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .lut_mask = 16'h88F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h00F0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N17
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout  = \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \i_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \i_clk~inputclkctrl .clock_type = "global clock";
defparam \i_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \core1|AR|data_out[0]~16 (
// Equation(s):
// \core1|AR|data_out[0]~16_combout  = \core1|AR|data_out [0] $ (VCC)
// \core1|AR|data_out[0]~17  = CARRY(\core1|AR|data_out [0])

	.dataa(gnd),
	.datab(\core1|AR|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|AR|data_out[0]~16_combout ),
	.cout(\core1|AR|data_out[0]~17 ));
// synopsys translate_off
defparam \core1|AR|data_out[0]~16 .lut_mask = 16'h33CC;
defparam \core1|AR|data_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneive_lcell_comb \core1|IR|data_out[0]~feeder (
// Equation(s):
// \core1|IR|data_out[0]~feeder_combout  = \core1|data_bus|Mux15~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|data_bus|Mux15~8_combout ),
	.cin(gnd),
	.combout(\core1|IR|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|IR|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \core1|IR|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \core1|CU|state.LDAC8 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.LDAC7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC8 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC8 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \core1|CU|alu_sig[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\core1|CU|alu_sig [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\core1|CU|alu_sig[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \core1|CU|alu_sig[2]~clkctrl .clock_type = "global clock";
defparam \core1|CU|alu_sig[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \core1|TR|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|TR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|TR|data_out[7] .is_wysiwyg = "true";
defparam \core1|TR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \core1|CU|Decoder2~4 (
// Equation(s):
// \core1|CU|Decoder2~4_combout  = (!\core1|IR|data_out [4] & (!\core1|IR|data_out [5] & (!\core1|IR|data_out [6] & \core1|IR|data_out [7])))

	.dataa(\core1|IR|data_out [4]),
	.datab(\core1|IR|data_out [5]),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|IR|data_out [7]),
	.cin(gnd),
	.combout(\core1|CU|Decoder2~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder2~4 .lut_mask = 16'h0100;
defparam \core1|CU|Decoder2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \core1|CU|state.END1~0 (
// Equation(s):
// \core1|CU|state.END1~0_combout  = (\core1|IR|data_out [2] & (!\core1|IR|data_out [3] & \core1|IR|data_out [0]))

	.dataa(\core1|IR|data_out [2]),
	.datab(gnd),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [0]),
	.cin(gnd),
	.combout(\core1|CU|state.END1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.END1~0 .lut_mask = 16'h0A00;
defparam \core1|CU|state.END1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N27
dffeas \core1|TR|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux14~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|TR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|TR|data_out[1] .is_wysiwyg = "true";
defparam \core1|TR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \core1|CU|Decoder2~2 (
// Equation(s):
// \core1|CU|Decoder2~2_combout  = (\core1|IR|data_out [4] & (!\core1|IR|data_out [5] & (!\core1|IR|data_out [6] & \core1|IR|data_out [7])))

	.dataa(\core1|IR|data_out [4]),
	.datab(\core1|IR|data_out [5]),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|IR|data_out [7]),
	.cin(gnd),
	.combout(\core1|CU|Decoder2~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder2~2 .lut_mask = 16'h0200;
defparam \core1|CU|Decoder2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \core1|CU|Decoder0~1 (
// Equation(s):
// \core1|CU|Decoder0~1_combout  = (!\core1|IR|data_out [2] & (!\core1|IR|data_out [0] & (!\core1|IR|data_out [3] & \core1|IR|data_out [1])))

	.dataa(\core1|IR|data_out [2]),
	.datab(\core1|IR|data_out [0]),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [1]),
	.cin(gnd),
	.combout(\core1|CU|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder0~1 .lut_mask = 16'h0100;
defparam \core1|CU|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \core1|CU|state~63 (
// Equation(s):
// \core1|CU|state~63_combout  = (\core1|CU|Decoder2~0_combout  & (\core1|CU|state.FETCH4~q  & \core1|CU|Decoder0~1_combout ))

	.dataa(\core1|CU|Decoder2~0_combout ),
	.datab(gnd),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~63_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~63 .lut_mask = 16'hA000;
defparam \core1|CU|state~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \core1|CU|state.LDAC_IB1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC_IB1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC_IB1 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC_IB1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \core1|CU|state.LDAC_IB2 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.LDAC_IB1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC_IB2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC_IB2 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC_IB2 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \core1|CU|state.LDAC_IB3 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.LDAC_IB2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC_IB3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC_IB3 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC_IB3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \core1|CU|Decoder0~0 (
// Equation(s):
// \core1|CU|Decoder0~0_combout  = (!\core1|IR|data_out [2] & (\core1|IR|data_out [0] & (!\core1|IR|data_out [3] & !\core1|IR|data_out [1])))

	.dataa(\core1|IR|data_out [2]),
	.datab(\core1|IR|data_out [0]),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [1]),
	.cin(gnd),
	.combout(\core1|CU|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder0~0 .lut_mask = 16'h0004;
defparam \core1|CU|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \core1|CU|state~62 (
// Equation(s):
// \core1|CU|state~62_combout  = (\core1|CU|Decoder2~0_combout  & (\core1|CU|state.FETCH4~q  & \core1|CU|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\core1|CU|Decoder2~0_combout ),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~62_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~62 .lut_mask = 16'hC000;
defparam \core1|CU|state~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \core1|CU|state.LDAC_IA1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC_IA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC_IA1 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC_IA1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \core1|CU|state.LDAC_IA2 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.LDAC_IA1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC_IA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC_IA2 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC_IA2 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \core1|CU|state.LDAC_IA3 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.LDAC_IA2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC_IA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC_IA3 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC_IA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \core1|CU|WideOr17~0 (
// Equation(s):
// \core1|CU|WideOr17~0_combout  = (!\core1|CU|state.LDAC7~q  & (!\core1|CU|state.STAC3~q  & !\core1|CU|state.LDAC3~q ))

	.dataa(gnd),
	.datab(\core1|CU|state.LDAC7~q ),
	.datac(\core1|CU|state.STAC3~q ),
	.datad(\core1|CU|state.LDAC3~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr17~0 .lut_mask = 16'h0003;
defparam \core1|CU|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \core1|CU|WideOr4~3 (
// Equation(s):
// \core1|CU|WideOr4~3_combout  = (!\core1|CU|state.LDAC_IB3~q  & (!\core1|CU|state.LDAC_IA3~q  & \core1|CU|WideOr17~0_combout ))

	.dataa(\core1|CU|state.LDAC_IB3~q ),
	.datab(gnd),
	.datac(\core1|CU|state.LDAC_IA3~q ),
	.datad(\core1|CU|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr4~3 .lut_mask = 16'h0500;
defparam \core1|CU|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \core1|CU|state.JPNZY2~feeder (
// Equation(s):
// \core1|CU|state.JPNZY2~feeder_combout  = \core1|CU|state.JPNZY1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|CU|state.JPNZY1~q ),
	.cin(gnd),
	.combout(\core1|CU|state.JPNZY2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.JPNZY2~feeder .lut_mask = 16'hFF00;
defparam \core1|CU|state.JPNZY2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \core1|CU|state.JPNZY2 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state.JPNZY2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.JPNZY2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.JPNZY2 .is_wysiwyg = "true";
defparam \core1|CU|state.JPNZY2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \core1|CU|state.JPNZY3 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.JPNZY2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.JPNZY3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.JPNZY3 .is_wysiwyg = "true";
defparam \core1|CU|state.JPNZY3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \core1|CU|state~78 (
// Equation(s):
// \core1|CU|state~78_combout  = (\core1|CU|state.FETCH4~q  & (\core1|CU|Decoder2~3_combout  & \core1|CU|Decoder0~5_combout ))

	.dataa(\core1|CU|state.FETCH4~q ),
	.datab(gnd),
	.datac(\core1|CU|Decoder2~3_combout ),
	.datad(\core1|CU|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~78_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~78 .lut_mask = 16'hA000;
defparam \core1|CU|state~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \core1|CU|state.MVR_CDR1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.MVR_CDR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.MVR_CDR1 .is_wysiwyg = "true";
defparam \core1|CU|state.MVR_CDR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \core1|CU|WideOr4~0 (
// Equation(s):
// \core1|CU|WideOr4~0_combout  = (!\core1|CU|state.MVR_A1~q  & (!\core1|CU|state.MVR_SR1~q  & !\core1|CU|state.MVR_CDR1~q ))

	.dataa(\core1|CU|state.MVR_A1~q ),
	.datab(gnd),
	.datac(\core1|CU|state.MVR_SR1~q ),
	.datad(\core1|CU|state.MVR_CDR1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr4~0 .lut_mask = 16'h0005;
defparam \core1|CU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \core1|CU|WideOr4~1 (
// Equation(s):
// \core1|CU|WideOr4~1_combout  = ((\core1|CU|state.LDAC_IB1~q ) # ((\core1|CU|state.LDAC_IA1~q ) # (\core1|CU|state.FETCH3~q ))) # (!\core1|CU|WideOr4~0_combout )

	.dataa(\core1|CU|WideOr4~0_combout ),
	.datab(\core1|CU|state.LDAC_IB1~q ),
	.datac(\core1|CU|state.LDAC_IA1~q ),
	.datad(\core1|CU|state.FETCH3~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr4~1 .lut_mask = 16'hFFFD;
defparam \core1|CU|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \core1|CU|WideOr4 (
// Equation(s):
// \core1|CU|WideOr4~combout  = (\core1|CU|WideOr4~3_combout  & (!\core1|CU|state.JPNZY3~q  & (!\core1|CU|WideOr12~0_combout  & !\core1|CU|WideOr4~1_combout )))

	.dataa(\core1|CU|WideOr4~3_combout ),
	.datab(\core1|CU|state.JPNZY3~q ),
	.datac(\core1|CU|WideOr12~0_combout ),
	.datad(\core1|CU|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr4 .lut_mask = 16'h0002;
defparam \core1|CU|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \core1|CU|mux_sig[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|mux_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|mux_sig[3] .is_wysiwyg = "true";
defparam \core1|CU|mux_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneive_lcell_comb \core1|data_bus|Mux7~1 (
// Equation(s):
// \core1|data_bus|Mux7~1_combout  = (\core1|CU|mux_sig [3]) # (\core1|CU|mux_sig [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|mux_sig [3]),
	.datad(\core1|CU|mux_sig [1]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux7~1 .lut_mask = 16'hFFF0;
defparam \core1|data_bus|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \core1|CU|Decoder2~8 (
// Equation(s):
// \core1|CU|Decoder2~8_combout  = (!\core1|IR|data_out [7] & (\core1|IR|data_out [6] & (\core1|IR|data_out [4] & \core1|IR|data_out [5])))

	.dataa(\core1|IR|data_out [7]),
	.datab(\core1|IR|data_out [6]),
	.datac(\core1|IR|data_out [4]),
	.datad(\core1|IR|data_out [5]),
	.cin(gnd),
	.combout(\core1|CU|Decoder2~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder2~8 .lut_mask = 16'h4000;
defparam \core1|CU|Decoder2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \core1|CU|state~75 (
// Equation(s):
// \core1|CU|state~75_combout  = (\core1|CU|state.FETCH4~q  & (\core1|CU|Decoder0~3_combout  & \core1|CU|Decoder2~8_combout ))

	.dataa(\core1|CU|state.FETCH4~q ),
	.datab(gnd),
	.datac(\core1|CU|Decoder0~3_combout ),
	.datad(\core1|CU|Decoder2~8_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~75_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~75 .lut_mask = 16'hA000;
defparam \core1|CU|state~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \core1|CU|state.ADD_SR1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.ADD_SR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.ADD_SR1 .is_wysiwyg = "true";
defparam \core1|CU|state.ADD_SR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_lcell_comb \core1|CU|Decoder0~4 (
// Equation(s):
// \core1|CU|Decoder0~4_combout  = (!\core1|IR|data_out [2] & (!\core1|IR|data_out [1] & (\core1|IR|data_out [3] & !\core1|IR|data_out [0])))

	.dataa(\core1|IR|data_out [2]),
	.datab(\core1|IR|data_out [1]),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [0]),
	.cin(gnd),
	.combout(\core1|CU|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder0~4 .lut_mask = 16'h0010;
defparam \core1|CU|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \core1|CU|state~76 (
// Equation(s):
// \core1|CU|state~76_combout  = (\core1|CU|Decoder0~4_combout  & (\core1|CU|Decoder2~8_combout  & \core1|CU|state.FETCH4~q ))

	.dataa(\core1|CU|Decoder0~4_combout ),
	.datab(\core1|CU|Decoder2~8_combout ),
	.datac(gnd),
	.datad(\core1|CU|state.FETCH4~q ),
	.cin(gnd),
	.combout(\core1|CU|state~76_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~76 .lut_mask = 16'h8800;
defparam \core1|CU|state~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N15
dffeas \core1|CU|state.ADD_SR_IR1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.ADD_SR_IR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.ADD_SR_IR1 .is_wysiwyg = "true";
defparam \core1|CU|state.ADD_SR_IR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \core1|CU|state~70 (
// Equation(s):
// \core1|CU|state~70_combout  = (\core1|CU|state.FETCH4~q  & (\core1|CU|Decoder2~4_combout  & (\core1|CU|state.END1~0_combout  & \core1|IR|data_out [1])))

	.dataa(\core1|CU|state.FETCH4~q ),
	.datab(\core1|CU|Decoder2~4_combout ),
	.datac(\core1|CU|state.END1~0_combout ),
	.datad(\core1|IR|data_out [1]),
	.cin(gnd),
	.combout(\core1|CU|state~70_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~70 .lut_mask = 16'h8000;
defparam \core1|CU|state~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \core1|CU|state.SUB_R1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.SUB_R1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.SUB_R1 .is_wysiwyg = "true";
defparam \core1|CU|state.SUB_R1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \core1|CU|WideOr7~0 (
// Equation(s):
// \core1|CU|WideOr7~0_combout  = (\core1|CU|state.ADD_SR1~q ) # ((\core1|CU|state.FETCH3~q ) # ((\core1|CU|state.ADD_SR_IR1~q ) # (\core1|CU|state.SUB_R1~q )))

	.dataa(\core1|CU|state.ADD_SR1~q ),
	.datab(\core1|CU|state.FETCH3~q ),
	.datac(\core1|CU|state.ADD_SR_IR1~q ),
	.datad(\core1|CU|state.SUB_R1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr7~0 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \core1|CU|state.LDAC9 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.LDAC8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC9 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \core1|CU|WideOr8~0 (
// Equation(s):
// \core1|CU|WideOr8~0_combout  = (!\core1|CU|state.LDAC9~q  & (!\core1|CU|state.LDAC_IB3~q  & (!\core1|CU|state.LDAC_IA3~q  & \core1|CU|WideOr17~0_combout )))

	.dataa(\core1|CU|state.LDAC9~q ),
	.datab(\core1|CU|state.LDAC_IB3~q ),
	.datac(\core1|CU|state.LDAC_IA3~q ),
	.datad(\core1|CU|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr8~0 .lut_mask = 16'h0100;
defparam \core1|CU|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \core1|CU|state.STAC_IC3 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.STAC_IC2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.STAC_IC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.STAC_IC3 .is_wysiwyg = "true";
defparam \core1|CU|state.STAC_IC3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \core1|CU|WideOr10~0 (
// Equation(s):
// \core1|CU|WideOr10~0_combout  = (!\core1|CU|state.LDAC5~q  & (!\core1|CU|state.STAC5~q  & (!\core1|CU|state.STAC_IC3~q  & !\core1|CU|state.STAC_IC1~q )))

	.dataa(\core1|CU|state.LDAC5~q ),
	.datab(\core1|CU|state.STAC5~q ),
	.datac(\core1|CU|state.STAC_IC3~q ),
	.datad(\core1|CU|state.STAC_IC1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr10~0 .lut_mask = 16'h0001;
defparam \core1|CU|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \core1|CU|WideOr6~1 (
// Equation(s):
// \core1|CU|WideOr6~1_combout  = (\core1|CU|WideOr8~0_combout  & (!\core1|CU|state.JPNZY3~q  & \core1|CU|WideOr10~0_combout ))

	.dataa(gnd),
	.datab(\core1|CU|WideOr8~0_combout ),
	.datac(\core1|CU|state.JPNZY3~q ),
	.datad(\core1|CU|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr6~1 .lut_mask = 16'h0C00;
defparam \core1|CU|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \core1|CU|WideOr7 (
// Equation(s):
// \core1|CU|WideOr7~combout  = (\core1|CU|WideOr7~2_combout  & (!\core1|CU|state.LDAC_IA1~q  & (!\core1|CU|WideOr7~0_combout  & \core1|CU|WideOr6~1_combout )))

	.dataa(\core1|CU|WideOr7~2_combout ),
	.datab(\core1|CU|state.LDAC_IA1~q ),
	.datac(\core1|CU|WideOr7~0_combout ),
	.datad(\core1|CU|WideOr6~1_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr7 .lut_mask = 16'h0200;
defparam \core1|CU|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \core1|CU|mux_sig[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|mux_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|mux_sig[0] .is_wysiwyg = "true";
defparam \core1|CU|mux_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneive_lcell_comb \core1|data_bus|Mux7~2 (
// Equation(s):
// \core1|data_bus|Mux7~2_combout  = (\core1|CU|mux_sig [3]) # ((!\core1|CU|mux_sig [1] & \core1|CU|mux_sig [0]))

	.dataa(gnd),
	.datab(\core1|CU|mux_sig [1]),
	.datac(\core1|CU|mux_sig [3]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux7~2 .lut_mask = 16'hF3F0;
defparam \core1|data_bus|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \core1|CU|state~86 (
// Equation(s):
// \core1|CU|state~86_combout  = (\core1|CU|Decoder2~10_combout  & (\core1|CU|state.FETCH4~q  & \core1|CU|Decoder0~3_combout ))

	.dataa(gnd),
	.datab(\core1|CU|Decoder2~10_combout ),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~86_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~86 .lut_mask = 16'hC000;
defparam \core1|CU|state~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \core1|CU|state.MVAC_SR1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.MVAC_SR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.MVAC_SR1 .is_wysiwyg = "true";
defparam \core1|CU|state.MVAC_SR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \core1|CU|state~85 (
// Equation(s):
// \core1|CU|state~85_combout  = (\core1|CU|state.FETCH4~q  & (\core1|CU|Decoder2~10_combout  & \core1|CU|Decoder0~5_combout ))

	.dataa(\core1|CU|state.FETCH4~q ),
	.datab(gnd),
	.datac(\core1|CU|Decoder2~10_combout ),
	.datad(\core1|CU|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~85_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~85 .lut_mask = 16'hA000;
defparam \core1|CU|state~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \core1|CU|state.MVAC_CDR1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.MVAC_CDR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.MVAC_CDR1 .is_wysiwyg = "true";
defparam \core1|CU|state.MVAC_CDR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \core1|CU|WideOr9~0 (
// Equation(s):
// \core1|CU|WideOr9~0_combout  = (!\core1|CU|state.MVAC_SR1~q  & !\core1|CU|state.MVAC_CDR1~q )

	.dataa(gnd),
	.datab(\core1|CU|state.MVAC_SR1~q ),
	.datac(\core1|CU|state.MVAC_CDR1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core1|CU|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr9~0 .lut_mask = 16'h0303;
defparam \core1|CU|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \core1|CU|state~87 (
// Equation(s):
// \core1|CU|state~87_combout  = (\core1|CU|Decoder2~10_combout  & (\core1|CU|state.FETCH4~q  & \core1|CU|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\core1|CU|Decoder2~10_combout ),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~87_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~87 .lut_mask = 16'hC000;
defparam \core1|CU|state~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \core1|CU|state.MVAC_B1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.MVAC_B1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.MVAC_B1 .is_wysiwyg = "true";
defparam \core1|CU|state.MVAC_B1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \core1|CU|state~88 (
// Equation(s):
// \core1|CU|state~88_combout  = (\core1|CU|Decoder2~10_combout  & (\core1|CU|state.FETCH4~q  & \core1|CU|Decoder0~0_combout ))

	.dataa(\core1|CU|Decoder2~10_combout ),
	.datab(gnd),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~88_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~88 .lut_mask = 16'hA000;
defparam \core1|CU|state~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \core1|CU|state.MVAC_A1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.MVAC_A1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.MVAC_A1 .is_wysiwyg = "true";
defparam \core1|CU|state.MVAC_A1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \core1|CU|WideOr6~4 (
// Equation(s):
// \core1|CU|WideOr6~4_combout  = (\core1|CU|WideOr9~0_combout  & (!\core1|CU|state.MVAC_B1~q  & (!\core1|CU|state.MVAC_A1~q  & !\core1|CU|state.FETCH3~q )))

	.dataa(\core1|CU|WideOr9~0_combout ),
	.datab(\core1|CU|state.MVAC_B1~q ),
	.datac(\core1|CU|state.MVAC_A1~q ),
	.datad(\core1|CU|state.FETCH3~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr6~4 .lut_mask = 16'h0002;
defparam \core1|CU|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \core1|CU|WideOr10~1 (
// Equation(s):
// \core1|CU|WideOr10~1_combout  = (((\core1|CU|state.LDAC_IA1~q ) # (\core1|CU|state.LDAC_IB1~q )) # (!\core1|CU|WideOr6~4_combout )) # (!\core1|CU|WideOr10~0_combout )

	.dataa(\core1|CU|WideOr10~0_combout ),
	.datab(\core1|CU|WideOr6~4_combout ),
	.datac(\core1|CU|state.LDAC_IA1~q ),
	.datad(\core1|CU|state.LDAC_IB1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr10~1 .lut_mask = 16'hFFF7;
defparam \core1|CU|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \core1|CU|load_decode_sig[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|load_decode_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|load_decode_sig[1] .is_wysiwyg = "true";
defparam \core1|CU|load_decode_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \core1|CU|Decoder0~7 (
// Equation(s):
// \core1|CU|Decoder0~7_combout  = (\core1|IR|data_out [2] & (\core1|IR|data_out [1] & (!\core1|IR|data_out [3] & !\core1|IR|data_out [0])))

	.dataa(\core1|IR|data_out [2]),
	.datab(\core1|IR|data_out [1]),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [0]),
	.cin(gnd),
	.combout(\core1|CU|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder0~7 .lut_mask = 16'h0008;
defparam \core1|CU|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \core1|CU|state~84 (
// Equation(s):
// \core1|CU|state~84_combout  = (\core1|CU|Decoder2~10_combout  & (\core1|CU|state.FETCH4~q  & \core1|CU|Decoder0~7_combout ))

	.dataa(\core1|CU|Decoder2~10_combout ),
	.datab(\core1|CU|state.FETCH4~q ),
	.datac(gnd),
	.datad(\core1|CU|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~84_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~84 .lut_mask = 16'h8800;
defparam \core1|CU|state~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \core1|CU|state.MVAC_PR1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.MVAC_PR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.MVAC_PR1 .is_wysiwyg = "true";
defparam \core1|CU|state.MVAC_PR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \core1|CU|WideOr11~0 (
// Equation(s):
// \core1|CU|WideOr11~0_combout  = (\core1|CU|state.LDAC_IA1~q ) # ((\core1|CU|state.MVAC_PR1~q ) # ((\core1|CU|state.MVAC_CDR1~q ) # (\core1|CU|state.LDAC_IB1~q )))

	.dataa(\core1|CU|state.LDAC_IA1~q ),
	.datab(\core1|CU|state.MVAC_PR1~q ),
	.datac(\core1|CU|state.MVAC_CDR1~q ),
	.datad(\core1|CU|state.LDAC_IB1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr11~0 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \core1|CU|WideOr11 (
// Equation(s):
// \core1|CU|WideOr11~combout  = ((\core1|CU|state.MVAC_B1~q ) # ((\core1|CU|WideOr11~0_combout ) # (!\core1|CU|WideOr6~1_combout ))) # (!\core1|CU|WideOr4~0_combout )

	.dataa(\core1|CU|WideOr4~0_combout ),
	.datab(\core1|CU|state.MVAC_B1~q ),
	.datac(\core1|CU|WideOr11~0_combout ),
	.datad(\core1|CU|WideOr6~1_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr11 .lut_mask = 16'hFDFF;
defparam \core1|CU|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \core1|CU|load_decode_sig[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|load_decode_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|load_decode_sig[0] .is_wysiwyg = "true";
defparam \core1|CU|load_decode_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \core1|load_sig|Decoder0~1 (
// Equation(s):
// \core1|load_sig|Decoder0~1_combout  = (!\core1|CU|load_decode_sig [3] & (\core1|CU|load_decode_sig [2] & (!\core1|CU|load_decode_sig [1] & !\core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~1 .lut_mask = 16'h0004;
defparam \core1|load_sig|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \core1|DR|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|DR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|DR|data_out[1] .is_wysiwyg = "true";
defparam \core1|DR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \core1|C|data_out[0]~16 (
// Equation(s):
// \core1|C|data_out[0]~16_combout  = \core1|C|data_out [0] $ (VCC)
// \core1|C|data_out[0]~17  = CARRY(\core1|C|data_out [0])

	.dataa(gnd),
	.datab(\core1|C|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|C|data_out[0]~16_combout ),
	.cout(\core1|C|data_out[0]~17 ));
// synopsys translate_off
defparam \core1|C|data_out[0]~16 .lut_mask = 16'h33CC;
defparam \core1|C|data_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \core1|load_sig|Decoder0~6 (
// Equation(s):
// \core1|load_sig|Decoder0~6_combout  = (\core1|CU|load_decode_sig [3] & (\core1|CU|load_decode_sig [2] & (!\core1|CU|load_decode_sig [1] & !\core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~6 .lut_mask = 16'h0008;
defparam \core1|load_sig|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \core1|CU|Decoder2~7 (
// Equation(s):
// \core1|CU|Decoder2~7_combout  = (!\core1|IR|data_out [4] & (\core1|IR|data_out [5] & (!\core1|IR|data_out [6] & \core1|IR|data_out [7])))

	.dataa(\core1|IR|data_out [4]),
	.datab(\core1|IR|data_out [5]),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|IR|data_out [7]),
	.cin(gnd),
	.combout(\core1|CU|Decoder2~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder2~7 .lut_mask = 16'h0400;
defparam \core1|CU|Decoder2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \core1|CU|state~74 (
// Equation(s):
// \core1|CU|state~74_combout  = (\core1|CU|state.FETCH4~q  & \core1|CU|Decoder2~7_combout )

	.dataa(gnd),
	.datab(\core1|CU|state.FETCH4~q ),
	.datac(gnd),
	.datad(\core1|CU|Decoder2~7_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~74_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~74 .lut_mask = 16'hCC00;
defparam \core1|CU|state~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \core1|CU|state.INCAC1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.INCAC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.INCAC1 .is_wysiwyg = "true";
defparam \core1|CU|state.INCAC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \core1|CU|WideOr15~3 (
// Equation(s):
// \core1|CU|WideOr15~3_combout  = (!\core1|CU|state.LDAC7~q  & !\core1|CU|state.INCAC1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|state.LDAC7~q ),
	.datad(\core1|CU|state.INCAC1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr15~3 .lut_mask = 16'h000F;
defparam \core1|CU|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \core1|CU|WideOr16 (
// Equation(s):
// \core1|CU|WideOr16~combout  = (\core1|CU|state.ADD_SR_IR1~q ) # ((\core1|CU|state.STAC7~q ) # ((\core1|CU|state.LDAC_IA2~q ) # (!\core1|CU|WideOr15~3_combout )))

	.dataa(\core1|CU|state.ADD_SR_IR1~q ),
	.datab(\core1|CU|state.STAC7~q ),
	.datac(\core1|CU|WideOr15~3_combout ),
	.datad(\core1|CU|state.LDAC_IA2~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr16~combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr16 .lut_mask = 16'hFFEF;
defparam \core1|CU|WideOr16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N3
dffeas \core1|CU|inc_decode_sig[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr16~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|inc_decode_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|inc_decode_sig[1] .is_wysiwyg = "true";
defparam \core1|CU|inc_decode_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \core1|CU|state.STAC_IC4~feeder (
// Equation(s):
// \core1|CU|state.STAC_IC4~feeder_combout  = \core1|CU|state.STAC_IC3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|CU|state.STAC_IC3~q ),
	.cin(gnd),
	.combout(\core1|CU|state.STAC_IC4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.STAC_IC4~feeder .lut_mask = 16'hFF00;
defparam \core1|CU|state.STAC_IC4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \core1|CU|state.STAC_IC4 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state.STAC_IC4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.STAC_IC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.STAC_IC4 .is_wysiwyg = "true";
defparam \core1|CU|state.STAC_IC4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \core1|CU|WideOr15~2 (
// Equation(s):
// \core1|CU|WideOr15~2_combout  = (\core1|CU|state.STAC_IC2~q ) # ((\core1|CU|state.STAC7~q ) # ((\core1|CU|state.LDAC_IB2~q ) # (\core1|CU|state.STAC_IC4~q )))

	.dataa(\core1|CU|state.STAC_IC2~q ),
	.datab(\core1|CU|state.STAC7~q ),
	.datac(\core1|CU|state.LDAC_IB2~q ),
	.datad(\core1|CU|state.STAC_IC4~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr15~2 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \core1|CU|WideOr15 (
// Equation(s):
// \core1|CU|WideOr15~combout  = (\core1|CU|WideOr15~2_combout ) # ((\core1|CU|state.LDAC7~q ) # (\core1|CU|state.INCAC1~q ))

	.dataa(gnd),
	.datab(\core1|CU|WideOr15~2_combout ),
	.datac(\core1|CU|state.LDAC7~q ),
	.datad(\core1|CU|state.INCAC1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr15~combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr15 .lut_mask = 16'hFFFC;
defparam \core1|CU|WideOr15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \core1|CU|inc_decode_sig[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr15~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|inc_decode_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|inc_decode_sig[2] .is_wysiwyg = "true";
defparam \core1|CU|inc_decode_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneive_lcell_comb \core1|data_bus|Mux7~0 (
// Equation(s):
// \core1|data_bus|Mux7~0_combout  = (!\core1|CU|mux_sig [1] & (!\core1|CU|mux_sig [3] & ((!\core1|CU|mux_sig [0]) # (!\core1|CU|mux_sig [2]))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|CU|mux_sig [1]),
	.datac(\core1|CU|mux_sig [3]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux7~0 .lut_mask = 16'h0103;
defparam \core1|data_bus|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \core1|R|data_out[0]~16 (
// Equation(s):
// \core1|R|data_out[0]~16_combout  = \core1|R|data_out [0] $ (VCC)
// \core1|R|data_out[0]~17  = CARRY(\core1|R|data_out [0])

	.dataa(gnd),
	.datab(\core1|R|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|R|data_out[0]~16_combout ),
	.cout(\core1|R|data_out[0]~17 ));
// synopsys translate_off
defparam \core1|R|data_out[0]~16 .lut_mask = 16'h33CC;
defparam \core1|R|data_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \core1|load_sig|Decoder0~4 (
// Equation(s):
// \core1|load_sig|Decoder0~4_combout  = (\core1|CU|load_decode_sig [3] & (!\core1|CU|load_decode_sig [2] & (!\core1|CU|load_decode_sig [1] & !\core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~4 .lut_mask = 16'h0002;
defparam \core1|load_sig|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \core1|R|data_out[1]~44 (
// Equation(s):
// \core1|R|data_out[1]~44_combout  = (\core1|load_sig|Decoder0~4_combout ) # ((\core1|CU|inc_decode_sig [1] & (!\core1|CU|inc_decode_sig [2] & !\core1|CU|inc_decode_sig [0])))

	.dataa(\core1|CU|inc_decode_sig [1]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [0]),
	.datad(\core1|load_sig|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\core1|R|data_out[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \core1|R|data_out[1]~44 .lut_mask = 16'hFF02;
defparam \core1|R|data_out[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N1
dffeas \core1|R|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[0]~16_combout ),
	.asdata(\core1|data_bus|Mux15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[0] .is_wysiwyg = "true";
defparam \core1|R|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneive_lcell_comb \core1|R|data_out[1]~18 (
// Equation(s):
// \core1|R|data_out[1]~18_combout  = (\core1|R|data_out [1] & (!\core1|R|data_out[0]~17 )) # (!\core1|R|data_out [1] & ((\core1|R|data_out[0]~17 ) # (GND)))
// \core1|R|data_out[1]~19  = CARRY((!\core1|R|data_out[0]~17 ) # (!\core1|R|data_out [1]))

	.dataa(gnd),
	.datab(\core1|R|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[0]~17 ),
	.combout(\core1|R|data_out[1]~18_combout ),
	.cout(\core1|R|data_out[1]~19 ));
// synopsys translate_off
defparam \core1|R|data_out[1]~18 .lut_mask = 16'h3C3F;
defparam \core1|R|data_out[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N3
dffeas \core1|R|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[1]~18_combout ),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[1] .is_wysiwyg = "true";
defparam \core1|R|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneive_lcell_comb \core1|R|data_out[2]~20 (
// Equation(s):
// \core1|R|data_out[2]~20_combout  = (\core1|R|data_out [2] & (\core1|R|data_out[1]~19  $ (GND))) # (!\core1|R|data_out [2] & (!\core1|R|data_out[1]~19  & VCC))
// \core1|R|data_out[2]~21  = CARRY((\core1|R|data_out [2] & !\core1|R|data_out[1]~19 ))

	.dataa(gnd),
	.datab(\core1|R|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[1]~19 ),
	.combout(\core1|R|data_out[2]~20_combout ),
	.cout(\core1|R|data_out[2]~21 ));
// synopsys translate_off
defparam \core1|R|data_out[2]~20 .lut_mask = 16'hC30C;
defparam \core1|R|data_out[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N5
dffeas \core1|R|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[2]~20_combout ),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[2] .is_wysiwyg = "true";
defparam \core1|R|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneive_lcell_comb \core1|R|data_out[3]~22 (
// Equation(s):
// \core1|R|data_out[3]~22_combout  = (\core1|R|data_out [3] & (!\core1|R|data_out[2]~21 )) # (!\core1|R|data_out [3] & ((\core1|R|data_out[2]~21 ) # (GND)))
// \core1|R|data_out[3]~23  = CARRY((!\core1|R|data_out[2]~21 ) # (!\core1|R|data_out [3]))

	.dataa(\core1|R|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[2]~21 ),
	.combout(\core1|R|data_out[3]~22_combout ),
	.cout(\core1|R|data_out[3]~23 ));
// synopsys translate_off
defparam \core1|R|data_out[3]~22 .lut_mask = 16'h5A5F;
defparam \core1|R|data_out[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N7
dffeas \core1|R|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[3]~22_combout ),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[3] .is_wysiwyg = "true";
defparam \core1|R|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneive_lcell_comb \core1|R|data_out[4]~24 (
// Equation(s):
// \core1|R|data_out[4]~24_combout  = (\core1|R|data_out [4] & (\core1|R|data_out[3]~23  $ (GND))) # (!\core1|R|data_out [4] & (!\core1|R|data_out[3]~23  & VCC))
// \core1|R|data_out[4]~25  = CARRY((\core1|R|data_out [4] & !\core1|R|data_out[3]~23 ))

	.dataa(gnd),
	.datab(\core1|R|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[3]~23 ),
	.combout(\core1|R|data_out[4]~24_combout ),
	.cout(\core1|R|data_out[4]~25 ));
// synopsys translate_off
defparam \core1|R|data_out[4]~24 .lut_mask = 16'hC30C;
defparam \core1|R|data_out[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N9
dffeas \core1|R|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[4]~24_combout ),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[4] .is_wysiwyg = "true";
defparam \core1|R|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneive_lcell_comb \core1|R|data_out[5]~26 (
// Equation(s):
// \core1|R|data_out[5]~26_combout  = (\core1|R|data_out [5] & (!\core1|R|data_out[4]~25 )) # (!\core1|R|data_out [5] & ((\core1|R|data_out[4]~25 ) # (GND)))
// \core1|R|data_out[5]~27  = CARRY((!\core1|R|data_out[4]~25 ) # (!\core1|R|data_out [5]))

	.dataa(\core1|R|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[4]~25 ),
	.combout(\core1|R|data_out[5]~26_combout ),
	.cout(\core1|R|data_out[5]~27 ));
// synopsys translate_off
defparam \core1|R|data_out[5]~26 .lut_mask = 16'h5A5F;
defparam \core1|R|data_out[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N11
dffeas \core1|R|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[5]~26_combout ),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[5] .is_wysiwyg = "true";
defparam \core1|R|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneive_lcell_comb \core1|R|data_out[6]~28 (
// Equation(s):
// \core1|R|data_out[6]~28_combout  = (\core1|R|data_out [6] & (\core1|R|data_out[5]~27  $ (GND))) # (!\core1|R|data_out [6] & (!\core1|R|data_out[5]~27  & VCC))
// \core1|R|data_out[6]~29  = CARRY((\core1|R|data_out [6] & !\core1|R|data_out[5]~27 ))

	.dataa(\core1|R|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[5]~27 ),
	.combout(\core1|R|data_out[6]~28_combout ),
	.cout(\core1|R|data_out[6]~29 ));
// synopsys translate_off
defparam \core1|R|data_out[6]~28 .lut_mask = 16'hA50A;
defparam \core1|R|data_out[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N13
dffeas \core1|R|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[6]~28_combout ),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[6] .is_wysiwyg = "true";
defparam \core1|R|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneive_lcell_comb \core1|R|data_out[7]~30 (
// Equation(s):
// \core1|R|data_out[7]~30_combout  = (\core1|R|data_out [7] & (!\core1|R|data_out[6]~29 )) # (!\core1|R|data_out [7] & ((\core1|R|data_out[6]~29 ) # (GND)))
// \core1|R|data_out[7]~31  = CARRY((!\core1|R|data_out[6]~29 ) # (!\core1|R|data_out [7]))

	.dataa(gnd),
	.datab(\core1|R|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[6]~29 ),
	.combout(\core1|R|data_out[7]~30_combout ),
	.cout(\core1|R|data_out[7]~31 ));
// synopsys translate_off
defparam \core1|R|data_out[7]~30 .lut_mask = 16'h3C3F;
defparam \core1|R|data_out[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N15
dffeas \core1|R|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[7]~30_combout ),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[7] .is_wysiwyg = "true";
defparam \core1|R|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneive_lcell_comb \core1|R|data_out[8]~32 (
// Equation(s):
// \core1|R|data_out[8]~32_combout  = (\core1|R|data_out [8] & (\core1|R|data_out[7]~31  $ (GND))) # (!\core1|R|data_out [8] & (!\core1|R|data_out[7]~31  & VCC))
// \core1|R|data_out[8]~33  = CARRY((\core1|R|data_out [8] & !\core1|R|data_out[7]~31 ))

	.dataa(gnd),
	.datab(\core1|R|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[7]~31 ),
	.combout(\core1|R|data_out[8]~32_combout ),
	.cout(\core1|R|data_out[8]~33 ));
// synopsys translate_off
defparam \core1|R|data_out[8]~32 .lut_mask = 16'hC30C;
defparam \core1|R|data_out[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N17
dffeas \core1|R|data_out[8] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[8]~32_combout ),
	.asdata(\core1|data_bus|Mux7~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[8] .is_wysiwyg = "true";
defparam \core1|R|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
cycloneive_lcell_comb \core1|data_bus|Mux7~3 (
// Equation(s):
// \core1|data_bus|Mux7~3_combout  = (\core1|CU|mux_sig [2] & \core1|R|data_out [8])

	.dataa(gnd),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|R|data_out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\core1|data_bus|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux7~3 .lut_mask = 16'hC0C0;
defparam \core1|data_bus|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \core1|load_sig|Decoder0~3 (
// Equation(s):
// \core1|load_sig|Decoder0~3_combout  = (!\core1|CU|load_decode_sig [3] & (\core1|CU|load_decode_sig [2] & (!\core1|CU|load_decode_sig [1] & \core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~3 .lut_mask = 16'h0400;
defparam \core1|load_sig|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N11
dffeas \core1|PR|data_out[8] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux7~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[8] .is_wysiwyg = "true";
defparam \core1|PR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \core1|data_bus|Mux7~4 (
// Equation(s):
// \core1|data_bus|Mux7~4_combout  = (\core1|CU|mux_sig [0] & ((\core1|CU|mux_sig [2]) # ((\core1|AC|data_out [8])))) # (!\core1|CU|mux_sig [0] & (!\core1|CU|mux_sig [2] & ((\core1|C|data_out [8]))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|AC|data_out [8]),
	.datad(\core1|C|data_out [8]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux7~4 .lut_mask = 16'hB9A8;
defparam \core1|data_bus|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneive_lcell_comb \core1|AC|Add0~32 (
// Equation(s):
// \core1|AC|Add0~32_combout  = \core1|AC|data_out [0] $ (VCC)
// \core1|AC|Add0~33  = CARRY(\core1|AC|data_out [0])

	.dataa(\core1|AC|data_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|AC|Add0~32_combout ),
	.cout(\core1|AC|Add0~33 ));
// synopsys translate_off
defparam \core1|AC|Add0~32 .lut_mask = 16'h55AA;
defparam \core1|AC|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneive_lcell_comb \core1|AC|Add0~70 (
// Equation(s):
// \core1|AC|Add0~70_combout  = (\core1|CU|inc_decode_sig [1] & (\core1|CU|inc_decode_sig [2] & (!\core1|CU|inc_decode_sig [0] & \core1|AC|Add0~32_combout )))

	.dataa(\core1|CU|inc_decode_sig [1]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [0]),
	.datad(\core1|AC|Add0~32_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~70 .lut_mask = 16'h0800;
defparam \core1|AC|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \core1|TR|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux15~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|TR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|TR|data_out[0] .is_wysiwyg = "true";
defparam \core1|TR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneive_lcell_comb \core1|ALU_ins|Add0~13 (
// Equation(s):
// \core1|ALU_ins|Add0~13_combout  = \core1|CU|alu_sig [0] $ (((\core1|data_bus|Mux9~6_combout  & ((\core1|TR|data_out [0]))) # (!\core1|data_bus|Mux9~6_combout  & (\core1|data_bus|Mux15~7_combout ))))

	.dataa(\core1|CU|alu_sig [0]),
	.datab(\core1|data_bus|Mux9~6_combout ),
	.datac(\core1|data_bus|Mux15~7_combout ),
	.datad(\core1|TR|data_out [0]),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~13 .lut_mask = 16'h569A;
defparam \core1|ALU_ins|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneive_lcell_comb \core1|ALU_ins|out[0]~17 (
// Equation(s):
// \core1|ALU_ins|out[0]~17_cout  = CARRY(\core1|CU|alu_sig [0])

	.dataa(gnd),
	.datab(\core1|CU|alu_sig [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\core1|ALU_ins|out[0]~17_cout ));
// synopsys translate_off
defparam \core1|ALU_ins|out[0]~17 .lut_mask = 16'h00CC;
defparam \core1|ALU_ins|out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneive_lcell_comb \core1|ALU_ins|out[0]~18 (
// Equation(s):
// \core1|ALU_ins|out[0]~18_combout  = (\core1|AC|data_out [0] & ((\core1|ALU_ins|Add0~13_combout  & (\core1|ALU_ins|out[0]~17_cout  & VCC)) # (!\core1|ALU_ins|Add0~13_combout  & (!\core1|ALU_ins|out[0]~17_cout )))) # (!\core1|AC|data_out [0] & 
// ((\core1|ALU_ins|Add0~13_combout  & (!\core1|ALU_ins|out[0]~17_cout )) # (!\core1|ALU_ins|Add0~13_combout  & ((\core1|ALU_ins|out[0]~17_cout ) # (GND)))))
// \core1|ALU_ins|out[0]~19  = CARRY((\core1|AC|data_out [0] & (!\core1|ALU_ins|Add0~13_combout  & !\core1|ALU_ins|out[0]~17_cout )) # (!\core1|AC|data_out [0] & ((!\core1|ALU_ins|out[0]~17_cout ) # (!\core1|ALU_ins|Add0~13_combout ))))

	.dataa(\core1|AC|data_out [0]),
	.datab(\core1|ALU_ins|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[0]~17_cout ),
	.combout(\core1|ALU_ins|out[0]~18_combout ),
	.cout(\core1|ALU_ins|out[0]~19 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[0]~18 .lut_mask = 16'h9617;
defparam \core1|ALU_ins|out[0]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cycloneive_lcell_comb \core1|AC|Add0~34 (
// Equation(s):
// \core1|AC|Add0~34_combout  = (\core1|AC|data_out [1] & (!\core1|AC|Add0~33 )) # (!\core1|AC|data_out [1] & ((\core1|AC|Add0~33 ) # (GND)))
// \core1|AC|Add0~35  = CARRY((!\core1|AC|Add0~33 ) # (!\core1|AC|data_out [1]))

	.dataa(gnd),
	.datab(\core1|AC|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~33 ),
	.combout(\core1|AC|Add0~34_combout ),
	.cout(\core1|AC|Add0~35 ));
// synopsys translate_off
defparam \core1|AC|Add0~34 .lut_mask = 16'h3C3F;
defparam \core1|AC|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneive_lcell_comb \core1|AC|Add0~72 (
// Equation(s):
// \core1|AC|Add0~72_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [1] & \core1|AC|Add0~34_combout )))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|AC|Add0~34_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~72 .lut_mask = 16'h4000;
defparam \core1|AC|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \core1|ALU_ins|Add0~12 (
// Equation(s):
// \core1|ALU_ins|Add0~12_combout  = \core1|CU|alu_sig [0] $ (((\core1|data_bus|Mux9~6_combout  & (\core1|TR|data_out [1])) # (!\core1|data_bus|Mux9~6_combout  & ((\core1|data_bus|Mux14~7_combout )))))

	.dataa(\core1|CU|alu_sig [0]),
	.datab(\core1|data_bus|Mux9~6_combout ),
	.datac(\core1|TR|data_out [1]),
	.datad(\core1|data_bus|Mux14~7_combout ),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~12 .lut_mask = 16'h596A;
defparam \core1|ALU_ins|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneive_lcell_comb \core1|ALU_ins|out[1]~20 (
// Equation(s):
// \core1|ALU_ins|out[1]~20_combout  = ((\core1|AC|data_out [1] $ (\core1|ALU_ins|Add0~12_combout  $ (!\core1|ALU_ins|out[0]~19 )))) # (GND)
// \core1|ALU_ins|out[1]~21  = CARRY((\core1|AC|data_out [1] & ((\core1|ALU_ins|Add0~12_combout ) # (!\core1|ALU_ins|out[0]~19 ))) # (!\core1|AC|data_out [1] & (\core1|ALU_ins|Add0~12_combout  & !\core1|ALU_ins|out[0]~19 )))

	.dataa(\core1|AC|data_out [1]),
	.datab(\core1|ALU_ins|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[0]~19 ),
	.combout(\core1|ALU_ins|out[1]~20_combout ),
	.cout(\core1|ALU_ins|out[1]~21 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[1]~20 .lut_mask = 16'h698E;
defparam \core1|ALU_ins|out[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y23_N21
dffeas \core1|TR|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux13~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|TR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|TR|data_out[2] .is_wysiwyg = "true";
defparam \core1|TR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneive_lcell_comb \core1|ALU_ins|Add0~11 (
// Equation(s):
// \core1|ALU_ins|Add0~11_combout  = \core1|CU|alu_sig [0] $ (((\core1|data_bus|Mux9~6_combout  & ((\core1|TR|data_out [2]))) # (!\core1|data_bus|Mux9~6_combout  & (\core1|data_bus|Mux13~7_combout ))))

	.dataa(\core1|CU|alu_sig [0]),
	.datab(\core1|data_bus|Mux9~6_combout ),
	.datac(\core1|data_bus|Mux13~7_combout ),
	.datad(\core1|TR|data_out [2]),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~11 .lut_mask = 16'h569A;
defparam \core1|ALU_ins|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneive_lcell_comb \core1|ALU_ins|out[2]~22 (
// Equation(s):
// \core1|ALU_ins|out[2]~22_combout  = (\core1|ALU_ins|Add0~11_combout  & ((\core1|AC|data_out [2] & (\core1|ALU_ins|out[1]~21  & VCC)) # (!\core1|AC|data_out [2] & (!\core1|ALU_ins|out[1]~21 )))) # (!\core1|ALU_ins|Add0~11_combout  & ((\core1|AC|data_out 
// [2] & (!\core1|ALU_ins|out[1]~21 )) # (!\core1|AC|data_out [2] & ((\core1|ALU_ins|out[1]~21 ) # (GND)))))
// \core1|ALU_ins|out[2]~23  = CARRY((\core1|ALU_ins|Add0~11_combout  & (!\core1|AC|data_out [2] & !\core1|ALU_ins|out[1]~21 )) # (!\core1|ALU_ins|Add0~11_combout  & ((!\core1|ALU_ins|out[1]~21 ) # (!\core1|AC|data_out [2]))))

	.dataa(\core1|ALU_ins|Add0~11_combout ),
	.datab(\core1|AC|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[1]~21 ),
	.combout(\core1|ALU_ins|out[2]~22_combout ),
	.cout(\core1|ALU_ins|out[2]~23 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[2]~22 .lut_mask = 16'h9617;
defparam \core1|ALU_ins|out[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y21_N21
dffeas \core1|DR|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|DR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|DR|data_out[3] .is_wysiwyg = "true";
defparam \core1|DR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneive_lcell_comb \core1|data_bus|Mux9~5 (
// Equation(s):
// \core1|data_bus|Mux9~5_combout  = (\core1|CU|mux_sig [1]) # ((\core1|CU|mux_sig [2] & !\core1|CU|mux_sig [0]))

	.dataa(gnd),
	.datab(\core1|CU|mux_sig [1]),
	.datac(\core1|CU|mux_sig [2]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~5 .lut_mask = 16'hCCFC;
defparam \core1|data_bus|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N11
dffeas \core1|PR|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[3] .is_wysiwyg = "true";
defparam \core1|PR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneive_lcell_comb \core1|data_bus|Mux9~4 (
// Equation(s):
// \core1|data_bus|Mux9~4_combout  = (\core1|CU|mux_sig [1]) # (\core1|CU|mux_sig [0])

	.dataa(gnd),
	.datab(\core1|CU|mux_sig [1]),
	.datac(gnd),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~4 .lut_mask = 16'hFFCC;
defparam \core1|data_bus|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \core1|data_bus|Mux12~2 (
// Equation(s):
// \core1|data_bus|Mux12~2_combout  = (\core1|data_bus|Mux9~5_combout  & (((\core1|data_bus|Mux9~4_combout )))) # (!\core1|data_bus|Mux9~5_combout  & ((\core1|data_bus|Mux9~4_combout  & ((\core1|PR|data_out [3]))) # (!\core1|data_bus|Mux9~4_combout  & 
// (\core1|DR|data_out [3]))))

	.dataa(\core1|DR|data_out [3]),
	.datab(\core1|data_bus|Mux9~5_combout ),
	.datac(\core1|PR|data_out [3]),
	.datad(\core1|data_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux12~2 .lut_mask = 16'hFC22;
defparam \core1|data_bus|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \core1|B|data_out[0]~16 (
// Equation(s):
// \core1|B|data_out[0]~16_combout  = \core1|B|data_out [0] $ (VCC)
// \core1|B|data_out[0]~17  = CARRY(\core1|B|data_out [0])

	.dataa(gnd),
	.datab(\core1|B|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|B|data_out[0]~16_combout ),
	.cout(\core1|B|data_out[0]~17 ));
// synopsys translate_off
defparam \core1|B|data_out[0]~16 .lut_mask = 16'h33CC;
defparam \core1|B|data_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \core1|load_sig|Decoder0~10 (
// Equation(s):
// \core1|load_sig|Decoder0~10_combout  = (\core1|CU|load_decode_sig [3] & (!\core1|CU|load_decode_sig [2] & (\core1|CU|load_decode_sig [1] & \core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~10 .lut_mask = 16'h2000;
defparam \core1|load_sig|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \core1|B|data_out[8]~44 (
// Equation(s):
// \core1|B|data_out[8]~44_combout  = (\core1|load_sig|Decoder0~10_combout ) # ((\core1|CU|inc_decode_sig [2] & (!\core1|CU|inc_decode_sig [0] & !\core1|CU|inc_decode_sig [1])))

	.dataa(\core1|load_sig|Decoder0~10_combout ),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [0]),
	.datad(\core1|CU|inc_decode_sig [1]),
	.cin(gnd),
	.combout(\core1|B|data_out[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \core1|B|data_out[8]~44 .lut_mask = 16'hAAAE;
defparam \core1|B|data_out[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N1
dffeas \core1|B|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[0]~16_combout ),
	.asdata(\core1|data_bus|Mux15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[0] .is_wysiwyg = "true";
defparam \core1|B|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \core1|B|data_out[1]~18 (
// Equation(s):
// \core1|B|data_out[1]~18_combout  = (\core1|B|data_out [1] & (!\core1|B|data_out[0]~17 )) # (!\core1|B|data_out [1] & ((\core1|B|data_out[0]~17 ) # (GND)))
// \core1|B|data_out[1]~19  = CARRY((!\core1|B|data_out[0]~17 ) # (!\core1|B|data_out [1]))

	.dataa(gnd),
	.datab(\core1|B|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[0]~17 ),
	.combout(\core1|B|data_out[1]~18_combout ),
	.cout(\core1|B|data_out[1]~19 ));
// synopsys translate_off
defparam \core1|B|data_out[1]~18 .lut_mask = 16'h3C3F;
defparam \core1|B|data_out[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N3
dffeas \core1|B|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[1]~18_combout ),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[1] .is_wysiwyg = "true";
defparam \core1|B|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \core1|B|data_out[2]~20 (
// Equation(s):
// \core1|B|data_out[2]~20_combout  = (\core1|B|data_out [2] & (\core1|B|data_out[1]~19  $ (GND))) # (!\core1|B|data_out [2] & (!\core1|B|data_out[1]~19  & VCC))
// \core1|B|data_out[2]~21  = CARRY((\core1|B|data_out [2] & !\core1|B|data_out[1]~19 ))

	.dataa(gnd),
	.datab(\core1|B|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[1]~19 ),
	.combout(\core1|B|data_out[2]~20_combout ),
	.cout(\core1|B|data_out[2]~21 ));
// synopsys translate_off
defparam \core1|B|data_out[2]~20 .lut_mask = 16'hC30C;
defparam \core1|B|data_out[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \core1|B|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[2]~20_combout ),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[2] .is_wysiwyg = "true";
defparam \core1|B|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \core1|B|data_out[3]~22 (
// Equation(s):
// \core1|B|data_out[3]~22_combout  = (\core1|B|data_out [3] & (!\core1|B|data_out[2]~21 )) # (!\core1|B|data_out [3] & ((\core1|B|data_out[2]~21 ) # (GND)))
// \core1|B|data_out[3]~23  = CARRY((!\core1|B|data_out[2]~21 ) # (!\core1|B|data_out [3]))

	.dataa(\core1|B|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[2]~21 ),
	.combout(\core1|B|data_out[3]~22_combout ),
	.cout(\core1|B|data_out[3]~23 ));
// synopsys translate_off
defparam \core1|B|data_out[3]~22 .lut_mask = 16'h5A5F;
defparam \core1|B|data_out[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N7
dffeas \core1|B|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[3]~22_combout ),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[3] .is_wysiwyg = "true";
defparam \core1|B|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \core1|load_sig|Decoder0~7 (
// Equation(s):
// \core1|load_sig|Decoder0~7_combout  = (!\core1|CU|load_decode_sig [3] & (\core1|CU|load_decode_sig [2] & (\core1|CU|load_decode_sig [1] & \core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~7 .lut_mask = 16'h4000;
defparam \core1|load_sig|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N29
dffeas \core1|CDR|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[3] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_lcell_comb \core1|A|data_out[0]~16 (
// Equation(s):
// \core1|A|data_out[0]~16_combout  = \core1|A|data_out [0] $ (VCC)
// \core1|A|data_out[0]~17  = CARRY(\core1|A|data_out [0])

	.dataa(gnd),
	.datab(\core1|A|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|A|data_out[0]~16_combout ),
	.cout(\core1|A|data_out[0]~17 ));
// synopsys translate_off
defparam \core1|A|data_out[0]~16 .lut_mask = 16'h33CC;
defparam \core1|A|data_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \core1|load_sig|Decoder0~8 (
// Equation(s):
// \core1|load_sig|Decoder0~8_combout  = (\core1|CU|load_decode_sig [3] & (!\core1|CU|load_decode_sig [2] & (\core1|CU|load_decode_sig [1] & !\core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~8 .lut_mask = 16'h0020;
defparam \core1|load_sig|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \core1|A|data_out[3]~44 (
// Equation(s):
// \core1|A|data_out[3]~44_combout  = (\core1|load_sig|Decoder0~8_combout ) # ((!\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [0] & \core1|CU|inc_decode_sig [1])))

	.dataa(\core1|CU|inc_decode_sig [2]),
	.datab(\core1|load_sig|Decoder0~8_combout ),
	.datac(\core1|CU|inc_decode_sig [0]),
	.datad(\core1|CU|inc_decode_sig [1]),
	.cin(gnd),
	.combout(\core1|A|data_out[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \core1|A|data_out[3]~44 .lut_mask = 16'hDCCC;
defparam \core1|A|data_out[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \core1|A|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[0]~16_combout ),
	.asdata(\core1|data_bus|Mux15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[0] .is_wysiwyg = "true";
defparam \core1|A|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneive_lcell_comb \core1|A|data_out[1]~18 (
// Equation(s):
// \core1|A|data_out[1]~18_combout  = (\core1|A|data_out [1] & (!\core1|A|data_out[0]~17 )) # (!\core1|A|data_out [1] & ((\core1|A|data_out[0]~17 ) # (GND)))
// \core1|A|data_out[1]~19  = CARRY((!\core1|A|data_out[0]~17 ) # (!\core1|A|data_out [1]))

	.dataa(gnd),
	.datab(\core1|A|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[0]~17 ),
	.combout(\core1|A|data_out[1]~18_combout ),
	.cout(\core1|A|data_out[1]~19 ));
// synopsys translate_off
defparam \core1|A|data_out[1]~18 .lut_mask = 16'h3C3F;
defparam \core1|A|data_out[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N3
dffeas \core1|A|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[1]~18_combout ),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[1] .is_wysiwyg = "true";
defparam \core1|A|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \core1|A|data_out[2]~20 (
// Equation(s):
// \core1|A|data_out[2]~20_combout  = (\core1|A|data_out [2] & (\core1|A|data_out[1]~19  $ (GND))) # (!\core1|A|data_out [2] & (!\core1|A|data_out[1]~19  & VCC))
// \core1|A|data_out[2]~21  = CARRY((\core1|A|data_out [2] & !\core1|A|data_out[1]~19 ))

	.dataa(gnd),
	.datab(\core1|A|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[1]~19 ),
	.combout(\core1|A|data_out[2]~20_combout ),
	.cout(\core1|A|data_out[2]~21 ));
// synopsys translate_off
defparam \core1|A|data_out[2]~20 .lut_mask = 16'hC30C;
defparam \core1|A|data_out[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \core1|A|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[2]~20_combout ),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[2] .is_wysiwyg = "true";
defparam \core1|A|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \core1|A|data_out[3]~22 (
// Equation(s):
// \core1|A|data_out[3]~22_combout  = (\core1|A|data_out [3] & (!\core1|A|data_out[2]~21 )) # (!\core1|A|data_out [3] & ((\core1|A|data_out[2]~21 ) # (GND)))
// \core1|A|data_out[3]~23  = CARRY((!\core1|A|data_out[2]~21 ) # (!\core1|A|data_out [3]))

	.dataa(\core1|A|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[2]~21 ),
	.combout(\core1|A|data_out[3]~22_combout ),
	.cout(\core1|A|data_out[3]~23 ));
// synopsys translate_off
defparam \core1|A|data_out[3]~22 .lut_mask = 16'h5A5F;
defparam \core1|A|data_out[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N7
dffeas \core1|A|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[3]~22_combout ),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[3] .is_wysiwyg = "true";
defparam \core1|A|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \core1|load_sig|Decoder0~9 (
// Equation(s):
// \core1|load_sig|Decoder0~9_combout  = (!\core1|CU|load_decode_sig [3] & (\core1|CU|load_decode_sig [2] & (\core1|CU|load_decode_sig [1] & !\core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~9 .lut_mask = 16'h0040;
defparam \core1|load_sig|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N23
dffeas \core1|SR|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[3] .is_wysiwyg = "true";
defparam \core1|SR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneive_lcell_comb \core1|data_bus|Mux12~3 (
// Equation(s):
// \core1|data_bus|Mux12~3_combout  = (\core1|CU|mux_sig [2] & ((\core1|A|data_out [3]) # ((\core1|CU|mux_sig [0])))) # (!\core1|CU|mux_sig [2] & (((\core1|SR|data_out [3] & !\core1|CU|mux_sig [0]))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|A|data_out [3]),
	.datac(\core1|SR|data_out [3]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux12~3 .lut_mask = 16'hAAD8;
defparam \core1|data_bus|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \core1|data_bus|Mux12~4 (
// Equation(s):
// \core1|data_bus|Mux12~4_combout  = (\core1|CU|mux_sig [0] & ((\core1|data_bus|Mux12~3_combout  & (\core1|B|data_out [3])) # (!\core1|data_bus|Mux12~3_combout  & ((\core1|CDR|data_out [3]))))) # (!\core1|CU|mux_sig [0] & (((\core1|data_bus|Mux12~3_combout 
// ))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|B|data_out [3]),
	.datac(\core1|CDR|data_out [3]),
	.datad(\core1|data_bus|Mux12~3_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux12~4 .lut_mask = 16'hDDA0;
defparam \core1|data_bus|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneive_lcell_comb \core1|data_bus|Mux12~5 (
// Equation(s):
// \core1|data_bus|Mux12~5_combout  = (\core1|data_bus|Mux12~2_combout  & (((\core1|data_bus|Mux12~4_combout )) # (!\core1|data_bus|Mux9~5_combout ))) # (!\core1|data_bus|Mux12~2_combout  & (\core1|data_bus|Mux9~5_combout  & (\core1|R|data_out [3])))

	.dataa(\core1|data_bus|Mux12~2_combout ),
	.datab(\core1|data_bus|Mux9~5_combout ),
	.datac(\core1|R|data_out [3]),
	.datad(\core1|data_bus|Mux12~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux12~5 .lut_mask = 16'hEA62;
defparam \core1|data_bus|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|AR|data_out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|CU|dram_read~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w [3] = (\core1|AR|data_out [15] & (!\core1|AR|data_out [14] & (\core1|CU|dram_write~q  & \core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\core1|CU|dram_write~q ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w[3] .lut_mask = 16'h2000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w [3] = (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w[3] .lut_mask = 16'h4000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store~feeder (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store~feeder_combout  = \core1|CU|dram_read~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|CU|dram_read~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|wren_a_store (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|dram_write~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|wren_a_store .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|wren_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|_~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout  = (\core1|CU|dram_write~q ) # ((\dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ) # ((\dram|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q ) # 
// (\core1|CU|dram_read~q )))

	.dataa(\core1|CU|dram_write~q ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|rden_a_store~q ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|wren_a_store~q ),
	.datad(\core1|CU|dram_read~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|_~0 .lut_mask = 16'hFFFE;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w [3] = (\core1|AR|data_out [15] & (!\core1|AR|data_out [14] & (\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & \core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w[3] .lut_mask = 16'h2000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0_combout  = (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0 .lut_mask = 16'h5000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout  = \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w [3] = (\core1|AR|data_out [15] & (\core1|AR|data_out [14] & (\core1|CU|dram_write~q  & !\core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\core1|CU|dram_write~q ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w[3] .lut_mask = 16'h0080;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w [3] = (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w[3] .lut_mask = 16'h0080;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w [3] = (\core1|AR|data_out [15] & (\core1|AR|data_out [14] & (\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & !\core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w[3] .lut_mask = 16'h0080;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0_combout  = (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0 .lut_mask = 16'h00A0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [3]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w [3] = (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w[3] .lut_mask = 16'h8000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w [3] = (\core1|AR|data_out [15] & (\core1|AR|data_out [14] & (\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & \core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w[3] .lut_mask = 16'h8000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0_combout  = (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0 .lut_mask = 16'hA000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [3]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y10_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [3]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [3] = (\core1|AR|data_out [15] & (!\core1|AR|data_out [14] & (\core1|CU|dram_write~q  & !\core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\core1|CU|dram_write~q ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w[3] .lut_mask = 16'h0020;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [3] = (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3] .lut_mask = 16'h0040;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w [3] = (\core1|AR|data_out [15] & (!\core1|AR|data_out [14] & (\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & !\core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w[3] .lut_mask = 16'h0020;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0_combout  = (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0 .lut_mask = 16'h0050;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [3]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~14 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  & 
// !\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~14 .lut_mask = 16'hF0AC;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~15 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 )))) 
// # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~15 .lut_mask = 16'hF588;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w [3] = (!\core1|AR|data_out [15] & (!\core1|AR|data_out [14] & (\core1|CU|dram_write~q  & !\core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\core1|CU|dram_write~q ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w[3] .lut_mask = 16'h0010;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w [3] = (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3] .lut_mask = 16'h0010;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w [3] = (!\core1|AR|data_out [15] & (!\core1|AR|data_out [14] & (\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & !\core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w[3] .lut_mask = 16'h0010;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0_combout  = (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0 .lut_mask = 16'h0005;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y28_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [3]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A5B3E004;
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w [3] = (!\core1|AR|data_out [15] & (\core1|AR|data_out [14] & (\core1|CU|dram_write~q  & !\core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\core1|CU|dram_write~q ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w[3] .lut_mask = 16'h0040;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w [3] = (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w[3] .lut_mask = 16'h0020;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w [3] = (!\core1|AR|data_out [15] & (\core1|AR|data_out [14] & (\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & !\core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w[3] .lut_mask = 16'h0040;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0_combout  = (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0 .lut_mask = 16'h000A;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [3]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~12 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~12 .lut_mask = 16'hFA44;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w [3] = (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w[3] .lut_mask = 16'h2000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w [3] = (!\core1|AR|data_out [15] & (\core1|AR|data_out [14] & (\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & \core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w[3] .lut_mask = 16'h4000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0_combout  = (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0 .lut_mask = 16'h0A00;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y29_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [3]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w [3] = (!\core1|AR|data_out [15] & (!\core1|AR|data_out [14] & (\core1|CU|dram_write~q  & \core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\core1|CU|dram_write~q ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w[3] .lut_mask = 16'h1000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w [3] = (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w[3] .lut_mask = 16'h1000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w [3] = (!\core1|AR|data_out [15] & (!\core1|AR|data_out [14] & (\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout  & \core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|_~0_combout ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w[3] .lut_mask = 16'h1000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0_combout  = (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0 .lut_mask = 16'h0500;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [3]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~13 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ) # 
// ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~13 .lut_mask = 16'hDA8A;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout  = \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 (
	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 .lut_mask = 16'hAACC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \core1|DR|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|DR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|DR|data_out[4] .is_wysiwyg = "true";
defparam \core1|DR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [4]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [4]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y6_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [4]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [4]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000059C70A005;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~16 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~16 .lut_mask = 16'hE3E0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~17 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 )))) 
// # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~17 .lut_mask = 16'hF388;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y2_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [4]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [4]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y1_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [4]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y5_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [4]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~18 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~18 .lut_mask = 16'hFA0C;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~19 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 )))) 
// # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~19 .lut_mask = 16'hCFA0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 (
	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 .lut_mask = 16'hCCAA;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \core1|DR|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|DR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|DR|data_out[5] .is_wysiwyg = "true";
defparam \core1|DR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [5]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [5]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EAA82010;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~20 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~20 .lut_mask = 16'hE3E0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [5]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [5]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~21 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~21 .lut_mask = 16'hE6A2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [5]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y3_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [5]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y1_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [5]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y4_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [5]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~22 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  & 
// !\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~22 .lut_mask = 16'hAAD8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~23 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ))))) 
// # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~23 .lut_mask = 16'hAFC0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 (
	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 .lut_mask = 16'hCCAA;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \core1|DR|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|DR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|DR|data_out[6] .is_wysiwyg = "true";
defparam \core1|DR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [6]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [6]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [6]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [6]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DE2868000;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~24 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~24 .lut_mask = 16'hB9A8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~25 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 )))) 
// # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~25 .lut_mask = 16'hCFA0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [6]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [6]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [6]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [6]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~26 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~26 .lut_mask = 16'hCBC8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~27 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ))))) 
// # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~27 .lut_mask = 16'hAFC0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 (
	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 .lut_mask = 16'hEE44;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N15
dffeas \core1|DR|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|DR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|DR|data_out[7] .is_wysiwyg = "true";
defparam \core1|DR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [7]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [7]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y11_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [7]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~30 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~30 .lut_mask = 16'hFC0A;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [7]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~31 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~31 .lut_mask = 16'hEC2C;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y31_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [7]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y30_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [7]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [7]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [7]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C94000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~28 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~28 .lut_mask = 16'hB9A8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~29 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ))))) 
// # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~29 .lut_mask = 16'hAFC0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 (
	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 .lut_mask = 16'hDD88;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0033;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8 .lut_mask = 16'hFFCF;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|AR|data_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|CU|dram_read~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~12 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~12 .lut_mask = 16'hEE30;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~13 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~13 .lut_mask = 16'hE6C4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \core1|data_bus|Mux9~1 (
// Equation(s):
// \core1|data_bus|Mux9~1_combout  = (\core1|CU|mux_sig [0]) # (!\core1|CU|mux_sig [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|mux_sig [1]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~1 .lut_mask = 16'hFF0F;
defparam \core1|data_bus|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~14 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & 
// !\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~14 .lut_mask = 16'hCCB8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~15 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~15 .lut_mask = 16'hBBC0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|AR|data_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|CU|dram_read~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \core1|data_bus|Mux9~0 (
// Equation(s):
// \core1|data_bus|Mux9~0_combout  = (\core1|CU|mux_sig [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\core1|CU|mux_sig [0])))

	.dataa(gnd),
	.datab(\core1|CU|mux_sig [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~0 .lut_mask = 16'hCCC0;
defparam \core1|data_bus|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \core1|data_bus|Mux12~0 (
// Equation(s):
// \core1|data_bus|Mux12~0_combout  = (\core1|data_bus|Mux9~1_combout  & (((\core1|data_bus|Mux9~0_combout )))) # (!\core1|data_bus|Mux9~1_combout  & ((\core1|data_bus|Mux9~0_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout 
// )) # (!\core1|data_bus|Mux9~0_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ),
	.datab(\core1|data_bus|Mux9~1_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ),
	.datad(\core1|data_bus|Mux9~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux12~0 .lut_mask = 16'hEE30;
defparam \core1|data_bus|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \core1|DR|data_out[0]~feeder (
// Equation(s):
// \core1|DR|data_out[0]~feeder_combout  = \core1|data_bus|Mux15~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|data_bus|Mux15~8_combout ),
	.cin(gnd),
	.combout(\core1|DR|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|DR|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \core1|DR|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \core1|DR|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|DR|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|DR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|DR|data_out[0] .is_wysiwyg = "true";
defparam \core1|DR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \core1|PC|data_out[0]~8 (
// Equation(s):
// \core1|PC|data_out[0]~8_combout  = \core1|PC|data_out [0] $ (VCC)
// \core1|PC|data_out[0]~9  = CARRY(\core1|PC|data_out [0])

	.dataa(gnd),
	.datab(\core1|PC|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|PC|data_out[0]~8_combout ),
	.cout(\core1|PC|data_out[0]~9 ));
// synopsys translate_off
defparam \core1|PC|data_out[0]~8 .lut_mask = 16'h33CC;
defparam \core1|PC|data_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \core1|load_sig|Decoder0~2 (
// Equation(s):
// \core1|load_sig|Decoder0~2_combout  = (!\core1|CU|load_decode_sig [3] & (!\core1|CU|load_decode_sig [2] & (!\core1|CU|load_decode_sig [1] & \core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~2 .lut_mask = 16'h0100;
defparam \core1|load_sig|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \core1|PC|data_out[5]~10 (
// Equation(s):
// \core1|PC|data_out[5]~10_combout  = (\core1|load_sig|Decoder0~2_combout ) # ((\core1|CU|inc_decode_sig [0] & (!\core1|CU|inc_decode_sig [2] & !\core1|CU|inc_decode_sig [1])))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|load_sig|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\core1|PC|data_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|PC|data_out[5]~10 .lut_mask = 16'hFF02;
defparam \core1|PC|data_out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \core1|PC|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|PC|data_out[0]~8_combout ),
	.asdata(\core1|data_bus|Mux15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~2_combout ),
	.ena(\core1|PC|data_out[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PC|data_out[0] .is_wysiwyg = "true";
defparam \core1|PC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \core1|PC|data_out[1]~11 (
// Equation(s):
// \core1|PC|data_out[1]~11_combout  = (\core1|PC|data_out [1] & (!\core1|PC|data_out[0]~9 )) # (!\core1|PC|data_out [1] & ((\core1|PC|data_out[0]~9 ) # (GND)))
// \core1|PC|data_out[1]~12  = CARRY((!\core1|PC|data_out[0]~9 ) # (!\core1|PC|data_out [1]))

	.dataa(gnd),
	.datab(\core1|PC|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|PC|data_out[0]~9 ),
	.combout(\core1|PC|data_out[1]~11_combout ),
	.cout(\core1|PC|data_out[1]~12 ));
// synopsys translate_off
defparam \core1|PC|data_out[1]~11 .lut_mask = 16'h3C3F;
defparam \core1|PC|data_out[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N3
dffeas \core1|PC|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|PC|data_out[1]~11_combout ),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~2_combout ),
	.ena(\core1|PC|data_out[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PC|data_out[1] .is_wysiwyg = "true";
defparam \core1|PC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \core1|PC|data_out[2]~13 (
// Equation(s):
// \core1|PC|data_out[2]~13_combout  = (\core1|PC|data_out [2] & (\core1|PC|data_out[1]~12  $ (GND))) # (!\core1|PC|data_out [2] & (!\core1|PC|data_out[1]~12  & VCC))
// \core1|PC|data_out[2]~14  = CARRY((\core1|PC|data_out [2] & !\core1|PC|data_out[1]~12 ))

	.dataa(gnd),
	.datab(\core1|PC|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|PC|data_out[1]~12 ),
	.combout(\core1|PC|data_out[2]~13_combout ),
	.cout(\core1|PC|data_out[2]~14 ));
// synopsys translate_off
defparam \core1|PC|data_out[2]~13 .lut_mask = 16'hC30C;
defparam \core1|PC|data_out[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \core1|PC|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|PC|data_out[2]~13_combout ),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~2_combout ),
	.ena(\core1|PC|data_out[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PC|data_out[2] .is_wysiwyg = "true";
defparam \core1|PC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \core1|PC|data_out[3]~15 (
// Equation(s):
// \core1|PC|data_out[3]~15_combout  = (\core1|PC|data_out [3] & (!\core1|PC|data_out[2]~14 )) # (!\core1|PC|data_out [3] & ((\core1|PC|data_out[2]~14 ) # (GND)))
// \core1|PC|data_out[3]~16  = CARRY((!\core1|PC|data_out[2]~14 ) # (!\core1|PC|data_out [3]))

	.dataa(\core1|PC|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|PC|data_out[2]~14 ),
	.combout(\core1|PC|data_out[3]~15_combout ),
	.cout(\core1|PC|data_out[3]~16 ));
// synopsys translate_off
defparam \core1|PC|data_out[3]~15 .lut_mask = 16'h5A5F;
defparam \core1|PC|data_out[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \core1|PC|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|PC|data_out[3]~15_combout ),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~2_combout ),
	.ena(\core1|PC|data_out[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PC|data_out[3] .is_wysiwyg = "true";
defparam \core1|PC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \core1|PC|data_out[4]~17 (
// Equation(s):
// \core1|PC|data_out[4]~17_combout  = (\core1|PC|data_out [4] & (\core1|PC|data_out[3]~16  $ (GND))) # (!\core1|PC|data_out [4] & (!\core1|PC|data_out[3]~16  & VCC))
// \core1|PC|data_out[4]~18  = CARRY((\core1|PC|data_out [4] & !\core1|PC|data_out[3]~16 ))

	.dataa(\core1|PC|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|PC|data_out[3]~16 ),
	.combout(\core1|PC|data_out[4]~17_combout ),
	.cout(\core1|PC|data_out[4]~18 ));
// synopsys translate_off
defparam \core1|PC|data_out[4]~17 .lut_mask = 16'hA50A;
defparam \core1|PC|data_out[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \core1|PC|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|PC|data_out[4]~17_combout ),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~2_combout ),
	.ena(\core1|PC|data_out[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PC|data_out[4] .is_wysiwyg = "true";
defparam \core1|PC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \core1|PC|data_out[5]~19 (
// Equation(s):
// \core1|PC|data_out[5]~19_combout  = (\core1|PC|data_out [5] & (!\core1|PC|data_out[4]~18 )) # (!\core1|PC|data_out [5] & ((\core1|PC|data_out[4]~18 ) # (GND)))
// \core1|PC|data_out[5]~20  = CARRY((!\core1|PC|data_out[4]~18 ) # (!\core1|PC|data_out [5]))

	.dataa(\core1|PC|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|PC|data_out[4]~18 ),
	.combout(\core1|PC|data_out[5]~19_combout ),
	.cout(\core1|PC|data_out[5]~20 ));
// synopsys translate_off
defparam \core1|PC|data_out[5]~19 .lut_mask = 16'h5A5F;
defparam \core1|PC|data_out[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \core1|PC|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|PC|data_out[5]~19_combout ),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~2_combout ),
	.ena(\core1|PC|data_out[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PC|data_out[5] .is_wysiwyg = "true";
defparam \core1|PC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \core1|PC|data_out[6]~21 (
// Equation(s):
// \core1|PC|data_out[6]~21_combout  = (\core1|PC|data_out [6] & (\core1|PC|data_out[5]~20  $ (GND))) # (!\core1|PC|data_out [6] & (!\core1|PC|data_out[5]~20  & VCC))
// \core1|PC|data_out[6]~22  = CARRY((\core1|PC|data_out [6] & !\core1|PC|data_out[5]~20 ))

	.dataa(\core1|PC|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|PC|data_out[5]~20 ),
	.combout(\core1|PC|data_out[6]~21_combout ),
	.cout(\core1|PC|data_out[6]~22 ));
// synopsys translate_off
defparam \core1|PC|data_out[6]~21 .lut_mask = 16'hA50A;
defparam \core1|PC|data_out[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \core1|PC|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|PC|data_out[6]~21_combout ),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~2_combout ),
	.ena(\core1|PC|data_out[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PC|data_out[6] .is_wysiwyg = "true";
defparam \core1|PC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \core1|PC|data_out[7]~23 (
// Equation(s):
// \core1|PC|data_out[7]~23_combout  = \core1|PC|data_out [7] $ (\core1|PC|data_out[6]~22 )

	.dataa(gnd),
	.datab(\core1|PC|data_out [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\core1|PC|data_out[6]~22 ),
	.combout(\core1|PC|data_out[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core1|PC|data_out[7]~23 .lut_mask = 16'h3C3C;
defparam \core1|PC|data_out[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \core1|PC|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|PC|data_out[7]~23_combout ),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~2_combout ),
	.ena(\core1|PC|data_out[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PC|data_out[7] .is_wysiwyg = "true";
defparam \core1|PC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \core1|DR|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|DR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|DR|data_out[2] .is_wysiwyg = "true";
defparam \core1|DR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(\core1|CU|iram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\iram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\core1|DR|data_out [7],\core1|DR|data_out [6],\core1|DR|data_out [5],\core1|DR|data_out [4],\core1|DR|data_out [3],\core1|DR|data_out [2],\core1|DR|data_out [1],\core1|DR|data_out [0]}),
	.portaaddr({\core1|PC|data_out [7],\core1|PC|data_out [6],\core1|PC|data_out [5],\core1|PC|data_out [4],\core1|PC|data_out [3],\core1|PC|data_out [2],\core1|PC|data_out [1],\core1|PC|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "mat_mul_code.hex";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "IRAM:iram|altsyncram:altsyncram_component|altsyncram_jfl1:auto_generated|altsyncram_8lb2:altsyncram1|ALTSYNCRAM";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 8;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 18;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 255;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 256;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 8;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 18;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 255;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 256;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000140024000870000000060008000000003000300015C00A000000000C000800051001D400410014800000000800200006000900021C0000000280020000000010000C0005700280000000040002000144008500104003300110001B002400087001140054001E000600008800560008400540015C0010000000010000C0001000154000000020002000000000C000C000100014C0000000100020001480000000080020001440000000000020;
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\iram|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAAB8;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .lut_mask = 16'hFFF4;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N21
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\iram|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE02;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N3
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\iram|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF0E2;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N17
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\iram|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hAAAC;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N15
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\iram|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\iram|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE02;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\iram|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE02;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\iram|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE04;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N9
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \core1|data_bus|Mux12~1 (
// Equation(s):
// \core1|data_bus|Mux12~1_combout  = (\core1|data_bus|Mux12~0_combout  & (((\iram|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # (!\core1|data_bus|Mux9~1_combout )))) # (!\core1|data_bus|Mux12~0_combout  & (\core1|C|data_out [3] & 
// (\core1|data_bus|Mux9~1_combout )))

	.dataa(\core1|C|data_out [3]),
	.datab(\core1|data_bus|Mux12~0_combout ),
	.datac(\core1|data_bus|Mux9~1_combout ),
	.datad(\iram|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux12~1 .lut_mask = 16'hEC2C;
defparam \core1|data_bus|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneive_lcell_comb \core1|data_bus|Mux9~2 (
// Equation(s):
// \core1|data_bus|Mux9~2_combout  = (\core1|CU|mux_sig [3] & ((\core1|CU|mux_sig [2]) # ((\core1|CU|mux_sig [1]) # (!\core1|CU|mux_sig [0]))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|CU|mux_sig [1]),
	.datac(\core1|CU|mux_sig [3]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~2 .lut_mask = 16'hE0F0;
defparam \core1|data_bus|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_lcell_comb \core1|data_bus|Mux12~6 (
// Equation(s):
// \core1|data_bus|Mux12~6_combout  = (\core1|data_bus|Mux9~3_combout  & (((\core1|data_bus|Mux9~2_combout )))) # (!\core1|data_bus|Mux9~3_combout  & ((\core1|data_bus|Mux9~2_combout  & ((\core1|data_bus|Mux12~1_combout ))) # (!\core1|data_bus|Mux9~2_combout 
//  & (\core1|data_bus|Mux12~5_combout ))))

	.dataa(\core1|data_bus|Mux12~5_combout ),
	.datab(\core1|data_bus|Mux9~3_combout ),
	.datac(\core1|data_bus|Mux12~1_combout ),
	.datad(\core1|data_bus|Mux9~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux12~6 .lut_mask = 16'hFC22;
defparam \core1|data_bus|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneive_lcell_comb \core1|data_bus|Mux12~7 (
// Equation(s):
// \core1|data_bus|Mux12~7_combout  = (\core1|data_bus|Mux12~6_combout  & ((\core1|AC|data_out [11]) # ((!\core1|data_bus|Mux9~3_combout )))) # (!\core1|data_bus|Mux12~6_combout  & (((\core1|data_bus|Mux9~3_combout  & \core1|AC|data_out [3]))))

	.dataa(\core1|AC|data_out [11]),
	.datab(\core1|data_bus|Mux12~6_combout ),
	.datac(\core1|data_bus|Mux9~3_combout ),
	.datad(\core1|AC|data_out [3]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux12~7 .lut_mask = 16'hBC8C;
defparam \core1|data_bus|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N31
dffeas \core1|TR|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux12~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|TR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|TR|data_out[3] .is_wysiwyg = "true";
defparam \core1|TR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneive_lcell_comb \core1|ALU_ins|Add0~10 (
// Equation(s):
// \core1|ALU_ins|Add0~10_combout  = \core1|CU|alu_sig [0] $ (((\core1|data_bus|Mux9~6_combout  & ((\core1|TR|data_out [3]))) # (!\core1|data_bus|Mux9~6_combout  & (\core1|data_bus|Mux12~7_combout ))))

	.dataa(\core1|data_bus|Mux12~7_combout ),
	.datab(\core1|data_bus|Mux9~6_combout ),
	.datac(\core1|TR|data_out [3]),
	.datad(\core1|CU|alu_sig [0]),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~10 .lut_mask = 16'h1DE2;
defparam \core1|ALU_ins|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneive_lcell_comb \core1|ALU_ins|out[3]~24 (
// Equation(s):
// \core1|ALU_ins|out[3]~24_combout  = ((\core1|AC|data_out [3] $ (\core1|ALU_ins|Add0~10_combout  $ (!\core1|ALU_ins|out[2]~23 )))) # (GND)
// \core1|ALU_ins|out[3]~25  = CARRY((\core1|AC|data_out [3] & ((\core1|ALU_ins|Add0~10_combout ) # (!\core1|ALU_ins|out[2]~23 ))) # (!\core1|AC|data_out [3] & (\core1|ALU_ins|Add0~10_combout  & !\core1|ALU_ins|out[2]~23 )))

	.dataa(\core1|AC|data_out [3]),
	.datab(\core1|ALU_ins|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[2]~23 ),
	.combout(\core1|ALU_ins|out[3]~24_combout ),
	.cout(\core1|ALU_ins|out[3]~25 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[3]~24 .lut_mask = 16'h698E;
defparam \core1|ALU_ins|out[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cycloneive_lcell_comb \core1|AC|Add0~36 (
// Equation(s):
// \core1|AC|Add0~36_combout  = (\core1|AC|data_out [2] & (\core1|AC|Add0~35  $ (GND))) # (!\core1|AC|data_out [2] & (!\core1|AC|Add0~35  & VCC))
// \core1|AC|Add0~37  = CARRY((\core1|AC|data_out [2] & !\core1|AC|Add0~35 ))

	.dataa(gnd),
	.datab(\core1|AC|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~35 ),
	.combout(\core1|AC|Add0~36_combout ),
	.cout(\core1|AC|Add0~37 ));
// synopsys translate_off
defparam \core1|AC|Add0~36 .lut_mask = 16'hC30C;
defparam \core1|AC|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneive_lcell_comb \core1|AC|Add0~38 (
// Equation(s):
// \core1|AC|Add0~38_combout  = (\core1|AC|data_out [3] & (!\core1|AC|Add0~37 )) # (!\core1|AC|data_out [3] & ((\core1|AC|Add0~37 ) # (GND)))
// \core1|AC|Add0~39  = CARRY((!\core1|AC|Add0~37 ) # (!\core1|AC|data_out [3]))

	.dataa(\core1|AC|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~37 ),
	.combout(\core1|AC|Add0~38_combout ),
	.cout(\core1|AC|Add0~39 ));
// synopsys translate_off
defparam \core1|AC|Add0~38 .lut_mask = 16'h5A5F;
defparam \core1|AC|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneive_lcell_comb \core1|AC|Add0~40 (
// Equation(s):
// \core1|AC|Add0~40_combout  = (\core1|AC|data_out [4] & (\core1|AC|Add0~39  $ (GND))) # (!\core1|AC|data_out [4] & (!\core1|AC|Add0~39  & VCC))
// \core1|AC|Add0~41  = CARRY((\core1|AC|data_out [4] & !\core1|AC|Add0~39 ))

	.dataa(gnd),
	.datab(\core1|AC|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~39 ),
	.combout(\core1|AC|Add0~40_combout ),
	.cout(\core1|AC|Add0~41 ));
// synopsys translate_off
defparam \core1|AC|Add0~40 .lut_mask = 16'hC30C;
defparam \core1|AC|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneive_lcell_comb \core1|AC|Add0~78 (
// Equation(s):
// \core1|AC|Add0~78_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [1] & \core1|AC|Add0~40_combout )))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|AC|Add0~40_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~78 .lut_mask = 16'h4000;
defparam \core1|AC|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N17
dffeas \core1|TR|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|TR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|TR|data_out[4] .is_wysiwyg = "true";
defparam \core1|TR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneive_lcell_comb \core1|ALU_ins|Add0~9 (
// Equation(s):
// \core1|ALU_ins|Add0~9_combout  = \core1|CU|alu_sig [0] $ (((\core1|data_bus|Mux9~6_combout  & (\core1|TR|data_out [4])) # (!\core1|data_bus|Mux9~6_combout  & ((\core1|data_bus|Mux11~7_combout )))))

	.dataa(\core1|TR|data_out [4]),
	.datab(\core1|CU|alu_sig [0]),
	.datac(\core1|data_bus|Mux9~6_combout ),
	.datad(\core1|data_bus|Mux11~7_combout ),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~9 .lut_mask = 16'h636C;
defparam \core1|ALU_ins|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneive_lcell_comb \core1|ALU_ins|out[4]~26 (
// Equation(s):
// \core1|ALU_ins|out[4]~26_combout  = (\core1|AC|data_out [4] & ((\core1|ALU_ins|Add0~9_combout  & (\core1|ALU_ins|out[3]~25  & VCC)) # (!\core1|ALU_ins|Add0~9_combout  & (!\core1|ALU_ins|out[3]~25 )))) # (!\core1|AC|data_out [4] & 
// ((\core1|ALU_ins|Add0~9_combout  & (!\core1|ALU_ins|out[3]~25 )) # (!\core1|ALU_ins|Add0~9_combout  & ((\core1|ALU_ins|out[3]~25 ) # (GND)))))
// \core1|ALU_ins|out[4]~27  = CARRY((\core1|AC|data_out [4] & (!\core1|ALU_ins|Add0~9_combout  & !\core1|ALU_ins|out[3]~25 )) # (!\core1|AC|data_out [4] & ((!\core1|ALU_ins|out[3]~25 ) # (!\core1|ALU_ins|Add0~9_combout ))))

	.dataa(\core1|AC|data_out [4]),
	.datab(\core1|ALU_ins|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[3]~25 ),
	.combout(\core1|ALU_ins|out[4]~26_combout ),
	.cout(\core1|ALU_ins|out[4]~27 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[4]~26 .lut_mask = 16'h9617;
defparam \core1|ALU_ins|out[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneive_lcell_comb \core1|AC|Add0~42 (
// Equation(s):
// \core1|AC|Add0~42_combout  = (\core1|AC|data_out [5] & (!\core1|AC|Add0~41 )) # (!\core1|AC|data_out [5] & ((\core1|AC|Add0~41 ) # (GND)))
// \core1|AC|Add0~43  = CARRY((!\core1|AC|Add0~41 ) # (!\core1|AC|data_out [5]))

	.dataa(gnd),
	.datab(\core1|AC|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~41 ),
	.combout(\core1|AC|Add0~42_combout ),
	.cout(\core1|AC|Add0~43 ));
// synopsys translate_off
defparam \core1|AC|Add0~42 .lut_mask = 16'h3C3F;
defparam \core1|AC|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneive_lcell_comb \core1|AC|Add0~65 (
// Equation(s):
// \core1|AC|Add0~65_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [1] & \core1|AC|Add0~42_combout )))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|AC|Add0~42_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~65 .lut_mask = 16'h4000;
defparam \core1|AC|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneive_lcell_comb \core1|TR|data_out[5]~feeder (
// Equation(s):
// \core1|TR|data_out[5]~feeder_combout  = \core1|data_bus|Mux10~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|data_bus|Mux10~8_combout ),
	.cin(gnd),
	.combout(\core1|TR|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|TR|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \core1|TR|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \core1|TR|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|TR|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|TR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|TR|data_out[5] .is_wysiwyg = "true";
defparam \core1|TR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneive_lcell_comb \core1|ALU_ins|Add0~8 (
// Equation(s):
// \core1|ALU_ins|Add0~8_combout  = \core1|CU|alu_sig [0] $ (((\core1|data_bus|Mux9~6_combout  & ((\core1|TR|data_out [5]))) # (!\core1|data_bus|Mux9~6_combout  & (\core1|data_bus|Mux10~7_combout ))))

	.dataa(\core1|data_bus|Mux10~7_combout ),
	.datab(\core1|CU|alu_sig [0]),
	.datac(\core1|data_bus|Mux9~6_combout ),
	.datad(\core1|TR|data_out [5]),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~8 .lut_mask = 16'h36C6;
defparam \core1|ALU_ins|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneive_lcell_comb \core1|ALU_ins|out[5]~28 (
// Equation(s):
// \core1|ALU_ins|out[5]~28_combout  = ((\core1|ALU_ins|Add0~8_combout  $ (\core1|AC|data_out [5] $ (!\core1|ALU_ins|out[4]~27 )))) # (GND)
// \core1|ALU_ins|out[5]~29  = CARRY((\core1|ALU_ins|Add0~8_combout  & ((\core1|AC|data_out [5]) # (!\core1|ALU_ins|out[4]~27 ))) # (!\core1|ALU_ins|Add0~8_combout  & (\core1|AC|data_out [5] & !\core1|ALU_ins|out[4]~27 )))

	.dataa(\core1|ALU_ins|Add0~8_combout ),
	.datab(\core1|AC|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[4]~27 ),
	.combout(\core1|ALU_ins|out[5]~28_combout ),
	.cout(\core1|ALU_ins|out[5]~29 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[5]~28 .lut_mask = 16'h698E;
defparam \core1|ALU_ins|out[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~26 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~26 .lut_mask = 16'hADA8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~27 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~27 .lut_mask = 16'hBBC0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \core1|data_bus|Mux9~7 (
// Equation(s):
// \core1|data_bus|Mux9~7_combout  = (\core1|data_bus|Mux9~1_combout  & (((\core1|C|data_out [6]) # (\core1|data_bus|Mux9~0_combout )))) # (!\core1|data_bus|Mux9~1_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout  & 
// ((!\core1|data_bus|Mux9~0_combout ))))

	.dataa(\core1|data_bus|Mux9~1_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ),
	.datac(\core1|C|data_out [6]),
	.datad(\core1|data_bus|Mux9~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~7 .lut_mask = 16'hAAE4;
defparam \core1|data_bus|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~24 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~24 .lut_mask = 16'hEE30;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~25 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~25 .lut_mask = 16'hAFC0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \core1|data_bus|Mux9~8 (
// Equation(s):
// \core1|data_bus|Mux9~8_combout  = (\core1|data_bus|Mux9~7_combout  & ((\iram|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # ((!\core1|data_bus|Mux9~0_combout )))) # (!\core1|data_bus|Mux9~7_combout  & (((\core1|data_bus|Mux9~0_combout  & 
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ))))

	.dataa(\iram|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\core1|data_bus|Mux9~7_combout ),
	.datac(\core1|data_bus|Mux9~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~8 .lut_mask = 16'hBC8C;
defparam \core1|data_bus|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \core1|A|data_out[4]~24 (
// Equation(s):
// \core1|A|data_out[4]~24_combout  = (\core1|A|data_out [4] & (\core1|A|data_out[3]~23  $ (GND))) # (!\core1|A|data_out [4] & (!\core1|A|data_out[3]~23  & VCC))
// \core1|A|data_out[4]~25  = CARRY((\core1|A|data_out [4] & !\core1|A|data_out[3]~23 ))

	.dataa(gnd),
	.datab(\core1|A|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[3]~23 ),
	.combout(\core1|A|data_out[4]~24_combout ),
	.cout(\core1|A|data_out[4]~25 ));
// synopsys translate_off
defparam \core1|A|data_out[4]~24 .lut_mask = 16'hC30C;
defparam \core1|A|data_out[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \core1|A|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[4]~24_combout ),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[4] .is_wysiwyg = "true";
defparam \core1|A|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \core1|A|data_out[5]~26 (
// Equation(s):
// \core1|A|data_out[5]~26_combout  = (\core1|A|data_out [5] & (!\core1|A|data_out[4]~25 )) # (!\core1|A|data_out [5] & ((\core1|A|data_out[4]~25 ) # (GND)))
// \core1|A|data_out[5]~27  = CARRY((!\core1|A|data_out[4]~25 ) # (!\core1|A|data_out [5]))

	.dataa(\core1|A|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[4]~25 ),
	.combout(\core1|A|data_out[5]~26_combout ),
	.cout(\core1|A|data_out[5]~27 ));
// synopsys translate_off
defparam \core1|A|data_out[5]~26 .lut_mask = 16'h5A5F;
defparam \core1|A|data_out[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N11
dffeas \core1|A|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[5]~26_combout ),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[5] .is_wysiwyg = "true";
defparam \core1|A|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \core1|A|data_out[6]~28 (
// Equation(s):
// \core1|A|data_out[6]~28_combout  = (\core1|A|data_out [6] & (\core1|A|data_out[5]~27  $ (GND))) # (!\core1|A|data_out [6] & (!\core1|A|data_out[5]~27  & VCC))
// \core1|A|data_out[6]~29  = CARRY((\core1|A|data_out [6] & !\core1|A|data_out[5]~27 ))

	.dataa(\core1|A|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[5]~27 ),
	.combout(\core1|A|data_out[6]~28_combout ),
	.cout(\core1|A|data_out[6]~29 ));
// synopsys translate_off
defparam \core1|A|data_out[6]~28 .lut_mask = 16'hA50A;
defparam \core1|A|data_out[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \core1|A|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[6]~28_combout ),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[6] .is_wysiwyg = "true";
defparam \core1|A|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N17
dffeas \core1|CDR|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[6] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N27
dffeas \core1|SR|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[6] .is_wysiwyg = "true";
defparam \core1|SR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneive_lcell_comb \core1|data_bus|Mux9~10 (
// Equation(s):
// \core1|data_bus|Mux9~10_combout  = (\core1|CU|mux_sig [2] & (((\core1|CU|mux_sig [0])))) # (!\core1|CU|mux_sig [2] & ((\core1|CU|mux_sig [0] & (\core1|CDR|data_out [6])) # (!\core1|CU|mux_sig [0] & ((\core1|SR|data_out [6])))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|CDR|data_out [6]),
	.datac(\core1|SR|data_out [6]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~10 .lut_mask = 16'hEE50;
defparam \core1|data_bus|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \core1|B|data_out[4]~24 (
// Equation(s):
// \core1|B|data_out[4]~24_combout  = (\core1|B|data_out [4] & (\core1|B|data_out[3]~23  $ (GND))) # (!\core1|B|data_out [4] & (!\core1|B|data_out[3]~23  & VCC))
// \core1|B|data_out[4]~25  = CARRY((\core1|B|data_out [4] & !\core1|B|data_out[3]~23 ))

	.dataa(gnd),
	.datab(\core1|B|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[3]~23 ),
	.combout(\core1|B|data_out[4]~24_combout ),
	.cout(\core1|B|data_out[4]~25 ));
// synopsys translate_off
defparam \core1|B|data_out[4]~24 .lut_mask = 16'hC30C;
defparam \core1|B|data_out[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N9
dffeas \core1|B|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[4]~24_combout ),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[4] .is_wysiwyg = "true";
defparam \core1|B|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \core1|B|data_out[5]~26 (
// Equation(s):
// \core1|B|data_out[5]~26_combout  = (\core1|B|data_out [5] & (!\core1|B|data_out[4]~25 )) # (!\core1|B|data_out [5] & ((\core1|B|data_out[4]~25 ) # (GND)))
// \core1|B|data_out[5]~27  = CARRY((!\core1|B|data_out[4]~25 ) # (!\core1|B|data_out [5]))

	.dataa(\core1|B|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[4]~25 ),
	.combout(\core1|B|data_out[5]~26_combout ),
	.cout(\core1|B|data_out[5]~27 ));
// synopsys translate_off
defparam \core1|B|data_out[5]~26 .lut_mask = 16'h5A5F;
defparam \core1|B|data_out[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N11
dffeas \core1|B|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[5]~26_combout ),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[5] .is_wysiwyg = "true";
defparam \core1|B|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \core1|B|data_out[6]~28 (
// Equation(s):
// \core1|B|data_out[6]~28_combout  = (\core1|B|data_out [6] & (\core1|B|data_out[5]~27  $ (GND))) # (!\core1|B|data_out [6] & (!\core1|B|data_out[5]~27  & VCC))
// \core1|B|data_out[6]~29  = CARRY((\core1|B|data_out [6] & !\core1|B|data_out[5]~27 ))

	.dataa(\core1|B|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[5]~27 ),
	.combout(\core1|B|data_out[6]~28_combout ),
	.cout(\core1|B|data_out[6]~29 ));
// synopsys translate_off
defparam \core1|B|data_out[6]~28 .lut_mask = 16'hA50A;
defparam \core1|B|data_out[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N13
dffeas \core1|B|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[6]~28_combout ),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[6] .is_wysiwyg = "true";
defparam \core1|B|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneive_lcell_comb \core1|data_bus|Mux9~11 (
// Equation(s):
// \core1|data_bus|Mux9~11_combout  = (\core1|CU|mux_sig [2] & ((\core1|data_bus|Mux9~10_combout  & ((\core1|B|data_out [6]))) # (!\core1|data_bus|Mux9~10_combout  & (\core1|A|data_out [6])))) # (!\core1|CU|mux_sig [2] & (((\core1|data_bus|Mux9~10_combout 
// ))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|A|data_out [6]),
	.datac(\core1|data_bus|Mux9~10_combout ),
	.datad(\core1|B|data_out [6]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~11 .lut_mask = 16'hF858;
defparam \core1|data_bus|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \core1|data_bus|Mux9~9 (
// Equation(s):
// \core1|data_bus|Mux9~9_combout  = (\core1|data_bus|Mux9~5_combout  & ((\core1|R|data_out [6]) # ((\core1|data_bus|Mux9~4_combout )))) # (!\core1|data_bus|Mux9~5_combout  & (((\core1|DR|data_out [6] & !\core1|data_bus|Mux9~4_combout ))))

	.dataa(\core1|R|data_out [6]),
	.datab(\core1|data_bus|Mux9~5_combout ),
	.datac(\core1|DR|data_out [6]),
	.datad(\core1|data_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~9 .lut_mask = 16'hCCB8;
defparam \core1|data_bus|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N7
dffeas \core1|PR|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[6] .is_wysiwyg = "true";
defparam \core1|PR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneive_lcell_comb \core1|data_bus|Mux9~12 (
// Equation(s):
// \core1|data_bus|Mux9~12_combout  = (\core1|data_bus|Mux9~9_combout  & ((\core1|data_bus|Mux9~11_combout ) # ((!\core1|data_bus|Mux9~4_combout )))) # (!\core1|data_bus|Mux9~9_combout  & (((\core1|PR|data_out [6] & \core1|data_bus|Mux9~4_combout ))))

	.dataa(\core1|data_bus|Mux9~11_combout ),
	.datab(\core1|data_bus|Mux9~9_combout ),
	.datac(\core1|PR|data_out [6]),
	.datad(\core1|data_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~12 .lut_mask = 16'hB8CC;
defparam \core1|data_bus|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneive_lcell_comb \core1|data_bus|Mux9~13 (
// Equation(s):
// \core1|data_bus|Mux9~13_combout  = (\core1|data_bus|Mux9~3_combout  & (((\core1|data_bus|Mux9~2_combout ) # (\core1|AC|data_out [6])))) # (!\core1|data_bus|Mux9~3_combout  & (\core1|data_bus|Mux9~12_combout  & (!\core1|data_bus|Mux9~2_combout )))

	.dataa(\core1|data_bus|Mux9~3_combout ),
	.datab(\core1|data_bus|Mux9~12_combout ),
	.datac(\core1|data_bus|Mux9~2_combout ),
	.datad(\core1|AC|data_out [6]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~13 .lut_mask = 16'hAEA4;
defparam \core1|data_bus|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneive_lcell_comb \core1|AC|Add0~56 (
// Equation(s):
// \core1|AC|Add0~56_combout  = (\core1|AC|data_out [12] & (\core1|AC|Add0~55  $ (GND))) # (!\core1|AC|data_out [12] & (!\core1|AC|Add0~55  & VCC))
// \core1|AC|Add0~57  = CARRY((\core1|AC|data_out [12] & !\core1|AC|Add0~55 ))

	.dataa(gnd),
	.datab(\core1|AC|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~55 ),
	.combout(\core1|AC|Add0~56_combout ),
	.cout(\core1|AC|Add0~57 ));
// synopsys translate_off
defparam \core1|AC|Add0~56 .lut_mask = 16'hC30C;
defparam \core1|AC|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneive_lcell_comb \core1|AC|Add0~58 (
// Equation(s):
// \core1|AC|Add0~58_combout  = (\core1|AC|data_out [13] & (!\core1|AC|Add0~57 )) # (!\core1|AC|data_out [13] & ((\core1|AC|Add0~57 ) # (GND)))
// \core1|AC|Add0~59  = CARRY((!\core1|AC|Add0~57 ) # (!\core1|AC|data_out [13]))

	.dataa(\core1|AC|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~57 ),
	.combout(\core1|AC|Add0~58_combout ),
	.cout(\core1|AC|Add0~59 ));
// synopsys translate_off
defparam \core1|AC|Add0~58 .lut_mask = 16'h5A5F;
defparam \core1|AC|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneive_lcell_comb \core1|AC|Add0~60 (
// Equation(s):
// \core1|AC|Add0~60_combout  = (\core1|AC|data_out [14] & (\core1|AC|Add0~59  $ (GND))) # (!\core1|AC|data_out [14] & (!\core1|AC|Add0~59  & VCC))
// \core1|AC|Add0~61  = CARRY((\core1|AC|data_out [14] & !\core1|AC|Add0~59 ))

	.dataa(\core1|AC|data_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~59 ),
	.combout(\core1|AC|Add0~60_combout ),
	.cout(\core1|AC|Add0~61 ));
// synopsys translate_off
defparam \core1|AC|Add0~60 .lut_mask = 16'hA50A;
defparam \core1|AC|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneive_lcell_comb \core1|AC|Add0~66 (
// Equation(s):
// \core1|AC|Add0~66_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [1] & \core1|AC|Add0~60_combout )))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|AC|Add0~60_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~66 .lut_mask = 16'h4000;
defparam \core1|AC|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \core1|SR|data_out[14] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[14] .is_wysiwyg = "true";
defparam \core1|SR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \core1|A|data_out[7]~30 (
// Equation(s):
// \core1|A|data_out[7]~30_combout  = (\core1|A|data_out [7] & (!\core1|A|data_out[6]~29 )) # (!\core1|A|data_out [7] & ((\core1|A|data_out[6]~29 ) # (GND)))
// \core1|A|data_out[7]~31  = CARRY((!\core1|A|data_out[6]~29 ) # (!\core1|A|data_out [7]))

	.dataa(gnd),
	.datab(\core1|A|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[6]~29 ),
	.combout(\core1|A|data_out[7]~30_combout ),
	.cout(\core1|A|data_out[7]~31 ));
// synopsys translate_off
defparam \core1|A|data_out[7]~30 .lut_mask = 16'h3C3F;
defparam \core1|A|data_out[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N15
dffeas \core1|A|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[7]~30_combout ),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[7] .is_wysiwyg = "true";
defparam \core1|A|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \core1|A|data_out[8]~32 (
// Equation(s):
// \core1|A|data_out[8]~32_combout  = (\core1|A|data_out [8] & (\core1|A|data_out[7]~31  $ (GND))) # (!\core1|A|data_out [8] & (!\core1|A|data_out[7]~31  & VCC))
// \core1|A|data_out[8]~33  = CARRY((\core1|A|data_out [8] & !\core1|A|data_out[7]~31 ))

	.dataa(gnd),
	.datab(\core1|A|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[7]~31 ),
	.combout(\core1|A|data_out[8]~32_combout ),
	.cout(\core1|A|data_out[8]~33 ));
// synopsys translate_off
defparam \core1|A|data_out[8]~32 .lut_mask = 16'hC30C;
defparam \core1|A|data_out[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N17
dffeas \core1|A|data_out[8] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[8]~32_combout ),
	.asdata(\core1|data_bus|Mux7~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[8] .is_wysiwyg = "true";
defparam \core1|A|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \core1|A|data_out[9]~34 (
// Equation(s):
// \core1|A|data_out[9]~34_combout  = (\core1|A|data_out [9] & (!\core1|A|data_out[8]~33 )) # (!\core1|A|data_out [9] & ((\core1|A|data_out[8]~33 ) # (GND)))
// \core1|A|data_out[9]~35  = CARRY((!\core1|A|data_out[8]~33 ) # (!\core1|A|data_out [9]))

	.dataa(gnd),
	.datab(\core1|A|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[8]~33 ),
	.combout(\core1|A|data_out[9]~34_combout ),
	.cout(\core1|A|data_out[9]~35 ));
// synopsys translate_off
defparam \core1|A|data_out[9]~34 .lut_mask = 16'h3C3F;
defparam \core1|A|data_out[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \core1|A|data_out[9] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[9]~34_combout ),
	.asdata(\core1|data_bus|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[9] .is_wysiwyg = "true";
defparam \core1|A|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \core1|A|data_out[10]~36 (
// Equation(s):
// \core1|A|data_out[10]~36_combout  = (\core1|A|data_out [10] & (\core1|A|data_out[9]~35  $ (GND))) # (!\core1|A|data_out [10] & (!\core1|A|data_out[9]~35  & VCC))
// \core1|A|data_out[10]~37  = CARRY((\core1|A|data_out [10] & !\core1|A|data_out[9]~35 ))

	.dataa(gnd),
	.datab(\core1|A|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[9]~35 ),
	.combout(\core1|A|data_out[10]~36_combout ),
	.cout(\core1|A|data_out[10]~37 ));
// synopsys translate_off
defparam \core1|A|data_out[10]~36 .lut_mask = 16'hC30C;
defparam \core1|A|data_out[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \core1|B|data_out[7]~30 (
// Equation(s):
// \core1|B|data_out[7]~30_combout  = (\core1|B|data_out [7] & (!\core1|B|data_out[6]~29 )) # (!\core1|B|data_out [7] & ((\core1|B|data_out[6]~29 ) # (GND)))
// \core1|B|data_out[7]~31  = CARRY((!\core1|B|data_out[6]~29 ) # (!\core1|B|data_out [7]))

	.dataa(gnd),
	.datab(\core1|B|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[6]~29 ),
	.combout(\core1|B|data_out[7]~30_combout ),
	.cout(\core1|B|data_out[7]~31 ));
// synopsys translate_off
defparam \core1|B|data_out[7]~30 .lut_mask = 16'h3C3F;
defparam \core1|B|data_out[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N15
dffeas \core1|B|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[7]~30_combout ),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[7] .is_wysiwyg = "true";
defparam \core1|B|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \core1|B|data_out[8]~32 (
// Equation(s):
// \core1|B|data_out[8]~32_combout  = (\core1|B|data_out [8] & (\core1|B|data_out[7]~31  $ (GND))) # (!\core1|B|data_out [8] & (!\core1|B|data_out[7]~31  & VCC))
// \core1|B|data_out[8]~33  = CARRY((\core1|B|data_out [8] & !\core1|B|data_out[7]~31 ))

	.dataa(gnd),
	.datab(\core1|B|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[7]~31 ),
	.combout(\core1|B|data_out[8]~32_combout ),
	.cout(\core1|B|data_out[8]~33 ));
// synopsys translate_off
defparam \core1|B|data_out[8]~32 .lut_mask = 16'hC30C;
defparam \core1|B|data_out[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N17
dffeas \core1|B|data_out[8] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[8]~32_combout ),
	.asdata(\core1|data_bus|Mux7~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[8] .is_wysiwyg = "true";
defparam \core1|B|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \core1|B|data_out[9]~34 (
// Equation(s):
// \core1|B|data_out[9]~34_combout  = (\core1|B|data_out [9] & (!\core1|B|data_out[8]~33 )) # (!\core1|B|data_out [9] & ((\core1|B|data_out[8]~33 ) # (GND)))
// \core1|B|data_out[9]~35  = CARRY((!\core1|B|data_out[8]~33 ) # (!\core1|B|data_out [9]))

	.dataa(gnd),
	.datab(\core1|B|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[8]~33 ),
	.combout(\core1|B|data_out[9]~34_combout ),
	.cout(\core1|B|data_out[9]~35 ));
// synopsys translate_off
defparam \core1|B|data_out[9]~34 .lut_mask = 16'h3C3F;
defparam \core1|B|data_out[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N19
dffeas \core1|B|data_out[9] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[9]~34_combout ),
	.asdata(\core1|data_bus|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[9] .is_wysiwyg = "true";
defparam \core1|B|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \core1|B|data_out[10]~36 (
// Equation(s):
// \core1|B|data_out[10]~36_combout  = (\core1|B|data_out [10] & (\core1|B|data_out[9]~35  $ (GND))) # (!\core1|B|data_out [10] & (!\core1|B|data_out[9]~35  & VCC))
// \core1|B|data_out[10]~37  = CARRY((\core1|B|data_out [10] & !\core1|B|data_out[9]~35 ))

	.dataa(gnd),
	.datab(\core1|B|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[9]~35 ),
	.combout(\core1|B|data_out[10]~36_combout ),
	.cout(\core1|B|data_out[10]~37 ));
// synopsys translate_off
defparam \core1|B|data_out[10]~36 .lut_mask = 16'hC30C;
defparam \core1|B|data_out[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N21
dffeas \core1|B|data_out[10] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[10]~36_combout ),
	.asdata(\core1|data_bus|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[10] .is_wysiwyg = "true";
defparam \core1|B|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N29
dffeas \core1|SR|data_out[10] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[10] .is_wysiwyg = "true";
defparam \core1|SR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N3
dffeas \core1|CDR|data_out[10] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[10] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \core1|data_bus|Mux5~4 (
// Equation(s):
// \core1|data_bus|Mux5~4_combout  = (\core1|CU|mux_sig [0] & ((\core1|CU|mux_sig [2]) # ((\core1|CDR|data_out [10])))) # (!\core1|CU|mux_sig [0] & (!\core1|CU|mux_sig [2] & (\core1|SR|data_out [10])))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|SR|data_out [10]),
	.datad(\core1|CDR|data_out [10]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux5~4 .lut_mask = 16'hBA98;
defparam \core1|data_bus|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \core1|data_bus|Mux5~5 (
// Equation(s):
// \core1|data_bus|Mux5~5_combout  = (\core1|CU|mux_sig [2] & ((\core1|data_bus|Mux5~4_combout  & ((\core1|B|data_out [10]))) # (!\core1|data_bus|Mux5~4_combout  & (\core1|A|data_out [10])))) # (!\core1|CU|mux_sig [2] & (((\core1|data_bus|Mux5~4_combout ))))

	.dataa(\core1|A|data_out [10]),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|B|data_out [10]),
	.datad(\core1|data_bus|Mux5~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux5~5 .lut_mask = 16'hF388;
defparam \core1|data_bus|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \core1|C|data_out[9]~34 (
// Equation(s):
// \core1|C|data_out[9]~34_combout  = (\core1|C|data_out [9] & (!\core1|C|data_out[8]~33 )) # (!\core1|C|data_out [9] & ((\core1|C|data_out[8]~33 ) # (GND)))
// \core1|C|data_out[9]~35  = CARRY((!\core1|C|data_out[8]~33 ) # (!\core1|C|data_out [9]))

	.dataa(gnd),
	.datab(\core1|C|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[8]~33 ),
	.combout(\core1|C|data_out[9]~34_combout ),
	.cout(\core1|C|data_out[9]~35 ));
// synopsys translate_off
defparam \core1|C|data_out[9]~34 .lut_mask = 16'h3C3F;
defparam \core1|C|data_out[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \core1|C|data_out[10]~36 (
// Equation(s):
// \core1|C|data_out[10]~36_combout  = (\core1|C|data_out [10] & (\core1|C|data_out[9]~35  $ (GND))) # (!\core1|C|data_out [10] & (!\core1|C|data_out[9]~35  & VCC))
// \core1|C|data_out[10]~37  = CARRY((\core1|C|data_out [10] & !\core1|C|data_out[9]~35 ))

	.dataa(gnd),
	.datab(\core1|C|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[9]~35 ),
	.combout(\core1|C|data_out[10]~36_combout ),
	.cout(\core1|C|data_out[10]~37 ));
// synopsys translate_off
defparam \core1|C|data_out[10]~36 .lut_mask = 16'hC30C;
defparam \core1|C|data_out[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \core1|C|data_out[10] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[10]~36_combout ),
	.asdata(\core1|data_bus|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[10] .is_wysiwyg = "true";
defparam \core1|C|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \core1|data_bus|Mux5~1 (
// Equation(s):
// \core1|data_bus|Mux5~1_combout  = (\core1|CU|mux_sig [2] & (((\core1|CU|mux_sig [0])))) # (!\core1|CU|mux_sig [2] & ((\core1|CU|mux_sig [0] & ((\core1|AC|data_out [10]))) # (!\core1|CU|mux_sig [0] & (\core1|C|data_out [10]))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|C|data_out [10]),
	.datac(\core1|AC|data_out [10]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux5~1 .lut_mask = 16'hFA44;
defparam \core1|data_bus|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \core1|data_bus|Mux5~2 (
// Equation(s):
// \core1|data_bus|Mux5~2_combout  = (\core1|CU|mux_sig [2] & ((\core1|data_bus|Mux5~1_combout  & ((\core1|AC|data_out [2]))) # (!\core1|data_bus|Mux5~1_combout  & (\core1|DR|data_out [2])))) # (!\core1|CU|mux_sig [2] & (\core1|data_bus|Mux5~1_combout ))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|data_bus|Mux5~1_combout ),
	.datac(\core1|DR|data_out [2]),
	.datad(\core1|AC|data_out [2]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux5~2 .lut_mask = 16'hEC64;
defparam \core1|data_bus|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \core1|data_bus|Mux5~3 (
// Equation(s):
// \core1|data_bus|Mux5~3_combout  = (!\core1|CU|mux_sig [1] & \core1|data_bus|Mux5~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|mux_sig [1]),
	.datad(\core1|data_bus|Mux5~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux5~3 .lut_mask = 16'h0F00;
defparam \core1|data_bus|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneive_lcell_comb \core1|data_bus|Mux5~6 (
// Equation(s):
// \core1|data_bus|Mux5~6_combout  = (\core1|data_bus|Mux7~1_combout  & ((\core1|data_bus|Mux7~2_combout  & ((\core1|data_bus|Mux5~3_combout ))) # (!\core1|data_bus|Mux7~2_combout  & (\core1|data_bus|Mux5~5_combout )))) # (!\core1|data_bus|Mux7~1_combout  & 
// (((!\core1|data_bus|Mux7~2_combout ))))

	.dataa(\core1|data_bus|Mux5~5_combout ),
	.datab(\core1|data_bus|Mux5~3_combout ),
	.datac(\core1|data_bus|Mux7~1_combout ),
	.datad(\core1|data_bus|Mux7~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux5~6 .lut_mask = 16'hC0AF;
defparam \core1|data_bus|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N21
dffeas \core1|PR|data_out[10] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux5~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[10] .is_wysiwyg = "true";
defparam \core1|PR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneive_lcell_comb \core1|R|data_out[9]~34 (
// Equation(s):
// \core1|R|data_out[9]~34_combout  = (\core1|R|data_out [9] & (!\core1|R|data_out[8]~33 )) # (!\core1|R|data_out [9] & ((\core1|R|data_out[8]~33 ) # (GND)))
// \core1|R|data_out[9]~35  = CARRY((!\core1|R|data_out[8]~33 ) # (!\core1|R|data_out [9]))

	.dataa(gnd),
	.datab(\core1|R|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[8]~33 ),
	.combout(\core1|R|data_out[9]~34_combout ),
	.cout(\core1|R|data_out[9]~35 ));
// synopsys translate_off
defparam \core1|R|data_out[9]~34 .lut_mask = 16'h3C3F;
defparam \core1|R|data_out[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N19
dffeas \core1|R|data_out[9] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[9]~34_combout ),
	.asdata(\core1|data_bus|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[9] .is_wysiwyg = "true";
defparam \core1|R|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneive_lcell_comb \core1|R|data_out[10]~36 (
// Equation(s):
// \core1|R|data_out[10]~36_combout  = (\core1|R|data_out [10] & (\core1|R|data_out[9]~35  $ (GND))) # (!\core1|R|data_out [10] & (!\core1|R|data_out[9]~35  & VCC))
// \core1|R|data_out[10]~37  = CARRY((\core1|R|data_out [10] & !\core1|R|data_out[9]~35 ))

	.dataa(gnd),
	.datab(\core1|R|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[9]~35 ),
	.combout(\core1|R|data_out[10]~36_combout ),
	.cout(\core1|R|data_out[10]~37 ));
// synopsys translate_off
defparam \core1|R|data_out[10]~36 .lut_mask = 16'hC30C;
defparam \core1|R|data_out[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \core1|R|data_out[10] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[10]~36_combout ),
	.asdata(\core1|data_bus|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[10] .is_wysiwyg = "true";
defparam \core1|R|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneive_lcell_comb \core1|data_bus|Mux5~0 (
// Equation(s):
// \core1|data_bus|Mux5~0_combout  = (\core1|CU|mux_sig [2] & \core1|R|data_out [10])

	.dataa(gnd),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|R|data_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\core1|data_bus|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux5~0 .lut_mask = 16'hC0C0;
defparam \core1|data_bus|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneive_lcell_comb \core1|data_bus|Mux5~7 (
// Equation(s):
// \core1|data_bus|Mux5~7_combout  = (\core1|data_bus|Mux7~0_combout  & ((\core1|data_bus|Mux5~6_combout  & ((\core1|data_bus|Mux5~0_combout ))) # (!\core1|data_bus|Mux5~6_combout  & (\core1|PR|data_out [10])))) # (!\core1|data_bus|Mux7~0_combout  & 
// (\core1|data_bus|Mux5~6_combout ))

	.dataa(\core1|data_bus|Mux7~0_combout ),
	.datab(\core1|data_bus|Mux5~6_combout ),
	.datac(\core1|PR|data_out [10]),
	.datad(\core1|data_bus|Mux5~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux5~7 .lut_mask = 16'hEC64;
defparam \core1|data_bus|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N21
dffeas \core1|A|data_out[10] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[10]~36_combout ),
	.asdata(\core1|data_bus|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[10] .is_wysiwyg = "true";
defparam \core1|A|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \core1|A|data_out[11]~38 (
// Equation(s):
// \core1|A|data_out[11]~38_combout  = (\core1|A|data_out [11] & (!\core1|A|data_out[10]~37 )) # (!\core1|A|data_out [11] & ((\core1|A|data_out[10]~37 ) # (GND)))
// \core1|A|data_out[11]~39  = CARRY((!\core1|A|data_out[10]~37 ) # (!\core1|A|data_out [11]))

	.dataa(\core1|A|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[10]~37 ),
	.combout(\core1|A|data_out[11]~38_combout ),
	.cout(\core1|A|data_out[11]~39 ));
// synopsys translate_off
defparam \core1|A|data_out[11]~38 .lut_mask = 16'h5A5F;
defparam \core1|A|data_out[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneive_lcell_comb \core1|R|data_out[11]~38 (
// Equation(s):
// \core1|R|data_out[11]~38_combout  = (\core1|R|data_out [11] & (!\core1|R|data_out[10]~37 )) # (!\core1|R|data_out [11] & ((\core1|R|data_out[10]~37 ) # (GND)))
// \core1|R|data_out[11]~39  = CARRY((!\core1|R|data_out[10]~37 ) # (!\core1|R|data_out [11]))

	.dataa(\core1|R|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[10]~37 ),
	.combout(\core1|R|data_out[11]~38_combout ),
	.cout(\core1|R|data_out[11]~39 ));
// synopsys translate_off
defparam \core1|R|data_out[11]~38 .lut_mask = 16'h5A5F;
defparam \core1|R|data_out[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N23
dffeas \core1|R|data_out[11] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[11]~38_combout ),
	.asdata(\core1|data_bus|Mux4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[11] .is_wysiwyg = "true";
defparam \core1|R|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \core1|data_bus|Mux4~0 (
// Equation(s):
// \core1|data_bus|Mux4~0_combout  = (\core1|CU|mux_sig [2] & \core1|R|data_out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|mux_sig [2]),
	.datad(\core1|R|data_out [11]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux4~0 .lut_mask = 16'hF000;
defparam \core1|data_bus|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N11
dffeas \core1|PR|data_out[11] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux4~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[11] .is_wysiwyg = "true";
defparam \core1|PR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \core1|B|data_out[11]~38 (
// Equation(s):
// \core1|B|data_out[11]~38_combout  = (\core1|B|data_out [11] & (!\core1|B|data_out[10]~37 )) # (!\core1|B|data_out [11] & ((\core1|B|data_out[10]~37 ) # (GND)))
// \core1|B|data_out[11]~39  = CARRY((!\core1|B|data_out[10]~37 ) # (!\core1|B|data_out [11]))

	.dataa(\core1|B|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[10]~37 ),
	.combout(\core1|B|data_out[11]~38_combout ),
	.cout(\core1|B|data_out[11]~39 ));
// synopsys translate_off
defparam \core1|B|data_out[11]~38 .lut_mask = 16'h5A5F;
defparam \core1|B|data_out[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \core1|B|data_out[11] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[11]~38_combout ),
	.asdata(\core1|data_bus|Mux4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[11] .is_wysiwyg = "true";
defparam \core1|B|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N31
dffeas \core1|CDR|data_out[11] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[11] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N27
dffeas \core1|SR|data_out[11] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[11] .is_wysiwyg = "true";
defparam \core1|SR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \core1|data_bus|Mux4~4 (
// Equation(s):
// \core1|data_bus|Mux4~4_combout  = (\core1|CU|mux_sig [2] & ((\core1|CU|mux_sig [0]) # ((\core1|A|data_out [11])))) # (!\core1|CU|mux_sig [2] & (!\core1|CU|mux_sig [0] & (\core1|SR|data_out [11])))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|CU|mux_sig [0]),
	.datac(\core1|SR|data_out [11]),
	.datad(\core1|A|data_out [11]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux4~4 .lut_mask = 16'hBA98;
defparam \core1|data_bus|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \core1|data_bus|Mux4~5 (
// Equation(s):
// \core1|data_bus|Mux4~5_combout  = (\core1|CU|mux_sig [0] & ((\core1|data_bus|Mux4~4_combout  & (\core1|B|data_out [11])) # (!\core1|data_bus|Mux4~4_combout  & ((\core1|CDR|data_out [11]))))) # (!\core1|CU|mux_sig [0] & (((\core1|data_bus|Mux4~4_combout 
// ))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|B|data_out [11]),
	.datac(\core1|CDR|data_out [11]),
	.datad(\core1|data_bus|Mux4~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux4~5 .lut_mask = 16'hDDA0;
defparam \core1|data_bus|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \core1|C|data_out[11]~38 (
// Equation(s):
// \core1|C|data_out[11]~38_combout  = (\core1|C|data_out [11] & (!\core1|C|data_out[10]~37 )) # (!\core1|C|data_out [11] & ((\core1|C|data_out[10]~37 ) # (GND)))
// \core1|C|data_out[11]~39  = CARRY((!\core1|C|data_out[10]~37 ) # (!\core1|C|data_out [11]))

	.dataa(\core1|C|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[10]~37 ),
	.combout(\core1|C|data_out[11]~38_combout ),
	.cout(\core1|C|data_out[11]~39 ));
// synopsys translate_off
defparam \core1|C|data_out[11]~38 .lut_mask = 16'h5A5F;
defparam \core1|C|data_out[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \core1|C|data_out[11] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[11]~38_combout ),
	.asdata(\core1|data_bus|Mux4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[11] .is_wysiwyg = "true";
defparam \core1|C|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneive_lcell_comb \core1|data_bus|Mux4~1 (
// Equation(s):
// \core1|data_bus|Mux4~1_combout  = (\core1|CU|mux_sig [0] & (((\core1|CU|mux_sig [2])))) # (!\core1|CU|mux_sig [0] & ((\core1|CU|mux_sig [2] & ((\core1|DR|data_out [3]))) # (!\core1|CU|mux_sig [2] & (\core1|C|data_out [11]))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|C|data_out [11]),
	.datac(\core1|DR|data_out [3]),
	.datad(\core1|CU|mux_sig [2]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux4~1 .lut_mask = 16'hFA44;
defparam \core1|data_bus|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneive_lcell_comb \core1|data_bus|Mux4~2 (
// Equation(s):
// \core1|data_bus|Mux4~2_combout  = (\core1|data_bus|Mux4~1_combout  & (((\core1|AC|data_out [3]) # (!\core1|CU|mux_sig [0])))) # (!\core1|data_bus|Mux4~1_combout  & (\core1|AC|data_out [11] & (\core1|CU|mux_sig [0])))

	.dataa(\core1|AC|data_out [11]),
	.datab(\core1|data_bus|Mux4~1_combout ),
	.datac(\core1|CU|mux_sig [0]),
	.datad(\core1|AC|data_out [3]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux4~2 .lut_mask = 16'hEC2C;
defparam \core1|data_bus|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneive_lcell_comb \core1|data_bus|Mux4~3 (
// Equation(s):
// \core1|data_bus|Mux4~3_combout  = (!\core1|CU|mux_sig [1] & \core1|data_bus|Mux4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|mux_sig [1]),
	.datad(\core1|data_bus|Mux4~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux4~3 .lut_mask = 16'h0F00;
defparam \core1|data_bus|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneive_lcell_comb \core1|data_bus|Mux4~6 (
// Equation(s):
// \core1|data_bus|Mux4~6_combout  = (\core1|data_bus|Mux7~2_combout  & (\core1|data_bus|Mux7~1_combout  & ((\core1|data_bus|Mux4~3_combout )))) # (!\core1|data_bus|Mux7~2_combout  & (((\core1|data_bus|Mux4~5_combout )) # (!\core1|data_bus|Mux7~1_combout )))

	.dataa(\core1|data_bus|Mux7~2_combout ),
	.datab(\core1|data_bus|Mux7~1_combout ),
	.datac(\core1|data_bus|Mux4~5_combout ),
	.datad(\core1|data_bus|Mux4~3_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux4~6 .lut_mask = 16'hD951;
defparam \core1|data_bus|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneive_lcell_comb \core1|data_bus|Mux4~7 (
// Equation(s):
// \core1|data_bus|Mux4~7_combout  = (\core1|data_bus|Mux7~0_combout  & ((\core1|data_bus|Mux4~6_combout  & (\core1|data_bus|Mux4~0_combout )) # (!\core1|data_bus|Mux4~6_combout  & ((\core1|PR|data_out [11]))))) # (!\core1|data_bus|Mux7~0_combout  & 
// (((\core1|data_bus|Mux4~6_combout ))))

	.dataa(\core1|data_bus|Mux7~0_combout ),
	.datab(\core1|data_bus|Mux4~0_combout ),
	.datac(\core1|PR|data_out [11]),
	.datad(\core1|data_bus|Mux4~6_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux4~7 .lut_mask = 16'hDDA0;
defparam \core1|data_bus|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \core1|A|data_out[11] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[11]~38_combout ),
	.asdata(\core1|data_bus|Mux4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[11] .is_wysiwyg = "true";
defparam \core1|A|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \core1|A|data_out[12]~40 (
// Equation(s):
// \core1|A|data_out[12]~40_combout  = (\core1|A|data_out [12] & (\core1|A|data_out[11]~39  $ (GND))) # (!\core1|A|data_out [12] & (!\core1|A|data_out[11]~39  & VCC))
// \core1|A|data_out[12]~41  = CARRY((\core1|A|data_out [12] & !\core1|A|data_out[11]~39 ))

	.dataa(gnd),
	.datab(\core1|A|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[11]~39 ),
	.combout(\core1|A|data_out[12]~40_combout ),
	.cout(\core1|A|data_out[12]~41 ));
// synopsys translate_off
defparam \core1|A|data_out[12]~40 .lut_mask = 16'hC30C;
defparam \core1|A|data_out[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N23
dffeas \core1|SR|data_out[12] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[12] .is_wysiwyg = "true";
defparam \core1|SR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \core1|CDR|data_out[12] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[12] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \core1|data_bus|Mux3~4 (
// Equation(s):
// \core1|data_bus|Mux3~4_combout  = (\core1|CU|mux_sig [2] & (\core1|CU|mux_sig [0])) # (!\core1|CU|mux_sig [2] & ((\core1|CU|mux_sig [0] & ((\core1|CDR|data_out [12]))) # (!\core1|CU|mux_sig [0] & (\core1|SR|data_out [12]))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|CU|mux_sig [0]),
	.datac(\core1|SR|data_out [12]),
	.datad(\core1|CDR|data_out [12]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux3~4 .lut_mask = 16'hDC98;
defparam \core1|data_bus|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \core1|B|data_out[12]~40 (
// Equation(s):
// \core1|B|data_out[12]~40_combout  = (\core1|B|data_out [12] & (\core1|B|data_out[11]~39  $ (GND))) # (!\core1|B|data_out [12] & (!\core1|B|data_out[11]~39  & VCC))
// \core1|B|data_out[12]~41  = CARRY((\core1|B|data_out [12] & !\core1|B|data_out[11]~39 ))

	.dataa(gnd),
	.datab(\core1|B|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[11]~39 ),
	.combout(\core1|B|data_out[12]~40_combout ),
	.cout(\core1|B|data_out[12]~41 ));
// synopsys translate_off
defparam \core1|B|data_out[12]~40 .lut_mask = 16'hC30C;
defparam \core1|B|data_out[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N25
dffeas \core1|B|data_out[12] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[12]~40_combout ),
	.asdata(\core1|data_bus|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[12] .is_wysiwyg = "true";
defparam \core1|B|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneive_lcell_comb \core1|data_bus|Mux3~5 (
// Equation(s):
// \core1|data_bus|Mux3~5_combout  = (\core1|data_bus|Mux3~4_combout  & (((\core1|B|data_out [12]) # (!\core1|CU|mux_sig [2])))) # (!\core1|data_bus|Mux3~4_combout  & (\core1|A|data_out [12] & (\core1|CU|mux_sig [2])))

	.dataa(\core1|data_bus|Mux3~4_combout ),
	.datab(\core1|A|data_out [12]),
	.datac(\core1|CU|mux_sig [2]),
	.datad(\core1|B|data_out [12]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux3~5 .lut_mask = 16'hEA4A;
defparam \core1|data_bus|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \core1|C|data_out[12]~40 (
// Equation(s):
// \core1|C|data_out[12]~40_combout  = (\core1|C|data_out [12] & (\core1|C|data_out[11]~39  $ (GND))) # (!\core1|C|data_out [12] & (!\core1|C|data_out[11]~39  & VCC))
// \core1|C|data_out[12]~41  = CARRY((\core1|C|data_out [12] & !\core1|C|data_out[11]~39 ))

	.dataa(gnd),
	.datab(\core1|C|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[11]~39 ),
	.combout(\core1|C|data_out[12]~40_combout ),
	.cout(\core1|C|data_out[12]~41 ));
// synopsys translate_off
defparam \core1|C|data_out[12]~40 .lut_mask = 16'hC30C;
defparam \core1|C|data_out[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \core1|C|data_out[12] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[12]~40_combout ),
	.asdata(\core1|data_bus|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[12] .is_wysiwyg = "true";
defparam \core1|C|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \core1|data_bus|Mux3~1 (
// Equation(s):
// \core1|data_bus|Mux3~1_combout  = (\core1|CU|mux_sig [0] & (((\core1|CU|mux_sig [2]) # (\core1|AC|data_out [12])))) # (!\core1|CU|mux_sig [0] & (\core1|C|data_out [12] & (!\core1|CU|mux_sig [2])))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|C|data_out [12]),
	.datac(\core1|CU|mux_sig [2]),
	.datad(\core1|AC|data_out [12]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux3~1 .lut_mask = 16'hAEA4;
defparam \core1|data_bus|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \core1|data_bus|Mux3~2 (
// Equation(s):
// \core1|data_bus|Mux3~2_combout  = (\core1|CU|mux_sig [2] & ((\core1|data_bus|Mux3~1_combout  & ((\core1|AC|data_out [4]))) # (!\core1|data_bus|Mux3~1_combout  & (\core1|DR|data_out [4])))) # (!\core1|CU|mux_sig [2] & (((\core1|data_bus|Mux3~1_combout ))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|DR|data_out [4]),
	.datac(\core1|AC|data_out [4]),
	.datad(\core1|data_bus|Mux3~1_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux3~2 .lut_mask = 16'hF588;
defparam \core1|data_bus|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \core1|data_bus|Mux3~3 (
// Equation(s):
// \core1|data_bus|Mux3~3_combout  = (!\core1|CU|mux_sig [1] & \core1|data_bus|Mux3~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|mux_sig [1]),
	.datad(\core1|data_bus|Mux3~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux3~3 .lut_mask = 16'h0F00;
defparam \core1|data_bus|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \core1|data_bus|Mux3~6 (
// Equation(s):
// \core1|data_bus|Mux3~6_combout  = (\core1|data_bus|Mux7~1_combout  & ((\core1|data_bus|Mux7~2_combout  & ((\core1|data_bus|Mux3~3_combout ))) # (!\core1|data_bus|Mux7~2_combout  & (\core1|data_bus|Mux3~5_combout )))) # (!\core1|data_bus|Mux7~1_combout  & 
// (((!\core1|data_bus|Mux7~2_combout ))))

	.dataa(\core1|data_bus|Mux3~5_combout ),
	.datab(\core1|data_bus|Mux3~3_combout ),
	.datac(\core1|data_bus|Mux7~1_combout ),
	.datad(\core1|data_bus|Mux7~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux3~6 .lut_mask = 16'hC0AF;
defparam \core1|data_bus|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N15
dffeas \core1|PR|data_out[12] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[12] .is_wysiwyg = "true";
defparam \core1|PR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneive_lcell_comb \core1|R|data_out[12]~40 (
// Equation(s):
// \core1|R|data_out[12]~40_combout  = (\core1|R|data_out [12] & (\core1|R|data_out[11]~39  $ (GND))) # (!\core1|R|data_out [12] & (!\core1|R|data_out[11]~39  & VCC))
// \core1|R|data_out[12]~41  = CARRY((\core1|R|data_out [12] & !\core1|R|data_out[11]~39 ))

	.dataa(gnd),
	.datab(\core1|R|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[11]~39 ),
	.combout(\core1|R|data_out[12]~40_combout ),
	.cout(\core1|R|data_out[12]~41 ));
// synopsys translate_off
defparam \core1|R|data_out[12]~40 .lut_mask = 16'hC30C;
defparam \core1|R|data_out[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N25
dffeas \core1|R|data_out[12] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[12]~40_combout ),
	.asdata(\core1|data_bus|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[12] .is_wysiwyg = "true";
defparam \core1|R|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneive_lcell_comb \core1|data_bus|Mux3~0 (
// Equation(s):
// \core1|data_bus|Mux3~0_combout  = (\core1|CU|mux_sig [2] & \core1|R|data_out [12])

	.dataa(\core1|CU|mux_sig [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|R|data_out [12]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux3~0 .lut_mask = 16'hAA00;
defparam \core1|data_bus|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneive_lcell_comb \core1|data_bus|Mux3~7 (
// Equation(s):
// \core1|data_bus|Mux3~7_combout  = (\core1|data_bus|Mux7~0_combout  & ((\core1|data_bus|Mux3~6_combout  & ((\core1|data_bus|Mux3~0_combout ))) # (!\core1|data_bus|Mux3~6_combout  & (\core1|PR|data_out [12])))) # (!\core1|data_bus|Mux7~0_combout  & 
// (\core1|data_bus|Mux3~6_combout ))

	.dataa(\core1|data_bus|Mux7~0_combout ),
	.datab(\core1|data_bus|Mux3~6_combout ),
	.datac(\core1|PR|data_out [12]),
	.datad(\core1|data_bus|Mux3~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux3~7 .lut_mask = 16'hEC64;
defparam \core1|data_bus|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \core1|A|data_out[12] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[12]~40_combout ),
	.asdata(\core1|data_bus|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[12] .is_wysiwyg = "true";
defparam \core1|A|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \core1|A|data_out[13]~42 (
// Equation(s):
// \core1|A|data_out[13]~42_combout  = (\core1|A|data_out [13] & (!\core1|A|data_out[12]~41 )) # (!\core1|A|data_out [13] & ((\core1|A|data_out[12]~41 ) # (GND)))
// \core1|A|data_out[13]~43  = CARRY((!\core1|A|data_out[12]~41 ) # (!\core1|A|data_out [13]))

	.dataa(\core1|A|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[12]~41 ),
	.combout(\core1|A|data_out[13]~42_combout ),
	.cout(\core1|A|data_out[13]~43 ));
// synopsys translate_off
defparam \core1|A|data_out[13]~42 .lut_mask = 16'h5A5F;
defparam \core1|A|data_out[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \core1|C|data_out[13]~42 (
// Equation(s):
// \core1|C|data_out[13]~42_combout  = (\core1|C|data_out [13] & (!\core1|C|data_out[12]~41 )) # (!\core1|C|data_out [13] & ((\core1|C|data_out[12]~41 ) # (GND)))
// \core1|C|data_out[13]~43  = CARRY((!\core1|C|data_out[12]~41 ) # (!\core1|C|data_out [13]))

	.dataa(\core1|C|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[12]~41 ),
	.combout(\core1|C|data_out[13]~42_combout ),
	.cout(\core1|C|data_out[13]~43 ));
// synopsys translate_off
defparam \core1|C|data_out[13]~42 .lut_mask = 16'h5A5F;
defparam \core1|C|data_out[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \core1|C|data_out[13] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[13]~42_combout ),
	.asdata(\core1|data_bus|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[13] .is_wysiwyg = "true";
defparam \core1|C|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneive_lcell_comb \core1|data_bus|Mux2~1 (
// Equation(s):
// \core1|data_bus|Mux2~1_combout  = (\core1|CU|mux_sig [2] & (((\core1|DR|data_out [5]) # (\core1|CU|mux_sig [0])))) # (!\core1|CU|mux_sig [2] & (\core1|C|data_out [13] & ((!\core1|CU|mux_sig [0]))))

	.dataa(\core1|C|data_out [13]),
	.datab(\core1|DR|data_out [5]),
	.datac(\core1|CU|mux_sig [2]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux2~1 .lut_mask = 16'hF0CA;
defparam \core1|data_bus|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneive_lcell_comb \core1|data_bus|Mux2~2 (
// Equation(s):
// \core1|data_bus|Mux2~2_combout  = (\core1|CU|mux_sig [0] & ((\core1|data_bus|Mux2~1_combout  & (\core1|AC|data_out [5])) # (!\core1|data_bus|Mux2~1_combout  & ((\core1|AC|data_out [13]))))) # (!\core1|CU|mux_sig [0] & (\core1|data_bus|Mux2~1_combout ))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|data_bus|Mux2~1_combout ),
	.datac(\core1|AC|data_out [5]),
	.datad(\core1|AC|data_out [13]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux2~2 .lut_mask = 16'hE6C4;
defparam \core1|data_bus|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneive_lcell_comb \core1|data_bus|Mux2~3 (
// Equation(s):
// \core1|data_bus|Mux2~3_combout  = (!\core1|CU|mux_sig [1] & \core1|data_bus|Mux2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|mux_sig [1]),
	.datad(\core1|data_bus|Mux2~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux2~3 .lut_mask = 16'h0F00;
defparam \core1|data_bus|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N27
dffeas \core1|SR|data_out[13] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[13] .is_wysiwyg = "true";
defparam \core1|SR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \core1|data_bus|Mux2~4 (
// Equation(s):
// \core1|data_bus|Mux2~4_combout  = (\core1|CU|mux_sig [0] & (\core1|CU|mux_sig [2])) # (!\core1|CU|mux_sig [0] & ((\core1|CU|mux_sig [2] & ((\core1|A|data_out [13]))) # (!\core1|CU|mux_sig [2] & (\core1|SR|data_out [13]))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|SR|data_out [13]),
	.datad(\core1|A|data_out [13]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux2~4 .lut_mask = 16'hDC98;
defparam \core1|data_bus|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \core1|B|data_out[13]~42 (
// Equation(s):
// \core1|B|data_out[13]~42_combout  = (\core1|B|data_out [13] & (!\core1|B|data_out[12]~41 )) # (!\core1|B|data_out [13] & ((\core1|B|data_out[12]~41 ) # (GND)))
// \core1|B|data_out[13]~43  = CARRY((!\core1|B|data_out[12]~41 ) # (!\core1|B|data_out [13]))

	.dataa(\core1|B|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[12]~41 ),
	.combout(\core1|B|data_out[13]~42_combout ),
	.cout(\core1|B|data_out[13]~43 ));
// synopsys translate_off
defparam \core1|B|data_out[13]~42 .lut_mask = 16'h5A5F;
defparam \core1|B|data_out[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N27
dffeas \core1|B|data_out[13] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[13]~42_combout ),
	.asdata(\core1|data_bus|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[13] .is_wysiwyg = "true";
defparam \core1|B|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N1
dffeas \core1|CDR|data_out[13] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[13] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \core1|data_bus|Mux2~5 (
// Equation(s):
// \core1|data_bus|Mux2~5_combout  = (\core1|data_bus|Mux2~4_combout  & ((\core1|B|data_out [13]) # ((!\core1|CU|mux_sig [0])))) # (!\core1|data_bus|Mux2~4_combout  & (((\core1|CDR|data_out [13] & \core1|CU|mux_sig [0]))))

	.dataa(\core1|data_bus|Mux2~4_combout ),
	.datab(\core1|B|data_out [13]),
	.datac(\core1|CDR|data_out [13]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux2~5 .lut_mask = 16'hD8AA;
defparam \core1|data_bus|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \core1|data_bus|Mux2~6 (
// Equation(s):
// \core1|data_bus|Mux2~6_combout  = (\core1|data_bus|Mux7~2_combout  & (\core1|data_bus|Mux7~1_combout  & (\core1|data_bus|Mux2~3_combout ))) # (!\core1|data_bus|Mux7~2_combout  & (((\core1|data_bus|Mux2~5_combout )) # (!\core1|data_bus|Mux7~1_combout )))

	.dataa(\core1|data_bus|Mux7~2_combout ),
	.datab(\core1|data_bus|Mux7~1_combout ),
	.datac(\core1|data_bus|Mux2~3_combout ),
	.datad(\core1|data_bus|Mux2~5_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux2~6 .lut_mask = 16'hD591;
defparam \core1|data_bus|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N1
dffeas \core1|PR|data_out[13] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[13] .is_wysiwyg = "true";
defparam \core1|PR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \core1|R|data_out[13]~42 (
// Equation(s):
// \core1|R|data_out[13]~42_combout  = (\core1|R|data_out [13] & (!\core1|R|data_out[12]~41 )) # (!\core1|R|data_out [13] & ((\core1|R|data_out[12]~41 ) # (GND)))
// \core1|R|data_out[13]~43  = CARRY((!\core1|R|data_out[12]~41 ) # (!\core1|R|data_out [13]))

	.dataa(\core1|R|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[12]~41 ),
	.combout(\core1|R|data_out[13]~42_combout ),
	.cout(\core1|R|data_out[13]~43 ));
// synopsys translate_off
defparam \core1|R|data_out[13]~42 .lut_mask = 16'h5A5F;
defparam \core1|R|data_out[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N27
dffeas \core1|R|data_out[13] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[13]~42_combout ),
	.asdata(\core1|data_bus|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[13] .is_wysiwyg = "true";
defparam \core1|R|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneive_lcell_comb \core1|data_bus|Mux2~0 (
// Equation(s):
// \core1|data_bus|Mux2~0_combout  = (\core1|CU|mux_sig [2] & \core1|R|data_out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|mux_sig [2]),
	.datad(\core1|R|data_out [13]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux2~0 .lut_mask = 16'hF000;
defparam \core1|data_bus|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneive_lcell_comb \core1|data_bus|Mux2~7 (
// Equation(s):
// \core1|data_bus|Mux2~7_combout  = (\core1|data_bus|Mux7~0_combout  & ((\core1|data_bus|Mux2~6_combout  & ((\core1|data_bus|Mux2~0_combout ))) # (!\core1|data_bus|Mux2~6_combout  & (\core1|PR|data_out [13])))) # (!\core1|data_bus|Mux7~0_combout  & 
// (\core1|data_bus|Mux2~6_combout ))

	.dataa(\core1|data_bus|Mux7~0_combout ),
	.datab(\core1|data_bus|Mux2~6_combout ),
	.datac(\core1|PR|data_out [13]),
	.datad(\core1|data_bus|Mux2~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux2~7 .lut_mask = 16'hEC64;
defparam \core1|data_bus|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \core1|A|data_out[13] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[13]~42_combout ),
	.asdata(\core1|data_bus|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[13] .is_wysiwyg = "true";
defparam \core1|A|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \core1|A|data_out[14]~45 (
// Equation(s):
// \core1|A|data_out[14]~45_combout  = (\core1|A|data_out [14] & (\core1|A|data_out[13]~43  $ (GND))) # (!\core1|A|data_out [14] & (!\core1|A|data_out[13]~43  & VCC))
// \core1|A|data_out[14]~46  = CARRY((\core1|A|data_out [14] & !\core1|A|data_out[13]~43 ))

	.dataa(gnd),
	.datab(\core1|A|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|A|data_out[13]~43 ),
	.combout(\core1|A|data_out[14]~45_combout ),
	.cout(\core1|A|data_out[14]~46 ));
// synopsys translate_off
defparam \core1|A|data_out[14]~45 .lut_mask = 16'hC30C;
defparam \core1|A|data_out[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \core1|A|data_out[14] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[14]~45_combout ),
	.asdata(\core1|data_bus|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[14] .is_wysiwyg = "true";
defparam \core1|A|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \core1|data_bus|Mux1~4 (
// Equation(s):
// \core1|data_bus|Mux1~4_combout  = (\core1|CU|mux_sig [0] & (\core1|CU|mux_sig [2])) # (!\core1|CU|mux_sig [0] & ((\core1|CU|mux_sig [2] & ((\core1|A|data_out [14]))) # (!\core1|CU|mux_sig [2] & (\core1|SR|data_out [14]))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|SR|data_out [14]),
	.datad(\core1|A|data_out [14]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux1~4 .lut_mask = 16'hDC98;
defparam \core1|data_bus|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \core1|B|data_out[14]~45 (
// Equation(s):
// \core1|B|data_out[14]~45_combout  = (\core1|B|data_out [14] & (\core1|B|data_out[13]~43  $ (GND))) # (!\core1|B|data_out [14] & (!\core1|B|data_out[13]~43  & VCC))
// \core1|B|data_out[14]~46  = CARRY((\core1|B|data_out [14] & !\core1|B|data_out[13]~43 ))

	.dataa(gnd),
	.datab(\core1|B|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|B|data_out[13]~43 ),
	.combout(\core1|B|data_out[14]~45_combout ),
	.cout(\core1|B|data_out[14]~46 ));
// synopsys translate_off
defparam \core1|B|data_out[14]~45 .lut_mask = 16'hC30C;
defparam \core1|B|data_out[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \core1|B|data_out[14] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[14]~45_combout ),
	.asdata(\core1|data_bus|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[14] .is_wysiwyg = "true";
defparam \core1|B|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N5
dffeas \core1|CDR|data_out[14] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[14] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \core1|data_bus|Mux1~5 (
// Equation(s):
// \core1|data_bus|Mux1~5_combout  = (\core1|data_bus|Mux1~4_combout  & ((\core1|B|data_out [14]) # ((!\core1|CU|mux_sig [0])))) # (!\core1|data_bus|Mux1~4_combout  & (((\core1|CDR|data_out [14] & \core1|CU|mux_sig [0]))))

	.dataa(\core1|data_bus|Mux1~4_combout ),
	.datab(\core1|B|data_out [14]),
	.datac(\core1|CDR|data_out [14]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux1~5 .lut_mask = 16'hD8AA;
defparam \core1|data_bus|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \core1|C|data_out[14]~45 (
// Equation(s):
// \core1|C|data_out[14]~45_combout  = (\core1|C|data_out [14] & (\core1|C|data_out[13]~43  $ (GND))) # (!\core1|C|data_out [14] & (!\core1|C|data_out[13]~43  & VCC))
// \core1|C|data_out[14]~46  = CARRY((\core1|C|data_out [14] & !\core1|C|data_out[13]~43 ))

	.dataa(gnd),
	.datab(\core1|C|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[13]~43 ),
	.combout(\core1|C|data_out[14]~45_combout ),
	.cout(\core1|C|data_out[14]~46 ));
// synopsys translate_off
defparam \core1|C|data_out[14]~45 .lut_mask = 16'hC30C;
defparam \core1|C|data_out[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \core1|C|data_out[14] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[14]~45_combout ),
	.asdata(\core1|data_bus|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[14] .is_wysiwyg = "true";
defparam \core1|C|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \core1|data_bus|Mux1~1 (
// Equation(s):
// \core1|data_bus|Mux1~1_combout  = (\core1|CU|mux_sig [2] & (((\core1|CU|mux_sig [0])))) # (!\core1|CU|mux_sig [2] & ((\core1|CU|mux_sig [0] & (\core1|AC|data_out [14])) # (!\core1|CU|mux_sig [0] & ((\core1|C|data_out [14])))))

	.dataa(\core1|AC|data_out [14]),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|C|data_out [14]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux1~1 .lut_mask = 16'hEE30;
defparam \core1|data_bus|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneive_lcell_comb \core1|data_bus|Mux1~2 (
// Equation(s):
// \core1|data_bus|Mux1~2_combout  = (\core1|data_bus|Mux1~1_combout  & (((\core1|AC|data_out [6]) # (!\core1|CU|mux_sig [2])))) # (!\core1|data_bus|Mux1~1_combout  & (\core1|DR|data_out [6] & (\core1|CU|mux_sig [2])))

	.dataa(\core1|data_bus|Mux1~1_combout ),
	.datab(\core1|DR|data_out [6]),
	.datac(\core1|CU|mux_sig [2]),
	.datad(\core1|AC|data_out [6]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux1~2 .lut_mask = 16'hEA4A;
defparam \core1|data_bus|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneive_lcell_comb \core1|data_bus|Mux1~3 (
// Equation(s):
// \core1|data_bus|Mux1~3_combout  = (!\core1|CU|mux_sig [1] & \core1|data_bus|Mux1~2_combout )

	.dataa(gnd),
	.datab(\core1|CU|mux_sig [1]),
	.datac(gnd),
	.datad(\core1|data_bus|Mux1~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux1~3 .lut_mask = 16'h3300;
defparam \core1|data_bus|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_lcell_comb \core1|data_bus|Mux1~6 (
// Equation(s):
// \core1|data_bus|Mux1~6_combout  = (\core1|data_bus|Mux7~1_combout  & ((\core1|data_bus|Mux7~2_combout  & ((\core1|data_bus|Mux1~3_combout ))) # (!\core1|data_bus|Mux7~2_combout  & (\core1|data_bus|Mux1~5_combout )))) # (!\core1|data_bus|Mux7~1_combout  & 
// (((!\core1|data_bus|Mux7~2_combout ))))

	.dataa(\core1|data_bus|Mux1~5_combout ),
	.datab(\core1|data_bus|Mux7~1_combout ),
	.datac(\core1|data_bus|Mux1~3_combout ),
	.datad(\core1|data_bus|Mux7~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux1~6 .lut_mask = 16'hC0BB;
defparam \core1|data_bus|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N13
dffeas \core1|PR|data_out[14] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[14] .is_wysiwyg = "true";
defparam \core1|PR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneive_lcell_comb \core1|R|data_out[14]~45 (
// Equation(s):
// \core1|R|data_out[14]~45_combout  = (\core1|R|data_out [14] & (\core1|R|data_out[13]~43  $ (GND))) # (!\core1|R|data_out [14] & (!\core1|R|data_out[13]~43  & VCC))
// \core1|R|data_out[14]~46  = CARRY((\core1|R|data_out [14] & !\core1|R|data_out[13]~43 ))

	.dataa(gnd),
	.datab(\core1|R|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|R|data_out[13]~43 ),
	.combout(\core1|R|data_out[14]~45_combout ),
	.cout(\core1|R|data_out[14]~46 ));
// synopsys translate_off
defparam \core1|R|data_out[14]~45 .lut_mask = 16'hC30C;
defparam \core1|R|data_out[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N29
dffeas \core1|R|data_out[14] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[14]~45_combout ),
	.asdata(\core1|data_bus|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[14] .is_wysiwyg = "true";
defparam \core1|R|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneive_lcell_comb \core1|data_bus|Mux1~0 (
// Equation(s):
// \core1|data_bus|Mux1~0_combout  = (\core1|R|data_out [14] & \core1|CU|mux_sig [2])

	.dataa(\core1|R|data_out [14]),
	.datab(gnd),
	.datac(\core1|CU|mux_sig [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\core1|data_bus|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux1~0 .lut_mask = 16'hA0A0;
defparam \core1|data_bus|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \core1|data_bus|Mux1~7 (
// Equation(s):
// \core1|data_bus|Mux1~7_combout  = (\core1|data_bus|Mux7~0_combout  & ((\core1|data_bus|Mux1~6_combout  & ((\core1|data_bus|Mux1~0_combout ))) # (!\core1|data_bus|Mux1~6_combout  & (\core1|PR|data_out [14])))) # (!\core1|data_bus|Mux7~0_combout  & 
// (\core1|data_bus|Mux1~6_combout ))

	.dataa(\core1|data_bus|Mux7~0_combout ),
	.datab(\core1|data_bus|Mux1~6_combout ),
	.datac(\core1|PR|data_out [14]),
	.datad(\core1|data_bus|Mux1~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux1~7 .lut_mask = 16'hEC64;
defparam \core1|data_bus|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneive_lcell_comb \core1|ALU_ins|Add0~14 (
// Equation(s):
// \core1|ALU_ins|Add0~14_combout  = \core1|CU|alu_sig [0] $ (\core1|data_bus|Mux1~7_combout )

	.dataa(\core1|CU|alu_sig [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|data_bus|Mux1~7_combout ),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~14 .lut_mask = 16'h55AA;
defparam \core1|ALU_ins|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneive_lcell_comb \core1|ALU_ins|Add0~0 (
// Equation(s):
// \core1|ALU_ins|Add0~0_combout  = \core1|data_bus|Mux2~7_combout  $ (\core1|CU|alu_sig [0])

	.dataa(gnd),
	.datab(\core1|data_bus|Mux2~7_combout ),
	.datac(gnd),
	.datad(\core1|CU|alu_sig [0]),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~0 .lut_mask = 16'h33CC;
defparam \core1|ALU_ins|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneive_lcell_comb \core1|ALU_ins|Add0~1 (
// Equation(s):
// \core1|ALU_ins|Add0~1_combout  = \core1|CU|alu_sig [0] $ (\core1|data_bus|Mux3~7_combout )

	.dataa(\core1|CU|alu_sig [0]),
	.datab(gnd),
	.datac(\core1|data_bus|Mux3~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~1 .lut_mask = 16'h5A5A;
defparam \core1|ALU_ins|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneive_lcell_comb \core1|ALU_ins|Add0~2 (
// Equation(s):
// \core1|ALU_ins|Add0~2_combout  = \core1|data_bus|Mux4~7_combout  $ (\core1|CU|alu_sig [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|data_bus|Mux4~7_combout ),
	.datad(\core1|CU|alu_sig [0]),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~2 .lut_mask = 16'h0FF0;
defparam \core1|ALU_ins|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneive_lcell_comb \core1|ALU_ins|Add0~3 (
// Equation(s):
// \core1|ALU_ins|Add0~3_combout  = \core1|data_bus|Mux5~7_combout  $ (\core1|CU|alu_sig [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|data_bus|Mux5~7_combout ),
	.datad(\core1|CU|alu_sig [0]),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~3 .lut_mask = 16'h0FF0;
defparam \core1|ALU_ins|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneive_lcell_comb \core1|ALU_ins|out[6]~30 (
// Equation(s):
// \core1|ALU_ins|out[6]~30_combout  = (\core1|AC|data_out [6] & ((\core1|ALU_ins|Add0~7_combout  & (\core1|ALU_ins|out[5]~29  & VCC)) # (!\core1|ALU_ins|Add0~7_combout  & (!\core1|ALU_ins|out[5]~29 )))) # (!\core1|AC|data_out [6] & 
// ((\core1|ALU_ins|Add0~7_combout  & (!\core1|ALU_ins|out[5]~29 )) # (!\core1|ALU_ins|Add0~7_combout  & ((\core1|ALU_ins|out[5]~29 ) # (GND)))))
// \core1|ALU_ins|out[6]~31  = CARRY((\core1|AC|data_out [6] & (!\core1|ALU_ins|Add0~7_combout  & !\core1|ALU_ins|out[5]~29 )) # (!\core1|AC|data_out [6] & ((!\core1|ALU_ins|out[5]~29 ) # (!\core1|ALU_ins|Add0~7_combout ))))

	.dataa(\core1|AC|data_out [6]),
	.datab(\core1|ALU_ins|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[5]~29 ),
	.combout(\core1|ALU_ins|out[6]~30_combout ),
	.cout(\core1|ALU_ins|out[6]~31 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[6]~30 .lut_mask = 16'h9617;
defparam \core1|ALU_ins|out[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneive_lcell_comb \core1|ALU_ins|out[7]~32 (
// Equation(s):
// \core1|ALU_ins|out[7]~32_combout  = ((\core1|AC|data_out [7] $ (\core1|ALU_ins|Add0~6_combout  $ (!\core1|ALU_ins|out[6]~31 )))) # (GND)
// \core1|ALU_ins|out[7]~33  = CARRY((\core1|AC|data_out [7] & ((\core1|ALU_ins|Add0~6_combout ) # (!\core1|ALU_ins|out[6]~31 ))) # (!\core1|AC|data_out [7] & (\core1|ALU_ins|Add0~6_combout  & !\core1|ALU_ins|out[6]~31 )))

	.dataa(\core1|AC|data_out [7]),
	.datab(\core1|ALU_ins|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[6]~31 ),
	.combout(\core1|ALU_ins|out[7]~32_combout ),
	.cout(\core1|ALU_ins|out[7]~33 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[7]~32 .lut_mask = 16'h698E;
defparam \core1|ALU_ins|out[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneive_lcell_comb \core1|ALU_ins|out[8]~34 (
// Equation(s):
// \core1|ALU_ins|out[8]~34_combout  = (\core1|ALU_ins|Add0~5_combout  & ((\core1|AC|data_out [8] & (\core1|ALU_ins|out[7]~33  & VCC)) # (!\core1|AC|data_out [8] & (!\core1|ALU_ins|out[7]~33 )))) # (!\core1|ALU_ins|Add0~5_combout  & ((\core1|AC|data_out [8] 
// & (!\core1|ALU_ins|out[7]~33 )) # (!\core1|AC|data_out [8] & ((\core1|ALU_ins|out[7]~33 ) # (GND)))))
// \core1|ALU_ins|out[8]~35  = CARRY((\core1|ALU_ins|Add0~5_combout  & (!\core1|AC|data_out [8] & !\core1|ALU_ins|out[7]~33 )) # (!\core1|ALU_ins|Add0~5_combout  & ((!\core1|ALU_ins|out[7]~33 ) # (!\core1|AC|data_out [8]))))

	.dataa(\core1|ALU_ins|Add0~5_combout ),
	.datab(\core1|AC|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[7]~33 ),
	.combout(\core1|ALU_ins|out[8]~34_combout ),
	.cout(\core1|ALU_ins|out[8]~35 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[8]~34 .lut_mask = 16'h9617;
defparam \core1|ALU_ins|out[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneive_lcell_comb \core1|ALU_ins|out[9]~36 (
// Equation(s):
// \core1|ALU_ins|out[9]~36_combout  = ((\core1|ALU_ins|Add0~4_combout  $ (\core1|AC|data_out [9] $ (!\core1|ALU_ins|out[8]~35 )))) # (GND)
// \core1|ALU_ins|out[9]~37  = CARRY((\core1|ALU_ins|Add0~4_combout  & ((\core1|AC|data_out [9]) # (!\core1|ALU_ins|out[8]~35 ))) # (!\core1|ALU_ins|Add0~4_combout  & (\core1|AC|data_out [9] & !\core1|ALU_ins|out[8]~35 )))

	.dataa(\core1|ALU_ins|Add0~4_combout ),
	.datab(\core1|AC|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[8]~35 ),
	.combout(\core1|ALU_ins|out[9]~36_combout ),
	.cout(\core1|ALU_ins|out[9]~37 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[9]~36 .lut_mask = 16'h698E;
defparam \core1|ALU_ins|out[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneive_lcell_comb \core1|ALU_ins|out[10]~38 (
// Equation(s):
// \core1|ALU_ins|out[10]~38_combout  = (\core1|AC|data_out [10] & ((\core1|ALU_ins|Add0~3_combout  & (\core1|ALU_ins|out[9]~37  & VCC)) # (!\core1|ALU_ins|Add0~3_combout  & (!\core1|ALU_ins|out[9]~37 )))) # (!\core1|AC|data_out [10] & 
// ((\core1|ALU_ins|Add0~3_combout  & (!\core1|ALU_ins|out[9]~37 )) # (!\core1|ALU_ins|Add0~3_combout  & ((\core1|ALU_ins|out[9]~37 ) # (GND)))))
// \core1|ALU_ins|out[10]~39  = CARRY((\core1|AC|data_out [10] & (!\core1|ALU_ins|Add0~3_combout  & !\core1|ALU_ins|out[9]~37 )) # (!\core1|AC|data_out [10] & ((!\core1|ALU_ins|out[9]~37 ) # (!\core1|ALU_ins|Add0~3_combout ))))

	.dataa(\core1|AC|data_out [10]),
	.datab(\core1|ALU_ins|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[9]~37 ),
	.combout(\core1|ALU_ins|out[10]~38_combout ),
	.cout(\core1|ALU_ins|out[10]~39 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[10]~38 .lut_mask = 16'h9617;
defparam \core1|ALU_ins|out[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneive_lcell_comb \core1|ALU_ins|out[11]~40 (
// Equation(s):
// \core1|ALU_ins|out[11]~40_combout  = ((\core1|ALU_ins|Add0~2_combout  $ (\core1|AC|data_out [11] $ (!\core1|ALU_ins|out[10]~39 )))) # (GND)
// \core1|ALU_ins|out[11]~41  = CARRY((\core1|ALU_ins|Add0~2_combout  & ((\core1|AC|data_out [11]) # (!\core1|ALU_ins|out[10]~39 ))) # (!\core1|ALU_ins|Add0~2_combout  & (\core1|AC|data_out [11] & !\core1|ALU_ins|out[10]~39 )))

	.dataa(\core1|ALU_ins|Add0~2_combout ),
	.datab(\core1|AC|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[10]~39 ),
	.combout(\core1|ALU_ins|out[11]~40_combout ),
	.cout(\core1|ALU_ins|out[11]~41 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[11]~40 .lut_mask = 16'h698E;
defparam \core1|ALU_ins|out[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneive_lcell_comb \core1|ALU_ins|out[12]~42 (
// Equation(s):
// \core1|ALU_ins|out[12]~42_combout  = (\core1|AC|data_out [12] & ((\core1|ALU_ins|Add0~1_combout  & (\core1|ALU_ins|out[11]~41  & VCC)) # (!\core1|ALU_ins|Add0~1_combout  & (!\core1|ALU_ins|out[11]~41 )))) # (!\core1|AC|data_out [12] & 
// ((\core1|ALU_ins|Add0~1_combout  & (!\core1|ALU_ins|out[11]~41 )) # (!\core1|ALU_ins|Add0~1_combout  & ((\core1|ALU_ins|out[11]~41 ) # (GND)))))
// \core1|ALU_ins|out[12]~43  = CARRY((\core1|AC|data_out [12] & (!\core1|ALU_ins|Add0~1_combout  & !\core1|ALU_ins|out[11]~41 )) # (!\core1|AC|data_out [12] & ((!\core1|ALU_ins|out[11]~41 ) # (!\core1|ALU_ins|Add0~1_combout ))))

	.dataa(\core1|AC|data_out [12]),
	.datab(\core1|ALU_ins|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[11]~41 ),
	.combout(\core1|ALU_ins|out[12]~42_combout ),
	.cout(\core1|ALU_ins|out[12]~43 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[12]~42 .lut_mask = 16'h9617;
defparam \core1|ALU_ins|out[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneive_lcell_comb \core1|ALU_ins|out[13]~44 (
// Equation(s):
// \core1|ALU_ins|out[13]~44_combout  = ((\core1|AC|data_out [13] $ (\core1|ALU_ins|Add0~0_combout  $ (!\core1|ALU_ins|out[12]~43 )))) # (GND)
// \core1|ALU_ins|out[13]~45  = CARRY((\core1|AC|data_out [13] & ((\core1|ALU_ins|Add0~0_combout ) # (!\core1|ALU_ins|out[12]~43 ))) # (!\core1|AC|data_out [13] & (\core1|ALU_ins|Add0~0_combout  & !\core1|ALU_ins|out[12]~43 )))

	.dataa(\core1|AC|data_out [13]),
	.datab(\core1|ALU_ins|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[12]~43 ),
	.combout(\core1|ALU_ins|out[13]~44_combout ),
	.cout(\core1|ALU_ins|out[13]~45 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[13]~44 .lut_mask = 16'h698E;
defparam \core1|ALU_ins|out[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneive_lcell_comb \core1|ALU_ins|out[14]~47 (
// Equation(s):
// \core1|ALU_ins|out[14]~47_combout  = (\core1|ALU_ins|Add0~14_combout  & ((\core1|AC|data_out [14] & (\core1|ALU_ins|out[13]~45  & VCC)) # (!\core1|AC|data_out [14] & (!\core1|ALU_ins|out[13]~45 )))) # (!\core1|ALU_ins|Add0~14_combout  & 
// ((\core1|AC|data_out [14] & (!\core1|ALU_ins|out[13]~45 )) # (!\core1|AC|data_out [14] & ((\core1|ALU_ins|out[13]~45 ) # (GND)))))
// \core1|ALU_ins|out[14]~48  = CARRY((\core1|ALU_ins|Add0~14_combout  & (!\core1|AC|data_out [14] & !\core1|ALU_ins|out[13]~45 )) # (!\core1|ALU_ins|Add0~14_combout  & ((!\core1|ALU_ins|out[13]~45 ) # (!\core1|AC|data_out [14]))))

	.dataa(\core1|ALU_ins|Add0~14_combout ),
	.datab(\core1|AC|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|ALU_ins|out[13]~45 ),
	.combout(\core1|ALU_ins|out[14]~47_combout ),
	.cout(\core1|ALU_ins|out[14]~48 ));
// synopsys translate_off
defparam \core1|ALU_ins|out[14]~47 .lut_mask = 16'h9617;
defparam \core1|ALU_ins|out[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneive_lcell_comb \core1|AC|Add0~62 (
// Equation(s):
// \core1|AC|Add0~62_combout  = \core1|AC|Add0~61  $ (\core1|AC|data_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|AC|data_out [15]),
	.cin(\core1|AC|Add0~61 ),
	.combout(\core1|AC|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~62 .lut_mask = 16'h0FF0;
defparam \core1|AC|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneive_lcell_comb \core1|AC|Add0~68 (
// Equation(s):
// \core1|AC|Add0~68_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [1] & \core1|AC|Add0~62_combout )))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|AC|Add0~62_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~68 .lut_mask = 16'h4000;
defparam \core1|AC|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneive_lcell_comb \core1|R|data_out[15]~47 (
// Equation(s):
// \core1|R|data_out[15]~47_combout  = \core1|R|data_out [15] $ (\core1|R|data_out[14]~46 )

	.dataa(\core1|R|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\core1|R|data_out[14]~46 ),
	.combout(\core1|R|data_out[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core1|R|data_out[15]~47 .lut_mask = 16'h5A5A;
defparam \core1|R|data_out[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N31
dffeas \core1|R|data_out[15] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|R|data_out[15]~47_combout ),
	.asdata(\core1|data_bus|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~4_combout ),
	.ena(\core1|R|data_out[1]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|R|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|R|data_out[15] .is_wysiwyg = "true";
defparam \core1|R|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_lcell_comb \core1|data_bus|Mux0~0 (
// Equation(s):
// \core1|data_bus|Mux0~0_combout  = (\core1|R|data_out [15] & \core1|CU|mux_sig [2])

	.dataa(\core1|R|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|CU|mux_sig [2]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux0~0 .lut_mask = 16'hAA00;
defparam \core1|data_bus|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N3
dffeas \core1|PR|data_out[15] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[15] .is_wysiwyg = "true";
defparam \core1|PR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \core1|C|data_out[15]~47 (
// Equation(s):
// \core1|C|data_out[15]~47_combout  = \core1|C|data_out [15] $ (\core1|C|data_out[14]~46 )

	.dataa(\core1|C|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\core1|C|data_out[14]~46 ),
	.combout(\core1|C|data_out[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core1|C|data_out[15]~47 .lut_mask = 16'h5A5A;
defparam \core1|C|data_out[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \core1|C|data_out[15] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[15]~47_combout ),
	.asdata(\core1|data_bus|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[15] .is_wysiwyg = "true";
defparam \core1|C|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneive_lcell_comb \core1|data_bus|Mux0~1 (
// Equation(s):
// \core1|data_bus|Mux0~1_combout  = (\core1|CU|mux_sig [0] & (((\core1|CU|mux_sig [2])))) # (!\core1|CU|mux_sig [0] & ((\core1|CU|mux_sig [2] & ((\core1|DR|data_out [7]))) # (!\core1|CU|mux_sig [2] & (\core1|C|data_out [15]))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|C|data_out [15]),
	.datac(\core1|DR|data_out [7]),
	.datad(\core1|CU|mux_sig [2]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux0~1 .lut_mask = 16'hFA44;
defparam \core1|data_bus|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneive_lcell_comb \core1|data_bus|Mux0~2 (
// Equation(s):
// \core1|data_bus|Mux0~2_combout  = (\core1|CU|mux_sig [0] & ((\core1|data_bus|Mux0~1_combout  & (\core1|AC|data_out [7])) # (!\core1|data_bus|Mux0~1_combout  & ((\core1|AC|data_out [15]))))) # (!\core1|CU|mux_sig [0] & (((\core1|data_bus|Mux0~1_combout 
// ))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|AC|data_out [7]),
	.datac(\core1|data_bus|Mux0~1_combout ),
	.datad(\core1|AC|data_out [15]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux0~2 .lut_mask = 16'hDAD0;
defparam \core1|data_bus|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_lcell_comb \core1|data_bus|Mux0~3 (
// Equation(s):
// \core1|data_bus|Mux0~3_combout  = (!\core1|CU|mux_sig [1] & \core1|data_bus|Mux0~2_combout )

	.dataa(\core1|CU|mux_sig [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|data_bus|Mux0~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux0~3 .lut_mask = 16'h5500;
defparam \core1|data_bus|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \core1|B|data_out[15]~47 (
// Equation(s):
// \core1|B|data_out[15]~47_combout  = \core1|B|data_out [15] $ (\core1|B|data_out[14]~46 )

	.dataa(\core1|B|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\core1|B|data_out[14]~46 ),
	.combout(\core1|B|data_out[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core1|B|data_out[15]~47 .lut_mask = 16'h5A5A;
defparam \core1|B|data_out[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N31
dffeas \core1|B|data_out[15] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|B|data_out[15]~47_combout ),
	.asdata(\core1|data_bus|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~10_combout ),
	.ena(\core1|B|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|B|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|B|data_out[15] .is_wysiwyg = "true";
defparam \core1|B|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N1
dffeas \core1|CDR|data_out[15] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[15] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \core1|A|data_out[15]~47 (
// Equation(s):
// \core1|A|data_out[15]~47_combout  = \core1|A|data_out [15] $ (\core1|A|data_out[14]~46 )

	.dataa(\core1|A|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\core1|A|data_out[14]~46 ),
	.combout(\core1|A|data_out[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core1|A|data_out[15]~47 .lut_mask = 16'h5A5A;
defparam \core1|A|data_out[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \core1|A|data_out[15] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|A|data_out[15]~47_combout ),
	.asdata(\core1|data_bus|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~8_combout ),
	.ena(\core1|A|data_out[3]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|A|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|A|data_out[15] .is_wysiwyg = "true";
defparam \core1|A|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N11
dffeas \core1|SR|data_out[15] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[15] .is_wysiwyg = "true";
defparam \core1|SR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \core1|data_bus|Mux0~4 (
// Equation(s):
// \core1|data_bus|Mux0~4_combout  = (\core1|CU|mux_sig [2] & ((\core1|A|data_out [15]) # ((\core1|CU|mux_sig [0])))) # (!\core1|CU|mux_sig [2] & (((\core1|SR|data_out [15] & !\core1|CU|mux_sig [0]))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|A|data_out [15]),
	.datac(\core1|SR|data_out [15]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux0~4 .lut_mask = 16'hAAD8;
defparam \core1|data_bus|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneive_lcell_comb \core1|data_bus|Mux0~5 (
// Equation(s):
// \core1|data_bus|Mux0~5_combout  = (\core1|CU|mux_sig [0] & ((\core1|data_bus|Mux0~4_combout  & (\core1|B|data_out [15])) # (!\core1|data_bus|Mux0~4_combout  & ((\core1|CDR|data_out [15]))))) # (!\core1|CU|mux_sig [0] & (((\core1|data_bus|Mux0~4_combout 
// ))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|B|data_out [15]),
	.datac(\core1|CDR|data_out [15]),
	.datad(\core1|data_bus|Mux0~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux0~5 .lut_mask = 16'hDDA0;
defparam \core1|data_bus|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneive_lcell_comb \core1|data_bus|Mux0~6 (
// Equation(s):
// \core1|data_bus|Mux0~6_combout  = (\core1|data_bus|Mux7~1_combout  & ((\core1|data_bus|Mux7~2_combout  & (\core1|data_bus|Mux0~3_combout )) # (!\core1|data_bus|Mux7~2_combout  & ((\core1|data_bus|Mux0~5_combout ))))) # (!\core1|data_bus|Mux7~1_combout  & 
// (((!\core1|data_bus|Mux7~2_combout ))))

	.dataa(\core1|data_bus|Mux0~3_combout ),
	.datab(\core1|data_bus|Mux0~5_combout ),
	.datac(\core1|data_bus|Mux7~1_combout ),
	.datad(\core1|data_bus|Mux7~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux0~6 .lut_mask = 16'hA0CF;
defparam \core1|data_bus|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \core1|data_bus|Mux0~7 (
// Equation(s):
// \core1|data_bus|Mux0~7_combout  = (\core1|data_bus|Mux7~0_combout  & ((\core1|data_bus|Mux0~6_combout  & (\core1|data_bus|Mux0~0_combout )) # (!\core1|data_bus|Mux0~6_combout  & ((\core1|PR|data_out [15]))))) # (!\core1|data_bus|Mux7~0_combout  & 
// (((\core1|data_bus|Mux0~6_combout ))))

	.dataa(\core1|data_bus|Mux7~0_combout ),
	.datab(\core1|data_bus|Mux0~0_combout ),
	.datac(\core1|PR|data_out [15]),
	.datad(\core1|data_bus|Mux0~6_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux0~7 .lut_mask = 16'hDDA0;
defparam \core1|data_bus|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneive_lcell_comb \core1|ALU_ins|Add0~15 (
// Equation(s):
// \core1|ALU_ins|Add0~15_combout  = \core1|CU|alu_sig [0] $ (\core1|data_bus|Mux0~7_combout )

	.dataa(gnd),
	.datab(\core1|CU|alu_sig [0]),
	.datac(gnd),
	.datad(\core1|data_bus|Mux0~7_combout ),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~15 .lut_mask = 16'h33CC;
defparam \core1|ALU_ins|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneive_lcell_comb \core1|ALU_ins|out[15]~49 (
// Equation(s):
// \core1|ALU_ins|out[15]~49_combout  = \core1|AC|data_out [15] $ (\core1|ALU_ins|out[14]~48  $ (!\core1|ALU_ins|Add0~15_combout ))

	.dataa(\core1|AC|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|ALU_ins|Add0~15_combout ),
	.cin(\core1|ALU_ins|out[14]~48 ),
	.combout(\core1|ALU_ins|out[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|out[15]~49 .lut_mask = 16'h5AA5;
defparam \core1|ALU_ins|out[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X42_Y22_N0
cycloneive_mac_mult \core1|ALU_ins|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\core1|AC|data_out [15],\core1|AC|data_out [14],\core1|AC|data_out [13],\core1|AC|data_out [12],\core1|AC|data_out [11],\core1|AC|data_out [10],\core1|AC|data_out [9],\core1|AC|data_out [8],\core1|AC|data_out [7],\core1|AC|data_out [6],\core1|AC|data_out [5],\core1|AC|data_out [4],\core1|AC|data_out [3],
\core1|AC|data_out [2],\core1|AC|data_out [1],\core1|AC|data_out [0],gnd,gnd}),
	.datab({\core1|data_bus|Mux0~7_combout ,\core1|data_bus|Mux1~7_combout ,\core1|data_bus|Mux2~7_combout ,\core1|data_bus|Mux3~7_combout ,\core1|data_bus|Mux4~7_combout ,\core1|data_bus|Mux5~7_combout ,\core1|data_bus|Mux6~7_combout ,\core1|data_bus|Mux7~10_combout ,
\core1|data_bus|Mux8~8_combout ,\core1|data_bus|Mux9~15_combout ,\core1|data_bus|Mux10~8_combout ,\core1|data_bus|Mux11~8_combout ,\core1|data_bus|Mux12~8_combout ,\core1|data_bus|Mux13~8_combout ,\core1|data_bus|Mux14~8_combout ,\core1|data_bus|Mux15~8_combout ,
gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\core1|ALU_ins|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \core1|ALU_ins|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \core1|ALU_ins|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \core1|ALU_ins|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \core1|ALU_ins|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \core1|ALU_ins|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \core1|ALU_ins|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X42_Y22_N2
cycloneive_mac_out \core1|ALU_ins|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~dataout ,
\core1|ALU_ins|Mult0|auto_generated|mac_mult1~3 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~2 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~1 ,\core1|ALU_ins|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\core1|ALU_ins|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \core1|ALU_ins|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \core1|ALU_ins|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \core1|CU|WideOr4~2 (
// Equation(s):
// \core1|CU|WideOr4~2_combout  = (!\core1|CU|state.ADD_SR1~q  & (!\core1|CU|state.SUB_CDR1~q  & (!\core1|CU|state.ADD_SR_IR1~q  & !\core1|CU|state.SUB_R1~q )))

	.dataa(\core1|CU|state.ADD_SR1~q ),
	.datab(\core1|CU|state.SUB_CDR1~q ),
	.datac(\core1|CU|state.ADD_SR_IR1~q ),
	.datad(\core1|CU|state.SUB_R1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr4~2 .lut_mask = 16'h0001;
defparam \core1|CU|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \core1|CU|WideOr4~4 (
// Equation(s):
// \core1|CU|WideOr4~4_combout  = (\core1|CU|state.ADD_CDR1~q ) # (!\core1|CU|WideOr4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|state.ADD_CDR1~q ),
	.datad(\core1|CU|WideOr4~2_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr4~4 .lut_mask = 16'hF0FF;
defparam \core1|CU|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N23
dffeas \core1|CU|alu_sig[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|alu_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|alu_sig[1] .is_wysiwyg = "true";
defparam \core1|CU|alu_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneive_lcell_comb \core1|ALU_ins|out[9]~46 (
// Equation(s):
// \core1|ALU_ins|out[9]~46_combout  = (\core1|CU|alu_sig [1]) # (\core1|CU|alu_sig [0])

	.dataa(gnd),
	.datab(\core1|CU|alu_sig [1]),
	.datac(gnd),
	.datad(\core1|CU|alu_sig [0]),
	.cin(gnd),
	.combout(\core1|ALU_ins|out[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|out[9]~46 .lut_mask = 16'hFFCC;
defparam \core1|ALU_ins|out[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N17
dffeas \core1|ALU_ins|out[15] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[15]~49_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[15] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneive_lcell_comb \core1|AC|data_out[15]~4 (
// Equation(s):
// \core1|AC|data_out[15]~4_combout  = (\core1|CU|alu_sig [2] & ((\core1|ALU_ins|out [15]))) # (!\core1|CU|alu_sig [2] & (\core1|AC|Add0~68_combout ))

	.dataa(\core1|AC|Add0~68_combout ),
	.datab(\core1|CU|alu_sig [2]),
	.datac(gnd),
	.datad(\core1|ALU_ins|out [15]),
	.cin(gnd),
	.combout(\core1|AC|data_out[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[15]~4 .lut_mask = 16'hEE22;
defparam \core1|AC|data_out[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \core1|load_sig|Decoder0~5 (
// Equation(s):
// \core1|load_sig|Decoder0~5_combout  = (\core1|CU|load_decode_sig [3] & (\core1|CU|load_decode_sig [2] & (!\core1|CU|load_decode_sig [1] & \core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~5 .lut_mask = 16'h0800;
defparam \core1|load_sig|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \core1|CU|Decoder2~6 (
// Equation(s):
// \core1|CU|Decoder2~6_combout  = (\core1|IR|data_out [4] & (!\core1|IR|data_out [5] & (!\core1|IR|data_out [6] & !\core1|IR|data_out [7])))

	.dataa(\core1|IR|data_out [4]),
	.datab(\core1|IR|data_out [5]),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|IR|data_out [7]),
	.cin(gnd),
	.combout(\core1|CU|Decoder2~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder2~6 .lut_mask = 16'h0002;
defparam \core1|CU|Decoder2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \core1|CU|state~72 (
// Equation(s):
// \core1|CU|state~72_combout  = (\core1|CU|Decoder2~6_combout  & \core1|CU|state.FETCH4~q )

	.dataa(\core1|CU|Decoder2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|CU|state.FETCH4~q ),
	.cin(gnd),
	.combout(\core1|CU|state~72_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~72 .lut_mask = 16'hAA00;
defparam \core1|CU|state~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N21
dffeas \core1|CU|state.CLAC1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.CLAC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.CLAC1 .is_wysiwyg = "true";
defparam \core1|CU|state.CLAC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \core1|CU|WideOr18 (
// Equation(s):
// \core1|CU|WideOr18~combout  = (\core1|CU|state.LDAC_IA2~q ) # ((\core1|CU|state.LDAC_IB2~q ) # (\core1|CU|state.CLAC1~q ))

	.dataa(gnd),
	.datab(\core1|CU|state.LDAC_IA2~q ),
	.datac(\core1|CU|state.LDAC_IB2~q ),
	.datad(\core1|CU|state.CLAC1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr18~combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr18 .lut_mask = 16'hFFFC;
defparam \core1|CU|WideOr18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N7
dffeas \core1|CU|clear_ac (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr18~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|clear_ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|clear_ac .is_wysiwyg = "true";
defparam \core1|CU|clear_ac .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \core1|increase_sig|Decoder0~0 (
// Equation(s):
// \core1|increase_sig|Decoder0~0_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & \core1|CU|inc_decode_sig [1]))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(gnd),
	.datac(\core1|CU|inc_decode_sig [2]),
	.datad(\core1|CU|inc_decode_sig [1]),
	.cin(gnd),
	.combout(\core1|increase_sig|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|increase_sig|Decoder0~0 .lut_mask = 16'h5000;
defparam \core1|increase_sig|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \core1|AC|data_out[3]~16 (
// Equation(s):
// \core1|AC|data_out[3]~16_combout  = (\core1|CU|alu_sig [2]) # ((\core1|load_sig|Decoder0~5_combout ) # ((\core1|CU|clear_ac~q ) # (\core1|increase_sig|Decoder0~0_combout )))

	.dataa(\core1|CU|alu_sig [2]),
	.datab(\core1|load_sig|Decoder0~5_combout ),
	.datac(\core1|CU|clear_ac~q ),
	.datad(\core1|increase_sig|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\core1|AC|data_out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[3]~16 .lut_mask = 16'hFFFE;
defparam \core1|AC|data_out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N15
dffeas \core1|AC|data_out[15] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[15]~4_combout ),
	.asdata(\core1|data_bus|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[15] .is_wysiwyg = "true";
defparam \core1|AC|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N15
dffeas \core1|ALU_ins|out[14] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[14]~47_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[14] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneive_lcell_comb \core1|AC|data_out[14]~2 (
// Equation(s):
// \core1|AC|data_out[14]~2_combout  = (\core1|CU|alu_sig [2] & ((\core1|ALU_ins|out [14]))) # (!\core1|CU|alu_sig [2] & (\core1|AC|Add0~66_combout ))

	.dataa(\core1|AC|Add0~66_combout ),
	.datab(\core1|ALU_ins|out [14]),
	.datac(gnd),
	.datad(\core1|CU|alu_sig [2]),
	.cin(gnd),
	.combout(\core1|AC|data_out[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[14]~2 .lut_mask = 16'hCCAA;
defparam \core1|AC|data_out[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N3
dffeas \core1|AC|data_out[14] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[14]~2_combout ),
	.asdata(\core1|data_bus|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[14] .is_wysiwyg = "true";
defparam \core1|AC|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneive_lcell_comb \core1|data_bus|Mux9~14 (
// Equation(s):
// \core1|data_bus|Mux9~14_combout  = (\core1|data_bus|Mux9~2_combout  & ((\core1|data_bus|Mux9~13_combout  & ((\core1|AC|data_out [14]))) # (!\core1|data_bus|Mux9~13_combout  & (\core1|data_bus|Mux9~8_combout )))) # (!\core1|data_bus|Mux9~2_combout  & 
// (((\core1|data_bus|Mux9~13_combout ))))

	.dataa(\core1|data_bus|Mux9~2_combout ),
	.datab(\core1|data_bus|Mux9~8_combout ),
	.datac(\core1|data_bus|Mux9~13_combout ),
	.datad(\core1|AC|data_out [14]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~14 .lut_mask = 16'hF858;
defparam \core1|data_bus|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneive_lcell_comb \core1|ALU_ins|Add0~7 (
// Equation(s):
// \core1|ALU_ins|Add0~7_combout  = \core1|CU|alu_sig [0] $ (((\core1|data_bus|Mux9~6_combout  & (\core1|TR|data_out [6])) # (!\core1|data_bus|Mux9~6_combout  & ((\core1|data_bus|Mux9~14_combout )))))

	.dataa(\core1|TR|data_out [6]),
	.datab(\core1|CU|alu_sig [0]),
	.datac(\core1|data_bus|Mux9~6_combout ),
	.datad(\core1|data_bus|Mux9~14_combout ),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~7 .lut_mask = 16'h636C;
defparam \core1|ALU_ins|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N31
dffeas \core1|ALU_ins|out[6] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[6]~30_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[6] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneive_lcell_comb \core1|AC|Add0~44 (
// Equation(s):
// \core1|AC|Add0~44_combout  = (\core1|AC|data_out [6] & (\core1|AC|Add0~43  $ (GND))) # (!\core1|AC|data_out [6] & (!\core1|AC|Add0~43  & VCC))
// \core1|AC|Add0~45  = CARRY((\core1|AC|data_out [6] & !\core1|AC|Add0~43 ))

	.dataa(gnd),
	.datab(\core1|AC|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~43 ),
	.combout(\core1|AC|Add0~44_combout ),
	.cout(\core1|AC|Add0~45 ));
// synopsys translate_off
defparam \core1|AC|Add0~44 .lut_mask = 16'hC30C;
defparam \core1|AC|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneive_lcell_comb \core1|AC|Add0~67 (
// Equation(s):
// \core1|AC|Add0~67_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [1] & \core1|AC|Add0~44_combout )))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|AC|Add0~44_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~67 .lut_mask = 16'h4000;
defparam \core1|AC|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneive_lcell_comb \core1|AC|data_out[6]~3 (
// Equation(s):
// \core1|AC|data_out[6]~3_combout  = (\core1|CU|alu_sig [2] & (\core1|ALU_ins|out [6])) # (!\core1|CU|alu_sig [2] & ((\core1|AC|Add0~67_combout )))

	.dataa(\core1|ALU_ins|out [6]),
	.datab(\core1|CU|alu_sig [2]),
	.datac(gnd),
	.datad(\core1|AC|Add0~67_combout ),
	.cin(gnd),
	.combout(\core1|AC|data_out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[6]~3 .lut_mask = 16'hBB88;
defparam \core1|AC|data_out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N21
dffeas \core1|AC|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[6]~3_combout ),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[6] .is_wysiwyg = "true";
defparam \core1|AC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N29
dffeas \core1|ALU_ins|out[5] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[5]~28_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[5] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneive_lcell_comb \core1|AC|data_out[5]~1 (
// Equation(s):
// \core1|AC|data_out[5]~1_combout  = (\core1|CU|alu_sig [2] & ((\core1|ALU_ins|out [5]))) # (!\core1|CU|alu_sig [2] & (\core1|AC|Add0~65_combout ))

	.dataa(\core1|CU|alu_sig [2]),
	.datab(\core1|AC|Add0~65_combout ),
	.datac(gnd),
	.datad(\core1|ALU_ins|out [5]),
	.cin(gnd),
	.combout(\core1|AC|data_out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[5]~1 .lut_mask = 16'hEE44;
defparam \core1|AC|data_out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N25
dffeas \core1|AC|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[5]~1_combout ),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[5] .is_wysiwyg = "true";
defparam \core1|AC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N27
dffeas \core1|ALU_ins|out[4] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[4]~26_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[4] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneive_lcell_comb \core1|AC|data_out[4]~14 (
// Equation(s):
// \core1|AC|data_out[4]~14_combout  = (\core1|CU|alu_sig [2] & ((\core1|ALU_ins|out [4]))) # (!\core1|CU|alu_sig [2] & (\core1|AC|Add0~78_combout ))

	.dataa(\core1|AC|Add0~78_combout ),
	.datab(\core1|CU|alu_sig [2]),
	.datac(gnd),
	.datad(\core1|ALU_ins|out [4]),
	.cin(gnd),
	.combout(\core1|AC|data_out[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[4]~14 .lut_mask = 16'hEE22;
defparam \core1|AC|data_out[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N7
dffeas \core1|AC|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[4]~14_combout ),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[4] .is_wysiwyg = "true";
defparam \core1|AC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N25
dffeas \core1|ALU_ins|out[3] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[3]~24_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[3] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneive_lcell_comb \core1|AC|Add0~76 (
// Equation(s):
// \core1|AC|Add0~76_combout  = (\core1|CU|inc_decode_sig [1] & (\core1|CU|inc_decode_sig [2] & (!\core1|CU|inc_decode_sig [0] & \core1|AC|Add0~38_combout )))

	.dataa(\core1|CU|inc_decode_sig [1]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [0]),
	.datad(\core1|AC|Add0~38_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~76 .lut_mask = 16'h0800;
defparam \core1|AC|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneive_lcell_comb \core1|AC|data_out[3]~12 (
// Equation(s):
// \core1|AC|data_out[3]~12_combout  = (\core1|CU|alu_sig [2] & (\core1|ALU_ins|out [3])) # (!\core1|CU|alu_sig [2] & ((\core1|AC|Add0~76_combout )))

	.dataa(\core1|CU|alu_sig [2]),
	.datab(\core1|ALU_ins|out [3]),
	.datac(gnd),
	.datad(\core1|AC|Add0~76_combout ),
	.cin(gnd),
	.combout(\core1|AC|data_out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[3]~12 .lut_mask = 16'hDD88;
defparam \core1|AC|data_out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N3
dffeas \core1|AC|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[3]~12_combout ),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[3] .is_wysiwyg = "true";
defparam \core1|AC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N23
dffeas \core1|ALU_ins|out[2] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[2]~22_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[2] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneive_lcell_comb \core1|AC|Add0~74 (
// Equation(s):
// \core1|AC|Add0~74_combout  = (\core1|CU|inc_decode_sig [1] & (\core1|AC|Add0~36_combout  & (!\core1|CU|inc_decode_sig [0] & \core1|CU|inc_decode_sig [2])))

	.dataa(\core1|CU|inc_decode_sig [1]),
	.datab(\core1|AC|Add0~36_combout ),
	.datac(\core1|CU|inc_decode_sig [0]),
	.datad(\core1|CU|inc_decode_sig [2]),
	.cin(gnd),
	.combout(\core1|AC|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~74 .lut_mask = 16'h0800;
defparam \core1|AC|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneive_lcell_comb \core1|AC|data_out[2]~10 (
// Equation(s):
// \core1|AC|data_out[2]~10_combout  = (\core1|CU|alu_sig [2] & (\core1|ALU_ins|out [2])) # (!\core1|CU|alu_sig [2] & ((\core1|AC|Add0~74_combout )))

	.dataa(\core1|CU|alu_sig [2]),
	.datab(\core1|ALU_ins|out [2]),
	.datac(gnd),
	.datad(\core1|AC|Add0~74_combout ),
	.cin(gnd),
	.combout(\core1|AC|data_out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[2]~10 .lut_mask = 16'hDD88;
defparam \core1|AC|data_out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \core1|AC|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[2]~10_combout ),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[2] .is_wysiwyg = "true";
defparam \core1|AC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N21
dffeas \core1|ALU_ins|out[1] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[1]~20_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[1] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneive_lcell_comb \core1|AC|data_out[1]~8 (
// Equation(s):
// \core1|AC|data_out[1]~8_combout  = (\core1|CU|alu_sig [2] & ((\core1|ALU_ins|out [1]))) # (!\core1|CU|alu_sig [2] & (\core1|AC|Add0~72_combout ))

	.dataa(\core1|CU|alu_sig [2]),
	.datab(\core1|AC|Add0~72_combout ),
	.datac(gnd),
	.datad(\core1|ALU_ins|out [1]),
	.cin(gnd),
	.combout(\core1|AC|data_out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[1]~8 .lut_mask = 16'hEE44;
defparam \core1|AC|data_out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N7
dffeas \core1|AC|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[1]~8_combout ),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[1] .is_wysiwyg = "true";
defparam \core1|AC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N19
dffeas \core1|ALU_ins|out[0] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[0]~18_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~dataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[0] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneive_lcell_comb \core1|AC|data_out[0]~6 (
// Equation(s):
// \core1|AC|data_out[0]~6_combout  = (\core1|CU|alu_sig [2] & ((\core1|ALU_ins|out [0]))) # (!\core1|CU|alu_sig [2] & (\core1|AC|Add0~70_combout ))

	.dataa(\core1|CU|alu_sig [2]),
	.datab(\core1|AC|Add0~70_combout ),
	.datac(gnd),
	.datad(\core1|ALU_ins|out [0]),
	.cin(gnd),
	.combout(\core1|AC|data_out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[0]~6 .lut_mask = 16'hEE44;
defparam \core1|AC|data_out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N19
dffeas \core1|AC|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[0]~6_combout ),
	.asdata(\core1|data_bus|Mux15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[0] .is_wysiwyg = "true";
defparam \core1|AC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \core1|data_bus|Mux7~5 (
// Equation(s):
// \core1|data_bus|Mux7~5_combout  = (\core1|data_bus|Mux7~4_combout  & (((\core1|AC|data_out [0])) # (!\core1|CU|mux_sig [2]))) # (!\core1|data_bus|Mux7~4_combout  & (\core1|CU|mux_sig [2] & ((\core1|DR|data_out [0]))))

	.dataa(\core1|data_bus|Mux7~4_combout ),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|AC|data_out [0]),
	.datad(\core1|DR|data_out [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux7~5 .lut_mask = 16'hE6A2;
defparam \core1|data_bus|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \core1|data_bus|Mux7~6 (
// Equation(s):
// \core1|data_bus|Mux7~6_combout  = (\core1|data_bus|Mux7~5_combout  & !\core1|CU|mux_sig [1])

	.dataa(\core1|data_bus|Mux7~5_combout ),
	.datab(gnd),
	.datac(\core1|CU|mux_sig [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\core1|data_bus|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux7~6 .lut_mask = 16'h0A0A;
defparam \core1|data_bus|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N9
dffeas \core1|SR|data_out[8] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux7~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[8] .is_wysiwyg = "true";
defparam \core1|SR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N7
dffeas \core1|CDR|data_out[8] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux7~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[8] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneive_lcell_comb \core1|data_bus|Mux7~7 (
// Equation(s):
// \core1|data_bus|Mux7~7_combout  = (\core1|CU|mux_sig [2] & (\core1|CU|mux_sig [0])) # (!\core1|CU|mux_sig [2] & ((\core1|CU|mux_sig [0] & ((\core1|CDR|data_out [8]))) # (!\core1|CU|mux_sig [0] & (\core1|SR|data_out [8]))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|CU|mux_sig [0]),
	.datac(\core1|SR|data_out [8]),
	.datad(\core1|CDR|data_out [8]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux7~7 .lut_mask = 16'hDC98;
defparam \core1|data_bus|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \core1|data_bus|Mux7~8 (
// Equation(s):
// \core1|data_bus|Mux7~8_combout  = (\core1|data_bus|Mux7~7_combout  & ((\core1|B|data_out [8]) # ((!\core1|CU|mux_sig [2])))) # (!\core1|data_bus|Mux7~7_combout  & (((\core1|CU|mux_sig [2] & \core1|A|data_out [8]))))

	.dataa(\core1|B|data_out [8]),
	.datab(\core1|data_bus|Mux7~7_combout ),
	.datac(\core1|CU|mux_sig [2]),
	.datad(\core1|A|data_out [8]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux7~8 .lut_mask = 16'hBC8C;
defparam \core1|data_bus|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneive_lcell_comb \core1|data_bus|Mux7~9 (
// Equation(s):
// \core1|data_bus|Mux7~9_combout  = (\core1|data_bus|Mux7~2_combout  & (\core1|data_bus|Mux7~6_combout  & (\core1|data_bus|Mux7~1_combout ))) # (!\core1|data_bus|Mux7~2_combout  & (((\core1|data_bus|Mux7~8_combout ) # (!\core1|data_bus|Mux7~1_combout ))))

	.dataa(\core1|data_bus|Mux7~2_combout ),
	.datab(\core1|data_bus|Mux7~6_combout ),
	.datac(\core1|data_bus|Mux7~1_combout ),
	.datad(\core1|data_bus|Mux7~8_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux7~9 .lut_mask = 16'hD585;
defparam \core1|data_bus|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneive_lcell_comb \core1|data_bus|Mux7~10 (
// Equation(s):
// \core1|data_bus|Mux7~10_combout  = (\core1|data_bus|Mux7~0_combout  & ((\core1|data_bus|Mux7~9_combout  & (\core1|data_bus|Mux7~3_combout )) # (!\core1|data_bus|Mux7~9_combout  & ((\core1|PR|data_out [8]))))) # (!\core1|data_bus|Mux7~0_combout  & 
// (((\core1|data_bus|Mux7~9_combout ))))

	.dataa(\core1|data_bus|Mux7~0_combout ),
	.datab(\core1|data_bus|Mux7~3_combout ),
	.datac(\core1|PR|data_out [8]),
	.datad(\core1|data_bus|Mux7~9_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux7~10 .lut_mask = 16'hDDA0;
defparam \core1|data_bus|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneive_lcell_comb \core1|ALU_ins|Add0~5 (
// Equation(s):
// \core1|ALU_ins|Add0~5_combout  = \core1|CU|alu_sig [0] $ (\core1|data_bus|Mux7~10_combout )

	.dataa(\core1|CU|alu_sig [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|data_bus|Mux7~10_combout ),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~5 .lut_mask = 16'h55AA;
defparam \core1|ALU_ins|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N3
dffeas \core1|ALU_ins|out[8] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[8]~34_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[8] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cycloneive_lcell_comb \core1|AC|Add0~46 (
// Equation(s):
// \core1|AC|Add0~46_combout  = (\core1|AC|data_out [7] & (!\core1|AC|Add0~45 )) # (!\core1|AC|data_out [7] & ((\core1|AC|Add0~45 ) # (GND)))
// \core1|AC|Add0~47  = CARRY((!\core1|AC|Add0~45 ) # (!\core1|AC|data_out [7]))

	.dataa(gnd),
	.datab(\core1|AC|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~45 ),
	.combout(\core1|AC|Add0~46_combout ),
	.cout(\core1|AC|Add0~47 ));
// synopsys translate_off
defparam \core1|AC|Add0~46 .lut_mask = 16'h3C3F;
defparam \core1|AC|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneive_lcell_comb \core1|AC|Add0~48 (
// Equation(s):
// \core1|AC|Add0~48_combout  = (\core1|AC|data_out [8] & (\core1|AC|Add0~47  $ (GND))) # (!\core1|AC|data_out [8] & (!\core1|AC|Add0~47  & VCC))
// \core1|AC|Add0~49  = CARRY((\core1|AC|data_out [8] & !\core1|AC|Add0~47 ))

	.dataa(gnd),
	.datab(\core1|AC|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~47 ),
	.combout(\core1|AC|Add0~48_combout ),
	.cout(\core1|AC|Add0~49 ));
// synopsys translate_off
defparam \core1|AC|Add0~48 .lut_mask = 16'hC30C;
defparam \core1|AC|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneive_lcell_comb \core1|AC|Add0~71 (
// Equation(s):
// \core1|AC|Add0~71_combout  = (\core1|CU|inc_decode_sig [1] & (\core1|CU|inc_decode_sig [2] & (!\core1|CU|inc_decode_sig [0] & \core1|AC|Add0~48_combout )))

	.dataa(\core1|CU|inc_decode_sig [1]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [0]),
	.datad(\core1|AC|Add0~48_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~71 .lut_mask = 16'h0800;
defparam \core1|AC|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneive_lcell_comb \core1|AC|data_out[8]~7 (
// Equation(s):
// \core1|AC|data_out[8]~7_combout  = (\core1|CU|alu_sig [2] & (\core1|ALU_ins|out [8])) # (!\core1|CU|alu_sig [2] & ((\core1|AC|Add0~71_combout )))

	.dataa(\core1|CU|alu_sig [2]),
	.datab(\core1|ALU_ins|out [8]),
	.datac(gnd),
	.datad(\core1|AC|Add0~71_combout ),
	.cin(gnd),
	.combout(\core1|AC|data_out[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[8]~7 .lut_mask = 16'hDD88;
defparam \core1|AC|data_out[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N13
dffeas \core1|AC|data_out[8] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[8]~7_combout ),
	.asdata(\core1|data_bus|Mux7~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[8] .is_wysiwyg = "true";
defparam \core1|AC|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneive_lcell_comb \core1|AC|Add0~50 (
// Equation(s):
// \core1|AC|Add0~50_combout  = (\core1|AC|data_out [9] & (!\core1|AC|Add0~49 )) # (!\core1|AC|data_out [9] & ((\core1|AC|Add0~49 ) # (GND)))
// \core1|AC|Add0~51  = CARRY((!\core1|AC|Add0~49 ) # (!\core1|AC|data_out [9]))

	.dataa(gnd),
	.datab(\core1|AC|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~49 ),
	.combout(\core1|AC|Add0~50_combout ),
	.cout(\core1|AC|Add0~51 ));
// synopsys translate_off
defparam \core1|AC|Add0~50 .lut_mask = 16'h3C3F;
defparam \core1|AC|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneive_lcell_comb \core1|AC|Add0~73 (
// Equation(s):
// \core1|AC|Add0~73_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [1] & \core1|AC|Add0~50_combout )))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|AC|Add0~50_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~73 .lut_mask = 16'h4000;
defparam \core1|AC|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneive_lcell_comb \core1|AC|data_out[9]~9 (
// Equation(s):
// \core1|AC|data_out[9]~9_combout  = (\core1|CU|alu_sig [2] & ((\core1|ALU_ins|out [9]))) # (!\core1|CU|alu_sig [2] & (\core1|AC|Add0~73_combout ))

	.dataa(\core1|AC|Add0~73_combout ),
	.datab(\core1|CU|alu_sig [2]),
	.datac(gnd),
	.datad(\core1|ALU_ins|out [9]),
	.cin(gnd),
	.combout(\core1|AC|data_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[9]~9 .lut_mask = 16'hEE22;
defparam \core1|AC|data_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N19
dffeas \core1|AC|data_out[9] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[9]~9_combout ),
	.asdata(\core1|data_bus|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[9] .is_wysiwyg = "true";
defparam \core1|AC|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneive_lcell_comb \core1|AC|Add0~52 (
// Equation(s):
// \core1|AC|Add0~52_combout  = (\core1|AC|data_out [10] & (\core1|AC|Add0~51  $ (GND))) # (!\core1|AC|data_out [10] & (!\core1|AC|Add0~51  & VCC))
// \core1|AC|Add0~53  = CARRY((\core1|AC|data_out [10] & !\core1|AC|Add0~51 ))

	.dataa(\core1|AC|data_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~51 ),
	.combout(\core1|AC|Add0~52_combout ),
	.cout(\core1|AC|Add0~53 ));
// synopsys translate_off
defparam \core1|AC|Add0~52 .lut_mask = 16'hA50A;
defparam \core1|AC|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneive_lcell_comb \core1|AC|Add0~75 (
// Equation(s):
// \core1|AC|Add0~75_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [1] & \core1|AC|Add0~52_combout )))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|AC|Add0~52_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~75 .lut_mask = 16'h4000;
defparam \core1|AC|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N7
dffeas \core1|ALU_ins|out[10] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[10]~38_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[10] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneive_lcell_comb \core1|AC|data_out[10]~11 (
// Equation(s):
// \core1|AC|data_out[10]~11_combout  = (\core1|CU|alu_sig [2] & ((\core1|ALU_ins|out [10]))) # (!\core1|CU|alu_sig [2] & (\core1|AC|Add0~75_combout ))

	.dataa(\core1|CU|alu_sig [2]),
	.datab(\core1|AC|Add0~75_combout ),
	.datac(gnd),
	.datad(\core1|ALU_ins|out [10]),
	.cin(gnd),
	.combout(\core1|AC|data_out[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[10]~11 .lut_mask = 16'hEE44;
defparam \core1|AC|data_out[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \core1|AC|data_out[10] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[10]~11_combout ),
	.asdata(\core1|data_bus|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[10] .is_wysiwyg = "true";
defparam \core1|AC|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneive_lcell_comb \core1|AC|Add0~54 (
// Equation(s):
// \core1|AC|Add0~54_combout  = (\core1|AC|data_out [11] & (!\core1|AC|Add0~53 )) # (!\core1|AC|data_out [11] & ((\core1|AC|Add0~53 ) # (GND)))
// \core1|AC|Add0~55  = CARRY((!\core1|AC|Add0~53 ) # (!\core1|AC|data_out [11]))

	.dataa(\core1|AC|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AC|Add0~53 ),
	.combout(\core1|AC|Add0~54_combout ),
	.cout(\core1|AC|Add0~55 ));
// synopsys translate_off
defparam \core1|AC|Add0~54 .lut_mask = 16'h5A5F;
defparam \core1|AC|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneive_lcell_comb \core1|AC|Add0~77 (
// Equation(s):
// \core1|AC|Add0~77_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [1] & \core1|AC|Add0~54_combout )))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|AC|Add0~54_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~77 .lut_mask = 16'h4000;
defparam \core1|AC|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N9
dffeas \core1|ALU_ins|out[11] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[11]~40_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[11] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneive_lcell_comb \core1|AC|data_out[11]~13 (
// Equation(s):
// \core1|AC|data_out[11]~13_combout  = (\core1|CU|alu_sig [2] & ((\core1|ALU_ins|out [11]))) # (!\core1|CU|alu_sig [2] & (\core1|AC|Add0~77_combout ))

	.dataa(\core1|CU|alu_sig [2]),
	.datab(\core1|AC|Add0~77_combout ),
	.datac(gnd),
	.datad(\core1|ALU_ins|out [11]),
	.cin(gnd),
	.combout(\core1|AC|data_out[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[11]~13 .lut_mask = 16'hEE44;
defparam \core1|AC|data_out[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N29
dffeas \core1|AC|data_out[11] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[11]~13_combout ),
	.asdata(\core1|data_bus|Mux4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[11] .is_wysiwyg = "true";
defparam \core1|AC|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneive_lcell_comb \core1|AC|Add0~79 (
// Equation(s):
// \core1|AC|Add0~79_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [1] & \core1|AC|Add0~56_combout )))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|AC|Add0~56_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~79 .lut_mask = 16'h4000;
defparam \core1|AC|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneive_lcell_comb \core1|AC|data_out[12]~15 (
// Equation(s):
// \core1|AC|data_out[12]~15_combout  = (\core1|CU|alu_sig [2] & (\core1|ALU_ins|out [12])) # (!\core1|CU|alu_sig [2] & ((\core1|AC|Add0~79_combout )))

	.dataa(\core1|ALU_ins|out [12]),
	.datab(\core1|AC|Add0~79_combout ),
	.datac(gnd),
	.datad(\core1|CU|alu_sig [2]),
	.cin(gnd),
	.combout(\core1|AC|data_out[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[12]~15 .lut_mask = 16'hAACC;
defparam \core1|AC|data_out[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \core1|AC|data_out[12] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[12]~15_combout ),
	.asdata(\core1|data_bus|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[12] .is_wysiwyg = "true";
defparam \core1|AC|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N11
dffeas \core1|ALU_ins|out[12] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[12]~42_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[12] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneive_lcell_comb \core1|ALU_ins|Equal0~3 (
// Equation(s):
// \core1|ALU_ins|Equal0~3_combout  = (!\core1|ALU_ins|out [12] & (!\core1|ALU_ins|out [4] & (!\core1|ALU_ins|out [3] & !\core1|ALU_ins|out [11])))

	.dataa(\core1|ALU_ins|out [12]),
	.datab(\core1|ALU_ins|out [4]),
	.datac(\core1|ALU_ins|out [3]),
	.datad(\core1|ALU_ins|out [11]),
	.cin(gnd),
	.combout(\core1|ALU_ins|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Equal0~3 .lut_mask = 16'h0001;
defparam \core1|ALU_ins|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N13
dffeas \core1|ALU_ins|out[13] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[13]~44_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[13] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneive_lcell_comb \core1|ALU_ins|Equal0~0 (
// Equation(s):
// \core1|ALU_ins|Equal0~0_combout  = (!\core1|ALU_ins|out [6] & (!\core1|ALU_ins|out [13] & (!\core1|ALU_ins|out [14] & !\core1|ALU_ins|out [5])))

	.dataa(\core1|ALU_ins|out [6]),
	.datab(\core1|ALU_ins|out [13]),
	.datac(\core1|ALU_ins|out [14]),
	.datad(\core1|ALU_ins|out [5]),
	.cin(gnd),
	.combout(\core1|ALU_ins|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Equal0~0 .lut_mask = 16'h0001;
defparam \core1|ALU_ins|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneive_lcell_comb \core1|ALU_ins|Equal0~1 (
// Equation(s):
// \core1|ALU_ins|Equal0~1_combout  = (!\core1|ALU_ins|out [8] & (!\core1|ALU_ins|out [15] & (!\core1|ALU_ins|out [0] & !\core1|ALU_ins|out [7])))

	.dataa(\core1|ALU_ins|out [8]),
	.datab(\core1|ALU_ins|out [15]),
	.datac(\core1|ALU_ins|out [0]),
	.datad(\core1|ALU_ins|out [7]),
	.cin(gnd),
	.combout(\core1|ALU_ins|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Equal0~1 .lut_mask = 16'h0001;
defparam \core1|ALU_ins|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \core1|ALU_ins|Equal0~4 (
// Equation(s):
// \core1|ALU_ins|Equal0~4_combout  = (\core1|ALU_ins|Equal0~2_combout  & (\core1|ALU_ins|Equal0~3_combout  & (\core1|ALU_ins|Equal0~0_combout  & \core1|ALU_ins|Equal0~1_combout )))

	.dataa(\core1|ALU_ins|Equal0~2_combout ),
	.datab(\core1|ALU_ins|Equal0~3_combout ),
	.datac(\core1|ALU_ins|Equal0~0_combout ),
	.datad(\core1|ALU_ins|Equal0~1_combout ),
	.cin(gnd),
	.combout(\core1|ALU_ins|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Equal0~4 .lut_mask = 16'h8000;
defparam \core1|ALU_ins|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \core1|CU|state~73 (
// Equation(s):
// \core1|CU|state~73_combout  = (\core1|CU|state.FETCH4~q  & (\core1|CU|Decoder2~2_combout  & \core1|ALU_ins|Equal0~4_combout ))

	.dataa(\core1|CU|state.FETCH4~q ),
	.datab(gnd),
	.datac(\core1|CU|Decoder2~2_combout ),
	.datad(\core1|ALU_ins|Equal0~4_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~73_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~73 .lut_mask = 16'hA000;
defparam \core1|CU|state~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N3
dffeas \core1|CU|state.JPNZN1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.JPNZN1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.JPNZN1 .is_wysiwyg = "true";
defparam \core1|CU|state.JPNZN1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \core1|CU|WideOr17~2 (
// Equation(s):
// \core1|CU|WideOr17~2_combout  = (\core1|CU|state.LDAC5~q ) # ((\core1|CU|state.STAC5~q ) # (\core1|CU|state.JPNZN1~q ))

	.dataa(gnd),
	.datab(\core1|CU|state.LDAC5~q ),
	.datac(\core1|CU|state.STAC5~q ),
	.datad(\core1|CU|state.JPNZN1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr17~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr17~2 .lut_mask = 16'hFFFC;
defparam \core1|CU|WideOr17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \core1|CU|WideOr17~1 (
// Equation(s):
// \core1|CU|WideOr17~1_combout  = (\core1|CU|state.STAC_IC2~q ) # ((\core1|CU|state.STAC7~q ) # ((\core1|CU|state.FETCH3~q ) # (\core1|CU|state.STAC_IC4~q )))

	.dataa(\core1|CU|state.STAC_IC2~q ),
	.datab(\core1|CU|state.STAC7~q ),
	.datac(\core1|CU|state.FETCH3~q ),
	.datad(\core1|CU|state.STAC_IC4~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr17~1 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \core1|CU|WideOr17~3 (
// Equation(s):
// \core1|CU|WideOr17~3_combout  = (\core1|CU|WideOr17~2_combout ) # ((\core1|CU|WideOr17~1_combout ) # ((\core1|CU|state.LDAC_IA2~q ) # (!\core1|CU|WideOr17~0_combout )))

	.dataa(\core1|CU|WideOr17~2_combout ),
	.datab(\core1|CU|WideOr17~1_combout ),
	.datac(\core1|CU|state.LDAC_IA2~q ),
	.datad(\core1|CU|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr17~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr17~3 .lut_mask = 16'hFEFF;
defparam \core1|CU|WideOr17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \core1|CU|inc_decode_sig[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr17~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|inc_decode_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|inc_decode_sig[0] .is_wysiwyg = "true";
defparam \core1|CU|inc_decode_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \core1|C|data_out[8]~44 (
// Equation(s):
// \core1|C|data_out[8]~44_combout  = (\core1|load_sig|Decoder0~6_combout ) # ((!\core1|CU|inc_decode_sig [1] & (\core1|CU|inc_decode_sig [2] & \core1|CU|inc_decode_sig [0])))

	.dataa(\core1|CU|inc_decode_sig [1]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|load_sig|Decoder0~6_combout ),
	.datad(\core1|CU|inc_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|C|data_out[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \core1|C|data_out[8]~44 .lut_mask = 16'hF4F0;
defparam \core1|C|data_out[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \core1|C|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[0]~16_combout ),
	.asdata(\core1|data_bus|Mux15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[0] .is_wysiwyg = "true";
defparam \core1|C|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \core1|C|data_out[1]~18 (
// Equation(s):
// \core1|C|data_out[1]~18_combout  = (\core1|C|data_out [1] & (!\core1|C|data_out[0]~17 )) # (!\core1|C|data_out [1] & ((\core1|C|data_out[0]~17 ) # (GND)))
// \core1|C|data_out[1]~19  = CARRY((!\core1|C|data_out[0]~17 ) # (!\core1|C|data_out [1]))

	.dataa(gnd),
	.datab(\core1|C|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[0]~17 ),
	.combout(\core1|C|data_out[1]~18_combout ),
	.cout(\core1|C|data_out[1]~19 ));
// synopsys translate_off
defparam \core1|C|data_out[1]~18 .lut_mask = 16'h3C3F;
defparam \core1|C|data_out[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \core1|C|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[1]~18_combout ),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[1] .is_wysiwyg = "true";
defparam \core1|C|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \core1|C|data_out[2]~20 (
// Equation(s):
// \core1|C|data_out[2]~20_combout  = (\core1|C|data_out [2] & (\core1|C|data_out[1]~19  $ (GND))) # (!\core1|C|data_out [2] & (!\core1|C|data_out[1]~19  & VCC))
// \core1|C|data_out[2]~21  = CARRY((\core1|C|data_out [2] & !\core1|C|data_out[1]~19 ))

	.dataa(gnd),
	.datab(\core1|C|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[1]~19 ),
	.combout(\core1|C|data_out[2]~20_combout ),
	.cout(\core1|C|data_out[2]~21 ));
// synopsys translate_off
defparam \core1|C|data_out[2]~20 .lut_mask = 16'hC30C;
defparam \core1|C|data_out[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \core1|C|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[2]~20_combout ),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[2] .is_wysiwyg = "true";
defparam \core1|C|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \core1|C|data_out[3]~22 (
// Equation(s):
// \core1|C|data_out[3]~22_combout  = (\core1|C|data_out [3] & (!\core1|C|data_out[2]~21 )) # (!\core1|C|data_out [3] & ((\core1|C|data_out[2]~21 ) # (GND)))
// \core1|C|data_out[3]~23  = CARRY((!\core1|C|data_out[2]~21 ) # (!\core1|C|data_out [3]))

	.dataa(\core1|C|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[2]~21 ),
	.combout(\core1|C|data_out[3]~22_combout ),
	.cout(\core1|C|data_out[3]~23 ));
// synopsys translate_off
defparam \core1|C|data_out[3]~22 .lut_mask = 16'h5A5F;
defparam \core1|C|data_out[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \core1|C|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[3]~22_combout ),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[3] .is_wysiwyg = "true";
defparam \core1|C|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \core1|C|data_out[4]~24 (
// Equation(s):
// \core1|C|data_out[4]~24_combout  = (\core1|C|data_out [4] & (\core1|C|data_out[3]~23  $ (GND))) # (!\core1|C|data_out [4] & (!\core1|C|data_out[3]~23  & VCC))
// \core1|C|data_out[4]~25  = CARRY((\core1|C|data_out [4] & !\core1|C|data_out[3]~23 ))

	.dataa(gnd),
	.datab(\core1|C|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[3]~23 ),
	.combout(\core1|C|data_out[4]~24_combout ),
	.cout(\core1|C|data_out[4]~25 ));
// synopsys translate_off
defparam \core1|C|data_out[4]~24 .lut_mask = 16'hC30C;
defparam \core1|C|data_out[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \core1|C|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[4]~24_combout ),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[4] .is_wysiwyg = "true";
defparam \core1|C|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \core1|C|data_out[5]~26 (
// Equation(s):
// \core1|C|data_out[5]~26_combout  = (\core1|C|data_out [5] & (!\core1|C|data_out[4]~25 )) # (!\core1|C|data_out [5] & ((\core1|C|data_out[4]~25 ) # (GND)))
// \core1|C|data_out[5]~27  = CARRY((!\core1|C|data_out[4]~25 ) # (!\core1|C|data_out [5]))

	.dataa(\core1|C|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[4]~25 ),
	.combout(\core1|C|data_out[5]~26_combout ),
	.cout(\core1|C|data_out[5]~27 ));
// synopsys translate_off
defparam \core1|C|data_out[5]~26 .lut_mask = 16'h5A5F;
defparam \core1|C|data_out[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \core1|C|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[5]~26_combout ),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[5] .is_wysiwyg = "true";
defparam \core1|C|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \core1|C|data_out[6]~28 (
// Equation(s):
// \core1|C|data_out[6]~28_combout  = (\core1|C|data_out [6] & (\core1|C|data_out[5]~27  $ (GND))) # (!\core1|C|data_out [6] & (!\core1|C|data_out[5]~27  & VCC))
// \core1|C|data_out[6]~29  = CARRY((\core1|C|data_out [6] & !\core1|C|data_out[5]~27 ))

	.dataa(\core1|C|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[5]~27 ),
	.combout(\core1|C|data_out[6]~28_combout ),
	.cout(\core1|C|data_out[6]~29 ));
// synopsys translate_off
defparam \core1|C|data_out[6]~28 .lut_mask = 16'hA50A;
defparam \core1|C|data_out[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \core1|C|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[6]~28_combout ),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[6] .is_wysiwyg = "true";
defparam \core1|C|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \core1|C|data_out[7]~30 (
// Equation(s):
// \core1|C|data_out[7]~30_combout  = (\core1|C|data_out [7] & (!\core1|C|data_out[6]~29 )) # (!\core1|C|data_out [7] & ((\core1|C|data_out[6]~29 ) # (GND)))
// \core1|C|data_out[7]~31  = CARRY((!\core1|C|data_out[6]~29 ) # (!\core1|C|data_out [7]))

	.dataa(gnd),
	.datab(\core1|C|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[6]~29 ),
	.combout(\core1|C|data_out[7]~30_combout ),
	.cout(\core1|C|data_out[7]~31 ));
// synopsys translate_off
defparam \core1|C|data_out[7]~30 .lut_mask = 16'h3C3F;
defparam \core1|C|data_out[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \core1|C|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[7]~30_combout ),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[7] .is_wysiwyg = "true";
defparam \core1|C|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \core1|C|data_out[8]~32 (
// Equation(s):
// \core1|C|data_out[8]~32_combout  = (\core1|C|data_out [8] & (\core1|C|data_out[7]~31  $ (GND))) # (!\core1|C|data_out [8] & (!\core1|C|data_out[7]~31  & VCC))
// \core1|C|data_out[8]~33  = CARRY((\core1|C|data_out [8] & !\core1|C|data_out[7]~31 ))

	.dataa(gnd),
	.datab(\core1|C|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|C|data_out[7]~31 ),
	.combout(\core1|C|data_out[8]~32_combout ),
	.cout(\core1|C|data_out[8]~33 ));
// synopsys translate_off
defparam \core1|C|data_out[8]~32 .lut_mask = 16'hC30C;
defparam \core1|C|data_out[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \core1|C|data_out[8] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[8]~32_combout ),
	.asdata(\core1|data_bus|Mux7~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[8] .is_wysiwyg = "true";
defparam \core1|C|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \core1|C|data_out[9] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|C|data_out[9]~34_combout ),
	.asdata(\core1|data_bus|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~6_combout ),
	.ena(\core1|C|data_out[8]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|C|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|C|data_out[9] .is_wysiwyg = "true";
defparam \core1|C|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \core1|data_bus|Mux6~1 (
// Equation(s):
// \core1|data_bus|Mux6~1_combout  = (\core1|CU|mux_sig [2] & ((\core1|CU|mux_sig [0]) # ((\core1|DR|data_out [1])))) # (!\core1|CU|mux_sig [2] & (!\core1|CU|mux_sig [0] & ((\core1|C|data_out [9]))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|CU|mux_sig [0]),
	.datac(\core1|DR|data_out [1]),
	.datad(\core1|C|data_out [9]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux6~1 .lut_mask = 16'hB9A8;
defparam \core1|data_bus|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \core1|data_bus|Mux6~2 (
// Equation(s):
// \core1|data_bus|Mux6~2_combout  = (\core1|data_bus|Mux6~1_combout  & ((\core1|AC|data_out [1]) # ((!\core1|CU|mux_sig [0])))) # (!\core1|data_bus|Mux6~1_combout  & (((\core1|CU|mux_sig [0] & \core1|AC|data_out [9]))))

	.dataa(\core1|data_bus|Mux6~1_combout ),
	.datab(\core1|AC|data_out [1]),
	.datac(\core1|CU|mux_sig [0]),
	.datad(\core1|AC|data_out [9]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux6~2 .lut_mask = 16'hDA8A;
defparam \core1|data_bus|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneive_lcell_comb \core1|data_bus|Mux6~3 (
// Equation(s):
// \core1|data_bus|Mux6~3_combout  = (!\core1|CU|mux_sig [1] & \core1|data_bus|Mux6~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|mux_sig [1]),
	.datad(\core1|data_bus|Mux6~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux6~3 .lut_mask = 16'h0F00;
defparam \core1|data_bus|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N31
dffeas \core1|SR|data_out[9] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[9] .is_wysiwyg = "true";
defparam \core1|SR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneive_lcell_comb \core1|data_bus|Mux6~4 (
// Equation(s):
// \core1|data_bus|Mux6~4_combout  = (\core1|CU|mux_sig [2] & ((\core1|CU|mux_sig [0]) # ((\core1|A|data_out [9])))) # (!\core1|CU|mux_sig [2] & (!\core1|CU|mux_sig [0] & (\core1|SR|data_out [9])))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|CU|mux_sig [0]),
	.datac(\core1|SR|data_out [9]),
	.datad(\core1|A|data_out [9]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux6~4 .lut_mask = 16'hBA98;
defparam \core1|data_bus|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N13
dffeas \core1|CDR|data_out[9] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[9] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneive_lcell_comb \core1|data_bus|Mux6~5 (
// Equation(s):
// \core1|data_bus|Mux6~5_combout  = (\core1|data_bus|Mux6~4_combout  & ((\core1|B|data_out [9]) # ((!\core1|CU|mux_sig [0])))) # (!\core1|data_bus|Mux6~4_combout  & (((\core1|CDR|data_out [9] & \core1|CU|mux_sig [0]))))

	.dataa(\core1|data_bus|Mux6~4_combout ),
	.datab(\core1|B|data_out [9]),
	.datac(\core1|CDR|data_out [9]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux6~5 .lut_mask = 16'hD8AA;
defparam \core1|data_bus|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneive_lcell_comb \core1|data_bus|Mux6~6 (
// Equation(s):
// \core1|data_bus|Mux6~6_combout  = (\core1|data_bus|Mux7~1_combout  & ((\core1|data_bus|Mux7~2_combout  & (\core1|data_bus|Mux6~3_combout )) # (!\core1|data_bus|Mux7~2_combout  & ((\core1|data_bus|Mux6~5_combout ))))) # (!\core1|data_bus|Mux7~1_combout  & 
// (!\core1|data_bus|Mux7~2_combout ))

	.dataa(\core1|data_bus|Mux7~1_combout ),
	.datab(\core1|data_bus|Mux7~2_combout ),
	.datac(\core1|data_bus|Mux6~3_combout ),
	.datad(\core1|data_bus|Mux6~5_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux6~6 .lut_mask = 16'hB391;
defparam \core1|data_bus|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N9
dffeas \core1|PR|data_out[9] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux6~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[9] .is_wysiwyg = "true";
defparam \core1|PR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneive_lcell_comb \core1|data_bus|Mux6~0 (
// Equation(s):
// \core1|data_bus|Mux6~0_combout  = (\core1|CU|mux_sig [2] & \core1|R|data_out [9])

	.dataa(\core1|CU|mux_sig [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|R|data_out [9]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux6~0 .lut_mask = 16'hAA00;
defparam \core1|data_bus|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneive_lcell_comb \core1|data_bus|Mux6~7 (
// Equation(s):
// \core1|data_bus|Mux6~7_combout  = (\core1|data_bus|Mux6~6_combout  & (((\core1|data_bus|Mux6~0_combout )) # (!\core1|data_bus|Mux7~0_combout ))) # (!\core1|data_bus|Mux6~6_combout  & (\core1|data_bus|Mux7~0_combout  & (\core1|PR|data_out [9])))

	.dataa(\core1|data_bus|Mux6~6_combout ),
	.datab(\core1|data_bus|Mux7~0_combout ),
	.datac(\core1|PR|data_out [9]),
	.datad(\core1|data_bus|Mux6~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux6~7 .lut_mask = 16'hEA62;
defparam \core1|data_bus|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneive_lcell_comb \core1|ALU_ins|Add0~4 (
// Equation(s):
// \core1|ALU_ins|Add0~4_combout  = \core1|CU|alu_sig [0] $ (\core1|data_bus|Mux6~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|alu_sig [0]),
	.datad(\core1|data_bus|Mux6~7_combout ),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~4 .lut_mask = 16'h0FF0;
defparam \core1|ALU_ins|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \core1|ALU_ins|out[9] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[9]~36_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[9] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneive_lcell_comb \core1|ALU_ins|Equal0~2 (
// Equation(s):
// \core1|ALU_ins|Equal0~2_combout  = (!\core1|ALU_ins|out [9] & (!\core1|ALU_ins|out [2] & (!\core1|ALU_ins|out [1] & !\core1|ALU_ins|out [10])))

	.dataa(\core1|ALU_ins|out [9]),
	.datab(\core1|ALU_ins|out [2]),
	.datac(\core1|ALU_ins|out [1]),
	.datad(\core1|ALU_ins|out [10]),
	.cin(gnd),
	.combout(\core1|ALU_ins|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Equal0~2 .lut_mask = 16'h0001;
defparam \core1|ALU_ins|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \core1|CU|state~66 (
// Equation(s):
// \core1|CU|state~66_combout  = (\core1|ALU_ins|Equal0~2_combout  & (\core1|ALU_ins|Equal0~3_combout  & \core1|ALU_ins|Equal0~1_combout ))

	.dataa(\core1|ALU_ins|Equal0~2_combout ),
	.datab(\core1|ALU_ins|Equal0~3_combout ),
	.datac(gnd),
	.datad(\core1|ALU_ins|Equal0~1_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~66_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~66 .lut_mask = 16'h8800;
defparam \core1|CU|state~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \core1|CU|state~67 (
// Equation(s):
// \core1|CU|state~67_combout  = (\core1|CU|Decoder2~2_combout  & (\core1|CU|state.FETCH4~q  & ((!\core1|ALU_ins|Equal0~0_combout ) # (!\core1|CU|state~66_combout ))))

	.dataa(\core1|CU|Decoder2~2_combout ),
	.datab(\core1|CU|state~66_combout ),
	.datac(\core1|ALU_ins|Equal0~0_combout ),
	.datad(\core1|CU|state.FETCH4~q ),
	.cin(gnd),
	.combout(\core1|CU|state~67_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~67 .lut_mask = 16'h2A00;
defparam \core1|CU|state~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \core1|CU|state.JPNZY1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.JPNZY1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.JPNZY1 .is_wysiwyg = "true";
defparam \core1|CU|state.JPNZY1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \core1|CU|WideOr5~0 (
// Equation(s):
// \core1|CU|WideOr5~0_combout  = (\core1|CU|state.000000~q  & (!\core1|CU|state.LDAC1~q  & (!\core1|CU|state.STAC1~q  & !\core1|CU|state.JPNZY1~q )))

	.dataa(\core1|CU|state.000000~q ),
	.datab(\core1|CU|state.LDAC1~q ),
	.datac(\core1|CU|state.STAC1~q ),
	.datad(\core1|CU|state.JPNZY1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr5~0 .lut_mask = 16'h0002;
defparam \core1|CU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \core1|CU|WideOr19 (
// Equation(s):
// \core1|CU|WideOr19~combout  = ((\core1|CU|state.STAC3~q ) # (\core1|CU|state.LDAC3~q )) # (!\core1|CU|WideOr5~0_combout )

	.dataa(gnd),
	.datab(\core1|CU|WideOr5~0_combout ),
	.datac(\core1|CU|state.STAC3~q ),
	.datad(\core1|CU|state.LDAC3~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr19 .lut_mask = 16'hFFF3;
defparam \core1|CU|WideOr19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \core1|CU|iram_read (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr19~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|iram_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|iram_read .is_wysiwyg = "true";
defparam \core1|CU|iram_read .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [1]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y7_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [1]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y4_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [1]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y5_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [1]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~6 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~6 .lut_mask = 16'hE5E0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~7 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~7 .lut_mask = 16'hDDA0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [1]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y32_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [1]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y30_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [1]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FEE2E6545;
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [1]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~4 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 )))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~4 .lut_mask = 16'hBA98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~5 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~5 .lut_mask = 16'hBBC0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hDD88;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y8_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [2]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [2]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [2]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~10 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  & 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~10 .lut_mask = 16'hAEA4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [2]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~11 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 )))) 
// # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~11 .lut_mask = 16'hF858;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [2]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y31_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [2]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A9073010;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~8 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~8 .lut_mask = 16'hADA8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y33_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [2]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y32_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [2]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~9 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~9 .lut_mask = 16'hE6A2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 (
	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .lut_mask = 16'hAACC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~6 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~6 .lut_mask = 16'hDC98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~7 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~7 .lut_mask = 16'hE6C4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~4 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~4 .lut_mask = 16'hBA98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~5 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout )))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~5 .lut_mask = 16'hF838;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \core1|data_bus|Mux14~0 (
// Equation(s):
// \core1|data_bus|Mux14~0_combout  = (\core1|data_bus|Mux9~1_combout  & (((\core1|data_bus|Mux9~0_combout )))) # (!\core1|data_bus|Mux9~1_combout  & ((\core1|data_bus|Mux9~0_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout 
// ))) # (!\core1|data_bus|Mux9~0_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ))))

	.dataa(\core1|data_bus|Mux9~1_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ),
	.datac(\core1|data_bus|Mux9~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux14~0 .lut_mask = 16'hF4A4;
defparam \core1|data_bus|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \core1|data_bus|Mux14~1 (
// Equation(s):
// \core1|data_bus|Mux14~1_combout  = (\core1|data_bus|Mux14~0_combout  & ((\iram|altsyncram_component|auto_generated|altsyncram1|q_a [1]) # ((!\core1|data_bus|Mux9~1_combout )))) # (!\core1|data_bus|Mux14~0_combout  & (((\core1|data_bus|Mux9~1_combout  & 
// \core1|C|data_out [1]))))

	.dataa(\iram|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\core1|data_bus|Mux14~0_combout ),
	.datac(\core1|data_bus|Mux9~1_combout ),
	.datad(\core1|C|data_out [1]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux14~1 .lut_mask = 16'hBC8C;
defparam \core1|data_bus|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N9
dffeas \core1|PR|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[1] .is_wysiwyg = "true";
defparam \core1|PR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneive_lcell_comb \core1|data_bus|Mux14~2 (
// Equation(s):
// \core1|data_bus|Mux14~2_combout  = (\core1|data_bus|Mux9~5_combout  & (((\core1|data_bus|Mux9~4_combout )))) # (!\core1|data_bus|Mux9~5_combout  & ((\core1|data_bus|Mux9~4_combout  & ((\core1|PR|data_out [1]))) # (!\core1|data_bus|Mux9~4_combout  & 
// (\core1|DR|data_out [1]))))

	.dataa(\core1|DR|data_out [1]),
	.datab(\core1|data_bus|Mux9~5_combout ),
	.datac(\core1|PR|data_out [1]),
	.datad(\core1|data_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux14~2 .lut_mask = 16'hFC22;
defparam \core1|data_bus|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N19
dffeas \core1|SR|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[1] .is_wysiwyg = "true";
defparam \core1|SR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \core1|data_bus|Mux14~3 (
// Equation(s):
// \core1|data_bus|Mux14~3_combout  = (\core1|CU|mux_sig [0] & (\core1|CU|mux_sig [2])) # (!\core1|CU|mux_sig [0] & ((\core1|CU|mux_sig [2] & ((\core1|A|data_out [1]))) # (!\core1|CU|mux_sig [2] & (\core1|SR|data_out [1]))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|SR|data_out [1]),
	.datad(\core1|A|data_out [1]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux14~3 .lut_mask = 16'hDC98;
defparam \core1|data_bus|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N9
dffeas \core1|CDR|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[1] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \core1|data_bus|Mux14~4 (
// Equation(s):
// \core1|data_bus|Mux14~4_combout  = (\core1|CU|mux_sig [0] & ((\core1|data_bus|Mux14~3_combout  & ((\core1|B|data_out [1]))) # (!\core1|data_bus|Mux14~3_combout  & (\core1|CDR|data_out [1])))) # (!\core1|CU|mux_sig [0] & (\core1|data_bus|Mux14~3_combout ))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|data_bus|Mux14~3_combout ),
	.datac(\core1|CDR|data_out [1]),
	.datad(\core1|B|data_out [1]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux14~4 .lut_mask = 16'hEC64;
defparam \core1|data_bus|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \core1|data_bus|Mux14~5 (
// Equation(s):
// \core1|data_bus|Mux14~5_combout  = (\core1|data_bus|Mux14~2_combout  & (((\core1|data_bus|Mux14~4_combout ) # (!\core1|data_bus|Mux9~5_combout )))) # (!\core1|data_bus|Mux14~2_combout  & (\core1|R|data_out [1] & ((\core1|data_bus|Mux9~5_combout ))))

	.dataa(\core1|R|data_out [1]),
	.datab(\core1|data_bus|Mux14~2_combout ),
	.datac(\core1|data_bus|Mux14~4_combout ),
	.datad(\core1|data_bus|Mux9~5_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux14~5 .lut_mask = 16'hE2CC;
defparam \core1|data_bus|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneive_lcell_comb \core1|data_bus|Mux14~6 (
// Equation(s):
// \core1|data_bus|Mux14~6_combout  = (\core1|data_bus|Mux9~3_combout  & (((\core1|data_bus|Mux9~2_combout )))) # (!\core1|data_bus|Mux9~3_combout  & ((\core1|data_bus|Mux9~2_combout  & (\core1|data_bus|Mux14~1_combout )) # (!\core1|data_bus|Mux9~2_combout  
// & ((\core1|data_bus|Mux14~5_combout )))))

	.dataa(\core1|data_bus|Mux14~1_combout ),
	.datab(\core1|data_bus|Mux9~3_combout ),
	.datac(\core1|data_bus|Mux14~5_combout ),
	.datad(\core1|data_bus|Mux9~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux14~6 .lut_mask = 16'hEE30;
defparam \core1|data_bus|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneive_lcell_comb \core1|data_bus|Mux14~7 (
// Equation(s):
// \core1|data_bus|Mux14~7_combout  = (\core1|data_bus|Mux9~3_combout  & ((\core1|data_bus|Mux14~6_combout  & ((\core1|AC|data_out [9]))) # (!\core1|data_bus|Mux14~6_combout  & (\core1|AC|data_out [1])))) # (!\core1|data_bus|Mux9~3_combout  & 
// (\core1|data_bus|Mux14~6_combout ))

	.dataa(\core1|data_bus|Mux9~3_combout ),
	.datab(\core1|data_bus|Mux14~6_combout ),
	.datac(\core1|AC|data_out [1]),
	.datad(\core1|AC|data_out [9]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux14~7 .lut_mask = 16'hEC64;
defparam \core1|data_bus|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \core1|data_bus|Mux14~8 (
// Equation(s):
// \core1|data_bus|Mux14~8_combout  = (\core1|data_bus|Mux9~6_combout  & (\core1|TR|data_out [1])) # (!\core1|data_bus|Mux9~6_combout  & ((\core1|data_bus|Mux14~7_combout )))

	.dataa(gnd),
	.datab(\core1|data_bus|Mux9~6_combout ),
	.datac(\core1|TR|data_out [1]),
	.datad(\core1|data_bus|Mux14~7_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux14~8 .lut_mask = 16'hF3C0;
defparam \core1|data_bus|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \core1|IR|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|IR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|IR|data_out[1] .is_wysiwyg = "true";
defparam \core1|IR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \core1|CU|state~79 (
// Equation(s):
// \core1|CU|state~79_combout  = (\core1|CU|state.FETCH4~q  & (\core1|CU|Decoder2~4_combout  & (\core1|CU|state.END1~0_combout  & !\core1|IR|data_out [1])))

	.dataa(\core1|CU|state.FETCH4~q ),
	.datab(\core1|CU|Decoder2~4_combout ),
	.datac(\core1|CU|state.END1~0_combout ),
	.datad(\core1|IR|data_out [1]),
	.cin(gnd),
	.combout(\core1|CU|state~79_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~79 .lut_mask = 16'h0080;
defparam \core1|CU|state~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \core1|CU|state.SUB_CDR1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.SUB_CDR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.SUB_CDR1 .is_wysiwyg = "true";
defparam \core1|CU|state.SUB_CDR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \core1|CU|WideOr14 (
// Equation(s):
// \core1|CU|WideOr14~combout  = (\core1|CU|state.SUB_CDR1~q ) # ((\core1|CU|state.MUL1~q ) # (\core1|CU|state.SUB_R1~q ))

	.dataa(gnd),
	.datab(\core1|CU|state.SUB_CDR1~q ),
	.datac(\core1|CU|state.MUL1~q ),
	.datad(\core1|CU|state.SUB_R1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr14~combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr14 .lut_mask = 16'hFFFC;
defparam \core1|CU|WideOr14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \core1|CU|alu_sig[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr14~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|alu_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|alu_sig[0] .is_wysiwyg = "true";
defparam \core1|CU|alu_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneive_lcell_comb \core1|ALU_ins|Add0~6 (
// Equation(s):
// \core1|ALU_ins|Add0~6_combout  = \core1|CU|alu_sig [0] $ (((\core1|data_bus|Mux9~6_combout  & (\core1|TR|data_out [7])) # (!\core1|data_bus|Mux9~6_combout  & ((\core1|data_bus|Mux8~7_combout )))))

	.dataa(\core1|TR|data_out [7]),
	.datab(\core1|data_bus|Mux8~7_combout ),
	.datac(\core1|CU|alu_sig [0]),
	.datad(\core1|data_bus|Mux9~6_combout ),
	.cin(gnd),
	.combout(\core1|ALU_ins|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|ALU_ins|Add0~6 .lut_mask = 16'h5A3C;
defparam \core1|ALU_ins|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N1
dffeas \core1|ALU_ins|out[7] (
	.clk(\core1|CU|alu_sig[2]~clkctrl_outclk ),
	.d(\core1|ALU_ins|out[7]~32_combout ),
	.asdata(\core1|ALU_ins|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core1|CU|alu_sig [1]),
	.ena(\core1|ALU_ins|out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|ALU_ins|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|ALU_ins|out[7] .is_wysiwyg = "true";
defparam \core1|ALU_ins|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneive_lcell_comb \core1|AC|Add0~69 (
// Equation(s):
// \core1|AC|Add0~69_combout  = (!\core1|CU|inc_decode_sig [0] & (\core1|CU|inc_decode_sig [2] & (\core1|CU|inc_decode_sig [1] & \core1|AC|Add0~46_combout )))

	.dataa(\core1|CU|inc_decode_sig [0]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [1]),
	.datad(\core1|AC|Add0~46_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~69 .lut_mask = 16'h4000;
defparam \core1|AC|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneive_lcell_comb \core1|AC|data_out[7]~5 (
// Equation(s):
// \core1|AC|data_out[7]~5_combout  = (\core1|CU|alu_sig [2] & (\core1|ALU_ins|out [7])) # (!\core1|CU|alu_sig [2] & ((\core1|AC|Add0~69_combout )))

	.dataa(\core1|CU|alu_sig [2]),
	.datab(\core1|ALU_ins|out [7]),
	.datac(gnd),
	.datad(\core1|AC|Add0~69_combout ),
	.cin(gnd),
	.combout(\core1|AC|data_out[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[7]~5 .lut_mask = 16'hDD88;
defparam \core1|AC|data_out[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N17
dffeas \core1|AC|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[7]~5_combout ),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[7] .is_wysiwyg = "true";
defparam \core1|AC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N11
dffeas \core1|PR|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[7] .is_wysiwyg = "true";
defparam \core1|PR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneive_lcell_comb \core1|data_bus|Mux8~2 (
// Equation(s):
// \core1|data_bus|Mux8~2_combout  = (\core1|data_bus|Mux9~5_combout  & (((\core1|data_bus|Mux9~4_combout )))) # (!\core1|data_bus|Mux9~5_combout  & ((\core1|data_bus|Mux9~4_combout  & ((\core1|PR|data_out [7]))) # (!\core1|data_bus|Mux9~4_combout  & 
// (\core1|DR|data_out [7]))))

	.dataa(\core1|data_bus|Mux9~5_combout ),
	.datab(\core1|DR|data_out [7]),
	.datac(\core1|PR|data_out [7]),
	.datad(\core1|data_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux8~2 .lut_mask = 16'hFA44;
defparam \core1|data_bus|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \core1|CDR|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[7] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \core1|SR|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[7] .is_wysiwyg = "true";
defparam \core1|SR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \core1|data_bus|Mux8~3 (
// Equation(s):
// \core1|data_bus|Mux8~3_combout  = (\core1|CU|mux_sig [0] & (\core1|CU|mux_sig [2])) # (!\core1|CU|mux_sig [0] & ((\core1|CU|mux_sig [2] & ((\core1|A|data_out [7]))) # (!\core1|CU|mux_sig [2] & (\core1|SR|data_out [7]))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|SR|data_out [7]),
	.datad(\core1|A|data_out [7]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux8~3 .lut_mask = 16'hDC98;
defparam \core1|data_bus|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneive_lcell_comb \core1|data_bus|Mux8~4 (
// Equation(s):
// \core1|data_bus|Mux8~4_combout  = (\core1|CU|mux_sig [0] & ((\core1|data_bus|Mux8~3_combout  & (\core1|B|data_out [7])) # (!\core1|data_bus|Mux8~3_combout  & ((\core1|CDR|data_out [7]))))) # (!\core1|CU|mux_sig [0] & (((\core1|data_bus|Mux8~3_combout ))))

	.dataa(\core1|B|data_out [7]),
	.datab(\core1|CU|mux_sig [0]),
	.datac(\core1|CDR|data_out [7]),
	.datad(\core1|data_bus|Mux8~3_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux8~4 .lut_mask = 16'hBBC0;
defparam \core1|data_bus|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneive_lcell_comb \core1|data_bus|Mux8~5 (
// Equation(s):
// \core1|data_bus|Mux8~5_combout  = (\core1|data_bus|Mux8~2_combout  & ((\core1|data_bus|Mux8~4_combout ) # ((!\core1|data_bus|Mux9~5_combout )))) # (!\core1|data_bus|Mux8~2_combout  & (((\core1|R|data_out [7] & \core1|data_bus|Mux9~5_combout ))))

	.dataa(\core1|data_bus|Mux8~2_combout ),
	.datab(\core1|data_bus|Mux8~4_combout ),
	.datac(\core1|R|data_out [7]),
	.datad(\core1|data_bus|Mux9~5_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux8~5 .lut_mask = 16'hD8AA;
defparam \core1|data_bus|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~30 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & 
// !\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~30 .lut_mask = 16'hF0AC;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~31 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~31 .lut_mask = 16'hAFC0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~28 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~28 .lut_mask = 16'hB9A8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~29 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ) # 
// ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & 
// \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~29 .lut_mask = 16'hB8CC;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \core1|data_bus|Mux8~0 (
// Equation(s):
// \core1|data_bus|Mux8~0_combout  = (\core1|data_bus|Mux9~1_combout  & (((\core1|data_bus|Mux9~0_combout )))) # (!\core1|data_bus|Mux9~1_combout  & ((\core1|data_bus|Mux9~0_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout 
// ))) # (!\core1|data_bus|Mux9~0_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ),
	.datab(\core1|data_bus|Mux9~1_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ),
	.datad(\core1|data_bus|Mux9~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux8~0 .lut_mask = 16'hFC22;
defparam \core1|data_bus|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneive_lcell_comb \core1|data_bus|Mux8~1 (
// Equation(s):
// \core1|data_bus|Mux8~1_combout  = (\core1|data_bus|Mux8~0_combout  & ((\iram|altsyncram_component|auto_generated|altsyncram1|q_a [7]) # ((!\core1|data_bus|Mux9~1_combout )))) # (!\core1|data_bus|Mux8~0_combout  & (((\core1|data_bus|Mux9~1_combout  & 
// \core1|C|data_out [7]))))

	.dataa(\core1|data_bus|Mux8~0_combout ),
	.datab(\iram|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\core1|data_bus|Mux9~1_combout ),
	.datad(\core1|C|data_out [7]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux8~1 .lut_mask = 16'hDA8A;
defparam \core1|data_bus|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \core1|data_bus|Mux8~6 (
// Equation(s):
// \core1|data_bus|Mux8~6_combout  = (\core1|data_bus|Mux9~3_combout  & (((\core1|data_bus|Mux9~2_combout )))) # (!\core1|data_bus|Mux9~3_combout  & ((\core1|data_bus|Mux9~2_combout  & ((\core1|data_bus|Mux8~1_combout ))) # (!\core1|data_bus|Mux9~2_combout  
// & (\core1|data_bus|Mux8~5_combout ))))

	.dataa(\core1|data_bus|Mux9~3_combout ),
	.datab(\core1|data_bus|Mux8~5_combout ),
	.datac(\core1|data_bus|Mux9~2_combout ),
	.datad(\core1|data_bus|Mux8~1_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux8~6 .lut_mask = 16'hF4A4;
defparam \core1|data_bus|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \core1|data_bus|Mux8~7 (
// Equation(s):
// \core1|data_bus|Mux8~7_combout  = (\core1|data_bus|Mux8~6_combout  & (((\core1|AC|data_out [15]) # (!\core1|data_bus|Mux9~3_combout )))) # (!\core1|data_bus|Mux8~6_combout  & (\core1|AC|data_out [7] & (\core1|data_bus|Mux9~3_combout )))

	.dataa(\core1|AC|data_out [7]),
	.datab(\core1|data_bus|Mux8~6_combout ),
	.datac(\core1|data_bus|Mux9~3_combout ),
	.datad(\core1|AC|data_out [15]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux8~7 .lut_mask = 16'hEC2C;
defparam \core1|data_bus|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneive_lcell_comb \core1|data_bus|Mux8~8 (
// Equation(s):
// \core1|data_bus|Mux8~8_combout  = (\core1|data_bus|Mux9~6_combout  & ((\core1|TR|data_out [7]))) # (!\core1|data_bus|Mux9~6_combout  & (\core1|data_bus|Mux8~7_combout ))

	.dataa(gnd),
	.datab(\core1|data_bus|Mux8~7_combout ),
	.datac(\core1|TR|data_out [7]),
	.datad(\core1|data_bus|Mux9~6_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux8~8 .lut_mask = 16'hF0CC;
defparam \core1|data_bus|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \core1|IR|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|IR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|IR|data_out[7] .is_wysiwyg = "true";
defparam \core1|IR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \core1|CU|Decoder2~3 (
// Equation(s):
// \core1|CU|Decoder2~3_combout  = (!\core1|IR|data_out [4] & (!\core1|IR|data_out [5] & (\core1|IR|data_out [6] & !\core1|IR|data_out [7])))

	.dataa(\core1|IR|data_out [4]),
	.datab(\core1|IR|data_out [5]),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|IR|data_out [7]),
	.cin(gnd),
	.combout(\core1|CU|Decoder2~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder2~3 .lut_mask = 16'h0010;
defparam \core1|CU|Decoder2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \core1|CU|state~69 (
// Equation(s):
// \core1|CU|state~69_combout  = (\core1|CU|Decoder2~3_combout  & (\core1|CU|state.FETCH4~q  & \core1|CU|Decoder0~0_combout ))

	.dataa(\core1|CU|Decoder2~3_combout ),
	.datab(gnd),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~69_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~69 .lut_mask = 16'hA000;
defparam \core1|CU|state~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \core1|CU|state.MVR_A1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.MVR_A1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.MVR_A1 .is_wysiwyg = "true";
defparam \core1|CU|state.MVR_A1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \core1|CU|WideOr5~2 (
// Equation(s):
// \core1|CU|WideOr5~2_combout  = (\core1|CU|state.STAC5~q ) # ((\core1|CU|state.LDAC_IA1~q ) # ((\core1|CU|state.LDAC5~q ) # (\core1|CU|state.LDAC_IB1~q )))

	.dataa(\core1|CU|state.STAC5~q ),
	.datab(\core1|CU|state.LDAC_IA1~q ),
	.datac(\core1|CU|state.LDAC5~q ),
	.datad(\core1|CU|state.LDAC_IB1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr5~2 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \core1|CU|WideOr5~1 (
// Equation(s):
// \core1|CU|WideOr5~1_combout  = (\core1|CU|state.LDAC9~q ) # ((\core1|CU|state.STAC7~q ) # ((\core1|CU|state.FETCH4~q ) # (\core1|CU|state.STAC_IC4~q )))

	.dataa(\core1|CU|state.LDAC9~q ),
	.datab(\core1|CU|state.STAC7~q ),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|state.STAC_IC4~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr5~1 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \core1|CU|Decoder2~5 (
// Equation(s):
// \core1|CU|Decoder2~5_combout  = (!\core1|IR|data_out [4] & (!\core1|IR|data_out [5] & (!\core1|IR|data_out [6] & !\core1|IR|data_out [7])))

	.dataa(\core1|IR|data_out [4]),
	.datab(\core1|IR|data_out [5]),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|IR|data_out [7]),
	.cin(gnd),
	.combout(\core1|CU|Decoder2~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder2~5 .lut_mask = 16'h0001;
defparam \core1|CU|Decoder2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \core1|CU|state~71 (
// Equation(s):
// \core1|CU|state~71_combout  = (\core1|CU|Decoder2~5_combout  & \core1|CU|state.FETCH4~q )

	.dataa(gnd),
	.datab(\core1|CU|Decoder2~5_combout ),
	.datac(gnd),
	.datad(\core1|CU|state.FETCH4~q ),
	.cin(gnd),
	.combout(\core1|CU|state~71_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~71 .lut_mask = 16'hCC00;
defparam \core1|CU|state~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N3
dffeas \core1|CU|state.NOP1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.NOP1 .is_wysiwyg = "true";
defparam \core1|CU|state.NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \core1|CU|WideOr5~3 (
// Equation(s):
// \core1|CU|WideOr5~3_combout  = (!\core1|CU|state.INCAC1~q  & (!\core1|CU|state.JPNZN1~q  & (!\core1|CU|state.CLAC1~q  & !\core1|CU|state.NOP1~q )))

	.dataa(\core1|CU|state.INCAC1~q ),
	.datab(\core1|CU|state.JPNZN1~q ),
	.datac(\core1|CU|state.CLAC1~q ),
	.datad(\core1|CU|state.NOP1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr5~3 .lut_mask = 16'h0001;
defparam \core1|CU|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \core1|CU|WideOr5~4 (
// Equation(s):
// \core1|CU|WideOr5~4_combout  = ((\core1|CU|WideOr5~2_combout ) # ((\core1|CU|WideOr5~1_combout ) # (!\core1|CU|WideOr5~3_combout ))) # (!\core1|CU|WideOr5~0_combout )

	.dataa(\core1|CU|WideOr5~0_combout ),
	.datab(\core1|CU|WideOr5~2_combout ),
	.datac(\core1|CU|WideOr5~1_combout ),
	.datad(\core1|CU|WideOr5~3_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr5~4 .lut_mask = 16'hFDFF;
defparam \core1|CU|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \core1|CU|state.END1~6 (
// Equation(s):
// \core1|CU|state.END1~6_combout  = (\core1|IR|data_out [1] & (((\core1|IR|data_out [4])))) # (!\core1|IR|data_out [1] & ((\core1|IR|data_out [0]) # ((\core1|IR|data_out [2]))))

	.dataa(\core1|IR|data_out [1]),
	.datab(\core1|IR|data_out [0]),
	.datac(\core1|IR|data_out [2]),
	.datad(\core1|IR|data_out [4]),
	.cin(gnd),
	.combout(\core1|CU|state.END1~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.END1~6 .lut_mask = 16'hFE54;
defparam \core1|CU|state.END1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \core1|CU|state.END1~7 (
// Equation(s):
// \core1|CU|state.END1~7_combout  = (!\core1|IR|data_out [5] & ((\core1|IR|data_out [3]) # (!\core1|CU|state.END1~6_combout )))

	.dataa(\core1|IR|data_out [5]),
	.datab(gnd),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|CU|state.END1~6_combout ),
	.cin(gnd),
	.combout(\core1|CU|state.END1~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.END1~7 .lut_mask = 16'h5055;
defparam \core1|CU|state.END1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \core1|CU|state.END1~5 (
// Equation(s):
// \core1|CU|state.END1~5_combout  = (\core1|IR|data_out [6]) # ((!\core1|IR|data_out [5] & (!\core1|IR|data_out [4] & !\core1|CU|state.END1~0_combout )))

	.dataa(\core1|IR|data_out [5]),
	.datab(\core1|IR|data_out [4]),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|CU|state.END1~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|state.END1~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.END1~5 .lut_mask = 16'hF0F1;
defparam \core1|CU|state.END1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \core1|CU|state.END1~8 (
// Equation(s):
// \core1|CU|state.END1~8_combout  = (\core1|IR|data_out [7] & ((\core1|CU|state.END1~5_combout ) # ((\core1|CU|state.END1~7_combout  & \core1|IR|data_out [6])))) # (!\core1|IR|data_out [7] & (\core1|CU|state.END1~7_combout  & (\core1|IR|data_out [6])))

	.dataa(\core1|IR|data_out [7]),
	.datab(\core1|CU|state.END1~7_combout ),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|CU|state.END1~5_combout ),
	.cin(gnd),
	.combout(\core1|CU|state.END1~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.END1~8 .lut_mask = 16'hEAC0;
defparam \core1|CU|state.END1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \core1|CU|WideOr0~0 (
// Equation(s):
// \core1|CU|WideOr0~0_combout  = (\core1|IR|data_out [2]) # ((\core1|IR|data_out [3]) # ((\core1|IR|data_out [0] & \core1|IR|data_out [1])))

	.dataa(\core1|IR|data_out [2]),
	.datab(\core1|IR|data_out [0]),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [1]),
	.cin(gnd),
	.combout(\core1|CU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr0~0 .lut_mask = 16'hFEFA;
defparam \core1|CU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \core1|CU|state.END1~1 (
// Equation(s):
// \core1|CU|state.END1~1_combout  = (!\core1|IR|data_out [4] & (\core1|CU|WideOr0~0_combout  & (!\core1|IR|data_out [6] & !\core1|IR|data_out [7])))

	.dataa(\core1|IR|data_out [4]),
	.datab(\core1|CU|WideOr0~0_combout ),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|IR|data_out [7]),
	.cin(gnd),
	.combout(\core1|CU|state.END1~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.END1~1 .lut_mask = 16'h0004;
defparam \core1|CU|state.END1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \core1|CU|WideOr3~0 (
// Equation(s):
// \core1|CU|WideOr3~0_combout  = (!\core1|IR|data_out [1] & ((\core1|IR|data_out [2] & ((!\core1|IR|data_out [3]))) # (!\core1|IR|data_out [2] & (!\core1|IR|data_out [0] & \core1|IR|data_out [3]))))

	.dataa(\core1|IR|data_out [2]),
	.datab(\core1|IR|data_out [0]),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [1]),
	.cin(gnd),
	.combout(\core1|CU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr3~0 .lut_mask = 16'h001A;
defparam \core1|CU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \core1|CU|state.END1~2 (
// Equation(s):
// \core1|CU|state.END1~2_combout  = (\core1|IR|data_out [7]) # ((\core1|IR|data_out [6] & !\core1|CU|WideOr3~0_combout ))

	.dataa(\core1|IR|data_out [7]),
	.datab(gnd),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|CU|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|state.END1~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.END1~2 .lut_mask = 16'hAAFA;
defparam \core1|CU|state.END1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \core1|CU|Decoder0~2 (
// Equation(s):
// \core1|CU|Decoder0~2_combout  = (!\core1|IR|data_out [2] & (!\core1|IR|data_out [0] & (!\core1|IR|data_out [3] & !\core1|IR|data_out [1])))

	.dataa(\core1|IR|data_out [2]),
	.datab(\core1|IR|data_out [0]),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [1]),
	.cin(gnd),
	.combout(\core1|CU|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder0~2 .lut_mask = 16'h0001;
defparam \core1|CU|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \core1|CU|state.END1~3 (
// Equation(s):
// \core1|CU|state.END1~3_combout  = (\core1|CU|state.END1~2_combout ) # ((!\core1|CU|Equal1~0_combout  & (!\core1|IR|data_out [6] & !\core1|CU|Decoder0~2_combout )))

	.dataa(\core1|CU|state.END1~2_combout ),
	.datab(\core1|CU|Equal1~0_combout ),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|CU|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\core1|CU|state.END1~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.END1~3 .lut_mask = 16'hAAAB;
defparam \core1|CU|state.END1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \core1|CU|state.END1~4 (
// Equation(s):
// \core1|CU|state.END1~4_combout  = (\core1|IR|data_out [5] & ((\core1|CU|state.END1~1_combout ) # ((\core1|IR|data_out [4] & \core1|CU|state.END1~3_combout ))))

	.dataa(\core1|CU|state.END1~1_combout ),
	.datab(\core1|IR|data_out [5]),
	.datac(\core1|IR|data_out [4]),
	.datad(\core1|CU|state.END1~3_combout ),
	.cin(gnd),
	.combout(\core1|CU|state.END1~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.END1~4 .lut_mask = 16'hC888;
defparam \core1|CU|state.END1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \core1|CU|state.END1~9 (
// Equation(s):
// \core1|CU|state.END1~9_combout  = (\core1|CU|state.END1~q ) # ((\core1|CU|state.FETCH4~q  & ((\core1|CU|state.END1~8_combout ) # (\core1|CU|state.END1~4_combout ))))

	.dataa(\core1|CU|state.END1~8_combout ),
	.datab(\core1|CU|state.END1~4_combout ),
	.datac(\core1|CU|state.END1~q ),
	.datad(\core1|CU|state.FETCH4~q ),
	.cin(gnd),
	.combout(\core1|CU|state.END1~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.END1~9 .lut_mask = 16'hFEF0;
defparam \core1|CU|state.END1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N9
dffeas \core1|CU|state.END1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state.END1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.END1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.END1 .is_wysiwyg = "true";
defparam \core1|CU|state.END1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \core1|CU|WideOr5 (
// Equation(s):
// \core1|CU|WideOr5~combout  = (\core1|CU|state.MVR_A1~q ) # ((\core1|CU|WideOr5~4_combout ) # ((\core1|CU|state.END1~q ) # (\core1|CU|state.SUB_R1~q )))

	.dataa(\core1|CU|state.MVR_A1~q ),
	.datab(\core1|CU|WideOr5~4_combout ),
	.datac(\core1|CU|state.END1~q ),
	.datad(\core1|CU|state.SUB_R1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr5 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \core1|CU|mux_sig[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|mux_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|mux_sig[2] .is_wysiwyg = "true";
defparam \core1|CU|mux_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneive_lcell_comb \core1|data_bus|Mux9~6 (
// Equation(s):
// \core1|data_bus|Mux9~6_combout  = (\core1|CU|mux_sig [2] & (!\core1|CU|mux_sig [1] & (\core1|CU|mux_sig [3] $ (\core1|CU|mux_sig [0]))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|CU|mux_sig [1]),
	.datac(\core1|CU|mux_sig [3]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~6 .lut_mask = 16'h0220;
defparam \core1|data_bus|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \core1|data_bus|Mux12~8 (
// Equation(s):
// \core1|data_bus|Mux12~8_combout  = (\core1|data_bus|Mux9~6_combout  & (\core1|TR|data_out [3])) # (!\core1|data_bus|Mux9~6_combout  & ((\core1|data_bus|Mux12~7_combout )))

	.dataa(gnd),
	.datab(\core1|data_bus|Mux9~6_combout ),
	.datac(\core1|TR|data_out [3]),
	.datad(\core1|data_bus|Mux12~7_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux12~8 .lut_mask = 16'hF3C0;
defparam \core1|data_bus|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \core1|IR|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|IR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|IR|data_out[3] .is_wysiwyg = "true";
defparam \core1|IR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \core1|CU|Decoder0~3 (
// Equation(s):
// \core1|CU|Decoder0~3_combout  = (\core1|IR|data_out [2] & (!\core1|IR|data_out [0] & (!\core1|IR|data_out [3] & !\core1|IR|data_out [1])))

	.dataa(\core1|IR|data_out [2]),
	.datab(\core1|IR|data_out [0]),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [1]),
	.cin(gnd),
	.combout(\core1|CU|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder0~3 .lut_mask = 16'h0002;
defparam \core1|CU|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \core1|CU|state~77 (
// Equation(s):
// \core1|CU|state~77_combout  = (\core1|CU|Decoder0~3_combout  & (\core1|CU|Decoder2~3_combout  & \core1|CU|state.FETCH4~q ))

	.dataa(\core1|CU|Decoder0~3_combout ),
	.datab(gnd),
	.datac(\core1|CU|Decoder2~3_combout ),
	.datad(\core1|CU|state.FETCH4~q ),
	.cin(gnd),
	.combout(\core1|CU|state~77_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~77 .lut_mask = 16'hA000;
defparam \core1|CU|state~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \core1|CU|state.MVR_SR1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.MVR_SR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.MVR_SR1 .is_wysiwyg = "true";
defparam \core1|CU|state.MVR_SR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \core1|CU|WideOr7~1 (
// Equation(s):
// \core1|CU|WideOr7~1_combout  = (!\core1|CU|state.MVR_SR1~q  & (!\core1|CU|state.LDAC_IB2~q  & (!\core1|CU|state.LDAC_IA2~q  & !\core1|CU|state.MVR_A1~q )))

	.dataa(\core1|CU|state.MVR_SR1~q ),
	.datab(\core1|CU|state.LDAC_IB2~q ),
	.datac(\core1|CU|state.LDAC_IA2~q ),
	.datad(\core1|CU|state.MVR_A1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr7~1 .lut_mask = 16'h0001;
defparam \core1|CU|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \core1|CU|WideOr7~2 (
// Equation(s):
// \core1|CU|WideOr7~2_combout  = (!\core1|CU|state.LDAC6~q  & (!\core1|CU|state.LDAC8~q  & \core1|CU|WideOr7~1_combout ))

	.dataa(gnd),
	.datab(\core1|CU|state.LDAC6~q ),
	.datac(\core1|CU|state.LDAC8~q ),
	.datad(\core1|CU|WideOr7~1_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr7~2 .lut_mask = 16'h0300;
defparam \core1|CU|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \core1|CU|WideOr9~2 (
// Equation(s):
// \core1|CU|WideOr9~2_combout  = (!\core1|CU|state.LDAC_IA3~q  & (!\core1|CU|state.MVAC_PR1~q  & (!\core1|CU|state.LDAC_IB3~q  & !\core1|CU|state.MVAC_C1~q )))

	.dataa(\core1|CU|state.LDAC_IA3~q ),
	.datab(\core1|CU|state.MVAC_PR1~q ),
	.datac(\core1|CU|state.LDAC_IB3~q ),
	.datad(\core1|CU|state.MVAC_C1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr9~2 .lut_mask = 16'h0001;
defparam \core1|CU|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \core1|CU|WideOr9~1 (
// Equation(s):
// \core1|CU|WideOr9~1_combout  = (\core1|CU|state.LDAC4~q ) # ((\core1|CU|state.FETCH2~q ) # ((\core1|CU|state.STAC2~q ) # (\core1|CU|state.LDAC2~q )))

	.dataa(\core1|CU|state.LDAC4~q ),
	.datab(\core1|CU|state.FETCH2~q ),
	.datac(\core1|CU|state.STAC2~q ),
	.datad(\core1|CU|state.LDAC2~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr9~1 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \core1|CU|WideOr9~3 (
// Equation(s):
// \core1|CU|WideOr9~3_combout  = (((\core1|CU|WideOr9~1_combout ) # (!\core1|CU|WideOr9~2_combout )) # (!\core1|CU|WideOr9~0_combout )) # (!\core1|CU|WideOr5~5_combout )

	.dataa(\core1|CU|WideOr5~5_combout ),
	.datab(\core1|CU|WideOr9~0_combout ),
	.datac(\core1|CU|WideOr9~2_combout ),
	.datad(\core1|CU|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr9~3 .lut_mask = 16'hFF7F;
defparam \core1|CU|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \core1|CU|WideOr9~4 (
// Equation(s):
// \core1|CU|WideOr9~4_combout  = (\core1|CU|state.MVR_CDR1~q ) # ((\core1|CU|state.STAC_IC2~q ) # ((\core1|CU|state.STAC4~q ) # (\core1|CU|state.STAC6~q )))

	.dataa(\core1|CU|state.MVR_CDR1~q ),
	.datab(\core1|CU|state.STAC_IC2~q ),
	.datac(\core1|CU|state.STAC4~q ),
	.datad(\core1|CU|state.STAC6~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr9~4 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \core1|CU|WideOr9 (
// Equation(s):
// \core1|CU|WideOr9~combout  = ((\core1|CU|WideOr9~3_combout ) # ((\core1|CU|WideOr9~4_combout ) # (\core1|CU|state.JPNZY2~q ))) # (!\core1|CU|WideOr7~2_combout )

	.dataa(\core1|CU|WideOr7~2_combout ),
	.datab(\core1|CU|WideOr9~3_combout ),
	.datac(\core1|CU|WideOr9~4_combout ),
	.datad(\core1|CU|state.JPNZY2~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr9 .lut_mask = 16'hFFFD;
defparam \core1|CU|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \core1|CU|load_decode_sig[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|load_decode_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|load_decode_sig[2] .is_wysiwyg = "true";
defparam \core1|CU|load_decode_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \core1|load_sig|Decoder0~12 (
// Equation(s):
// \core1|load_sig|Decoder0~12_combout  = (!\core1|CU|load_decode_sig [3] & (!\core1|CU|load_decode_sig [2] & (\core1|CU|load_decode_sig [1] & !\core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~12 .lut_mask = 16'h0010;
defparam \core1|load_sig|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \core1|IR|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|IR|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|IR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|IR|data_out[0] .is_wysiwyg = "true";
defparam \core1|IR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \core1|CU|Equal1~0 (
// Equation(s):
// \core1|CU|Equal1~0_combout  = (!\core1|IR|data_out [2] & (\core1|IR|data_out [0] & (!\core1|IR|data_out [3] & \core1|IR|data_out [1])))

	.dataa(\core1|IR|data_out [2]),
	.datab(\core1|IR|data_out [0]),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [1]),
	.cin(gnd),
	.combout(\core1|CU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Equal1~0 .lut_mask = 16'h0400;
defparam \core1|CU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \core1|CU|state~68 (
// Equation(s):
// \core1|CU|state~68_combout  = (\core1|CU|Decoder2~1_combout  & (\core1|CU|state.FETCH4~q  & \core1|CU|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\core1|CU|Decoder2~1_combout ),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~68_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~68 .lut_mask = 16'hC000;
defparam \core1|CU|state~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \core1|CU|state.STAC_IC1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.STAC_IC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.STAC_IC1 .is_wysiwyg = "true";
defparam \core1|CU|state.STAC_IC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \core1|CU|state.STAC_IC2~feeder (
// Equation(s):
// \core1|CU|state.STAC_IC2~feeder_combout  = \core1|CU|state.STAC_IC1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|CU|state.STAC_IC1~q ),
	.cin(gnd),
	.combout(\core1|CU|state.STAC_IC2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.STAC_IC2~feeder .lut_mask = 16'hFF00;
defparam \core1|CU|state.STAC_IC2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \core1|CU|state.STAC_IC2 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state.STAC_IC2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.STAC_IC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.STAC_IC2 .is_wysiwyg = "true";
defparam \core1|CU|state.STAC_IC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \core1|CU|WideOr6~0 (
// Equation(s):
// \core1|CU|WideOr6~0_combout  = (\core1|CU|state.STAC_IC2~q ) # ((\core1|CU|state.STAC_IC4~q ) # ((\core1|CU|state.STAC7~q ) # (\core1|CU|state.STAC6~q )))

	.dataa(\core1|CU|state.STAC_IC2~q ),
	.datab(\core1|CU|state.STAC_IC4~q ),
	.datac(\core1|CU|state.STAC7~q ),
	.datad(\core1|CU|state.STAC6~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr6~0 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \core1|CU|dram_write (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|dram_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|dram_write .is_wysiwyg = "true";
defparam \core1|CU|dram_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w [3] = (\core1|AR|data_out [15] & (\core1|AR|data_out [14] & (\core1|CU|dram_write~q  & \core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\core1|CU|dram_write~q ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w[3] .lut_mask = 16'h8000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~8 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout )))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~8 .lut_mask = 16'hBA98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~9 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~9 .lut_mask = 16'hBBC0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~10 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~10 .lut_mask = 16'hD9C8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~11 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ) # 
// ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~11 .lut_mask = 16'hBC8C;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \core1|data_bus|Mux13~0 (
// Equation(s):
// \core1|data_bus|Mux13~0_combout  = (\core1|data_bus|Mux9~1_combout  & ((\core1|C|data_out [2]) # ((\core1|data_bus|Mux9~0_combout )))) # (!\core1|data_bus|Mux9~1_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout  & 
// !\core1|data_bus|Mux9~0_combout ))))

	.dataa(\core1|data_bus|Mux9~1_combout ),
	.datab(\core1|C|data_out [2]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ),
	.datad(\core1|data_bus|Mux9~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux13~0 .lut_mask = 16'hAAD8;
defparam \core1|data_bus|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \core1|data_bus|Mux13~1 (
// Equation(s):
// \core1|data_bus|Mux13~1_combout  = (\core1|data_bus|Mux13~0_combout  & (((\iram|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (!\core1|data_bus|Mux9~0_combout )))) # (!\core1|data_bus|Mux13~0_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout  & ((\core1|data_bus|Mux9~0_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ),
	.datab(\core1|data_bus|Mux13~0_combout ),
	.datac(\iram|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\core1|data_bus|Mux9~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux13~1 .lut_mask = 16'hE2CC;
defparam \core1|data_bus|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneive_lcell_comb \core1|data_bus|Mux13~2 (
// Equation(s):
// \core1|data_bus|Mux13~2_combout  = (\core1|data_bus|Mux9~5_combout  & ((\core1|R|data_out [2]) # ((\core1|data_bus|Mux9~4_combout )))) # (!\core1|data_bus|Mux9~5_combout  & (((\core1|DR|data_out [2] & !\core1|data_bus|Mux9~4_combout ))))

	.dataa(\core1|data_bus|Mux9~5_combout ),
	.datab(\core1|R|data_out [2]),
	.datac(\core1|DR|data_out [2]),
	.datad(\core1|data_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux13~2 .lut_mask = 16'hAAD8;
defparam \core1|data_bus|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N27
dffeas \core1|PR|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[2] .is_wysiwyg = "true";
defparam \core1|PR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N25
dffeas \core1|CDR|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[2] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N3
dffeas \core1|SR|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[2] .is_wysiwyg = "true";
defparam \core1|SR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneive_lcell_comb \core1|data_bus|Mux13~3 (
// Equation(s):
// \core1|data_bus|Mux13~3_combout  = (\core1|CU|mux_sig [2] & ((\core1|A|data_out [2]) # ((\core1|CU|mux_sig [0])))) # (!\core1|CU|mux_sig [2] & (((\core1|SR|data_out [2] & !\core1|CU|mux_sig [0]))))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|A|data_out [2]),
	.datac(\core1|SR|data_out [2]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux13~3 .lut_mask = 16'hAAD8;
defparam \core1|data_bus|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \core1|data_bus|Mux13~4 (
// Equation(s):
// \core1|data_bus|Mux13~4_combout  = (\core1|CU|mux_sig [0] & ((\core1|data_bus|Mux13~3_combout  & (\core1|B|data_out [2])) # (!\core1|data_bus|Mux13~3_combout  & ((\core1|CDR|data_out [2]))))) # (!\core1|CU|mux_sig [0] & (((\core1|data_bus|Mux13~3_combout 
// ))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|B|data_out [2]),
	.datac(\core1|CDR|data_out [2]),
	.datad(\core1|data_bus|Mux13~3_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux13~4 .lut_mask = 16'hDDA0;
defparam \core1|data_bus|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneive_lcell_comb \core1|data_bus|Mux13~5 (
// Equation(s):
// \core1|data_bus|Mux13~5_combout  = (\core1|data_bus|Mux9~4_combout  & ((\core1|data_bus|Mux13~2_combout  & ((\core1|data_bus|Mux13~4_combout ))) # (!\core1|data_bus|Mux13~2_combout  & (\core1|PR|data_out [2])))) # (!\core1|data_bus|Mux9~4_combout  & 
// (\core1|data_bus|Mux13~2_combout ))

	.dataa(\core1|data_bus|Mux9~4_combout ),
	.datab(\core1|data_bus|Mux13~2_combout ),
	.datac(\core1|PR|data_out [2]),
	.datad(\core1|data_bus|Mux13~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux13~5 .lut_mask = 16'hEC64;
defparam \core1|data_bus|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cycloneive_lcell_comb \core1|data_bus|Mux13~6 (
// Equation(s):
// \core1|data_bus|Mux13~6_combout  = (\core1|data_bus|Mux9~2_combout  & (((\core1|data_bus|Mux9~3_combout )))) # (!\core1|data_bus|Mux9~2_combout  & ((\core1|data_bus|Mux9~3_combout  & ((\core1|AC|data_out [2]))) # (!\core1|data_bus|Mux9~3_combout  & 
// (\core1|data_bus|Mux13~5_combout ))))

	.dataa(\core1|data_bus|Mux13~5_combout ),
	.datab(\core1|AC|data_out [2]),
	.datac(\core1|data_bus|Mux9~2_combout ),
	.datad(\core1|data_bus|Mux9~3_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux13~6 .lut_mask = 16'hFC0A;
defparam \core1|data_bus|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneive_lcell_comb \core1|data_bus|Mux13~7 (
// Equation(s):
// \core1|data_bus|Mux13~7_combout  = (\core1|data_bus|Mux9~2_combout  & ((\core1|data_bus|Mux13~6_combout  & ((\core1|AC|data_out [10]))) # (!\core1|data_bus|Mux13~6_combout  & (\core1|data_bus|Mux13~1_combout )))) # (!\core1|data_bus|Mux9~2_combout  & 
// (((\core1|data_bus|Mux13~6_combout ))))

	.dataa(\core1|data_bus|Mux13~1_combout ),
	.datab(\core1|data_bus|Mux9~2_combout ),
	.datac(\core1|AC|data_out [10]),
	.datad(\core1|data_bus|Mux13~6_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux13~7 .lut_mask = 16'hF388;
defparam \core1|data_bus|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneive_lcell_comb \core1|data_bus|Mux13~8 (
// Equation(s):
// \core1|data_bus|Mux13~8_combout  = (\core1|data_bus|Mux9~6_combout  & ((\core1|TR|data_out [2]))) # (!\core1|data_bus|Mux9~6_combout  & (\core1|data_bus|Mux13~7_combout ))

	.dataa(\core1|data_bus|Mux13~7_combout ),
	.datab(gnd),
	.datac(\core1|TR|data_out [2]),
	.datad(\core1|data_bus|Mux9~6_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux13~8 .lut_mask = 16'hF0AA;
defparam \core1|data_bus|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \core1|IR|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|IR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|IR|data_out[2] .is_wysiwyg = "true";
defparam \core1|IR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \core1|CU|Decoder0~5 (
// Equation(s):
// \core1|CU|Decoder0~5_combout  = (\core1|IR|data_out [2] & (\core1|IR|data_out [0] & (!\core1|IR|data_out [3] & !\core1|IR|data_out [1])))

	.dataa(\core1|IR|data_out [2]),
	.datab(\core1|IR|data_out [0]),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [1]),
	.cin(gnd),
	.combout(\core1|CU|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder0~5 .lut_mask = 16'h0008;
defparam \core1|CU|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \core1|CU|state~81 (
// Equation(s):
// \core1|CU|state~81_combout  = (\core1|CU|Decoder0~5_combout  & (\core1|CU|Decoder2~8_combout  & \core1|CU|state.FETCH4~q ))

	.dataa(\core1|CU|Decoder0~5_combout ),
	.datab(\core1|CU|Decoder2~8_combout ),
	.datac(gnd),
	.datad(\core1|CU|state.FETCH4~q ),
	.cin(gnd),
	.combout(\core1|CU|state~81_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~81 .lut_mask = 16'h8800;
defparam \core1|CU|state~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \core1|CU|state.ADD_CDR1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.ADD_CDR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.ADD_CDR1 .is_wysiwyg = "true";
defparam \core1|CU|state.ADD_CDR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \core1|CU|WideOr12~0 (
// Equation(s):
// \core1|CU|WideOr12~0_combout  = (\core1|CU|state.ADD_CDR1~q ) # ((\core1|CU|state.MUL1~q ) # (!\core1|CU|WideOr4~2_combout ))

	.dataa(\core1|CU|state.ADD_CDR1~q ),
	.datab(gnd),
	.datac(\core1|CU|state.MUL1~q ),
	.datad(\core1|CU|WideOr4~2_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr12~0 .lut_mask = 16'hFAFF;
defparam \core1|CU|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \core1|CU|alu_sig[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|alu_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|alu_sig[2] .is_wysiwyg = "true";
defparam \core1|CU|alu_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneive_lcell_comb \core1|AC|Add0~64 (
// Equation(s):
// \core1|AC|Add0~64_combout  = (\core1|CU|inc_decode_sig [1] & (\core1|CU|inc_decode_sig [2] & (!\core1|CU|inc_decode_sig [0] & \core1|AC|Add0~58_combout )))

	.dataa(\core1|CU|inc_decode_sig [1]),
	.datab(\core1|CU|inc_decode_sig [2]),
	.datac(\core1|CU|inc_decode_sig [0]),
	.datad(\core1|AC|Add0~58_combout ),
	.cin(gnd),
	.combout(\core1|AC|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|Add0~64 .lut_mask = 16'h0800;
defparam \core1|AC|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneive_lcell_comb \core1|AC|data_out[13]~0 (
// Equation(s):
// \core1|AC|data_out[13]~0_combout  = (\core1|CU|alu_sig [2] & (\core1|ALU_ins|out [13])) # (!\core1|CU|alu_sig [2] & ((\core1|AC|Add0~64_combout )))

	.dataa(\core1|CU|alu_sig [2]),
	.datab(\core1|ALU_ins|out [13]),
	.datac(gnd),
	.datad(\core1|AC|Add0~64_combout ),
	.cin(gnd),
	.combout(\core1|AC|data_out[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AC|data_out[13]~0 .lut_mask = 16'hDD88;
defparam \core1|AC|data_out[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N9
dffeas \core1|AC|data_out[13] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AC|data_out[13]~0_combout ),
	.asdata(\core1|data_bus|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~5_combout ),
	.ena(\core1|AC|data_out[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AC|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AC|data_out[13] .is_wysiwyg = "true";
defparam \core1|AC|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~20 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ) # 
// (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  & 
// ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~20 .lut_mask = 16'hAAE4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~21 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~21 .lut_mask = 16'hEA62;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~22 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~22 .lut_mask = 16'hD9C8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~23 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~23 .lut_mask = 16'hE6C4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \core1|data_bus|Mux10~0 (
// Equation(s):
// \core1|data_bus|Mux10~0_combout  = (\core1|data_bus|Mux9~1_combout  & (((\core1|data_bus|Mux9~0_combout )))) # (!\core1|data_bus|Mux9~1_combout  & ((\core1|data_bus|Mux9~0_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout 
// )) # (!\core1|data_bus|Mux9~0_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout )))))

	.dataa(\core1|data_bus|Mux9~1_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ),
	.datad(\core1|data_bus|Mux9~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux10~0 .lut_mask = 16'hEE50;
defparam \core1|data_bus|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneive_lcell_comb \core1|data_bus|Mux10~1 (
// Equation(s):
// \core1|data_bus|Mux10~1_combout  = (\core1|data_bus|Mux9~1_combout  & ((\core1|data_bus|Mux10~0_combout  & (\iram|altsyncram_component|auto_generated|altsyncram1|q_a [5])) # (!\core1|data_bus|Mux10~0_combout  & ((\core1|C|data_out [5]))))) # 
// (!\core1|data_bus|Mux9~1_combout  & (((\core1|data_bus|Mux10~0_combout ))))

	.dataa(\iram|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(\core1|C|data_out [5]),
	.datac(\core1|data_bus|Mux9~1_combout ),
	.datad(\core1|data_bus|Mux10~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux10~1 .lut_mask = 16'hAFC0;
defparam \core1|data_bus|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N31
dffeas \core1|SR|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[5] .is_wysiwyg = "true";
defparam \core1|SR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneive_lcell_comb \core1|data_bus|Mux10~3 (
// Equation(s):
// \core1|data_bus|Mux10~3_combout  = (\core1|CU|mux_sig [0] & (\core1|CU|mux_sig [2])) # (!\core1|CU|mux_sig [0] & ((\core1|CU|mux_sig [2] & ((\core1|A|data_out [5]))) # (!\core1|CU|mux_sig [2] & (\core1|SR|data_out [5]))))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|SR|data_out [5]),
	.datad(\core1|A|data_out [5]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux10~3 .lut_mask = 16'hDC98;
defparam \core1|data_bus|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N21
dffeas \core1|CDR|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[5] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \core1|data_bus|Mux10~4 (
// Equation(s):
// \core1|data_bus|Mux10~4_combout  = (\core1|data_bus|Mux10~3_combout  & ((\core1|B|data_out [5]) # ((!\core1|CU|mux_sig [0])))) # (!\core1|data_bus|Mux10~3_combout  & (((\core1|CDR|data_out [5] & \core1|CU|mux_sig [0]))))

	.dataa(\core1|data_bus|Mux10~3_combout ),
	.datab(\core1|B|data_out [5]),
	.datac(\core1|CDR|data_out [5]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux10~4 .lut_mask = 16'hD8AA;
defparam \core1|data_bus|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \core1|PR|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[5] .is_wysiwyg = "true";
defparam \core1|PR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneive_lcell_comb \core1|data_bus|Mux10~2 (
// Equation(s):
// \core1|data_bus|Mux10~2_combout  = (\core1|data_bus|Mux9~5_combout  & (((\core1|data_bus|Mux9~4_combout )))) # (!\core1|data_bus|Mux9~5_combout  & ((\core1|data_bus|Mux9~4_combout  & ((\core1|PR|data_out [5]))) # (!\core1|data_bus|Mux9~4_combout  & 
// (\core1|DR|data_out [5]))))

	.dataa(\core1|DR|data_out [5]),
	.datab(\core1|data_bus|Mux9~5_combout ),
	.datac(\core1|PR|data_out [5]),
	.datad(\core1|data_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux10~2 .lut_mask = 16'hFC22;
defparam \core1|data_bus|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \core1|data_bus|Mux10~5 (
// Equation(s):
// \core1|data_bus|Mux10~5_combout  = (\core1|data_bus|Mux10~2_combout  & (((\core1|data_bus|Mux10~4_combout ) # (!\core1|data_bus|Mux9~5_combout )))) # (!\core1|data_bus|Mux10~2_combout  & (\core1|R|data_out [5] & ((\core1|data_bus|Mux9~5_combout ))))

	.dataa(\core1|R|data_out [5]),
	.datab(\core1|data_bus|Mux10~4_combout ),
	.datac(\core1|data_bus|Mux10~2_combout ),
	.datad(\core1|data_bus|Mux9~5_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux10~5 .lut_mask = 16'hCAF0;
defparam \core1|data_bus|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneive_lcell_comb \core1|data_bus|Mux10~6 (
// Equation(s):
// \core1|data_bus|Mux10~6_combout  = (\core1|data_bus|Mux9~3_combout  & (((\core1|data_bus|Mux9~2_combout )))) # (!\core1|data_bus|Mux9~3_combout  & ((\core1|data_bus|Mux9~2_combout  & (\core1|data_bus|Mux10~1_combout )) # (!\core1|data_bus|Mux9~2_combout  
// & ((\core1|data_bus|Mux10~5_combout )))))

	.dataa(\core1|data_bus|Mux10~1_combout ),
	.datab(\core1|data_bus|Mux10~5_combout ),
	.datac(\core1|data_bus|Mux9~3_combout ),
	.datad(\core1|data_bus|Mux9~2_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux10~6 .lut_mask = 16'hFA0C;
defparam \core1|data_bus|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneive_lcell_comb \core1|data_bus|Mux10~7 (
// Equation(s):
// \core1|data_bus|Mux10~7_combout  = (\core1|data_bus|Mux9~3_combout  & ((\core1|data_bus|Mux10~6_combout  & (\core1|AC|data_out [13])) # (!\core1|data_bus|Mux10~6_combout  & ((\core1|AC|data_out [5]))))) # (!\core1|data_bus|Mux9~3_combout  & 
// (((\core1|data_bus|Mux10~6_combout ))))

	.dataa(\core1|AC|data_out [13]),
	.datab(\core1|data_bus|Mux9~3_combout ),
	.datac(\core1|AC|data_out [5]),
	.datad(\core1|data_bus|Mux10~6_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux10~7 .lut_mask = 16'hBBC0;
defparam \core1|data_bus|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneive_lcell_comb \core1|data_bus|Mux10~8 (
// Equation(s):
// \core1|data_bus|Mux10~8_combout  = (\core1|data_bus|Mux9~6_combout  & ((\core1|TR|data_out [5]))) # (!\core1|data_bus|Mux9~6_combout  & (\core1|data_bus|Mux10~7_combout ))

	.dataa(\core1|data_bus|Mux10~7_combout ),
	.datab(gnd),
	.datac(\core1|data_bus|Mux9~6_combout ),
	.datad(\core1|TR|data_out [5]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux10~8 .lut_mask = 16'hFA0A;
defparam \core1|data_bus|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \core1|IR|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|IR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|IR|data_out[5] .is_wysiwyg = "true";
defparam \core1|IR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \core1|CU|Decoder2~10 (
// Equation(s):
// \core1|CU|Decoder2~10_combout  = (\core1|IR|data_out [4] & (\core1|IR|data_out [6] & (!\core1|IR|data_out [5] & !\core1|IR|data_out [7])))

	.dataa(\core1|IR|data_out [4]),
	.datab(\core1|IR|data_out [6]),
	.datac(\core1|IR|data_out [5]),
	.datad(\core1|IR|data_out [7]),
	.cin(gnd),
	.combout(\core1|CU|Decoder2~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder2~10 .lut_mask = 16'h0008;
defparam \core1|CU|Decoder2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \core1|CU|state~83 (
// Equation(s):
// \core1|CU|state~83_combout  = (\core1|CU|Decoder2~10_combout  & (\core1|CU|state.FETCH4~q  & \core1|CU|Equal1~0_combout ))

	.dataa(\core1|CU|Decoder2~10_combout ),
	.datab(gnd),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~83_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~83 .lut_mask = 16'hA000;
defparam \core1|CU|state~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \core1|CU|state.MVAC_C1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.MVAC_C1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.MVAC_C1 .is_wysiwyg = "true";
defparam \core1|CU|state.MVAC_C1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \core1|CU|Decoder0~6 (
// Equation(s):
// \core1|CU|Decoder0~6_combout  = (\core1|IR|data_out [2] & (\core1|IR|data_out [0] & (!\core1|IR|data_out [3] & \core1|IR|data_out [1])))

	.dataa(\core1|IR|data_out [2]),
	.datab(\core1|IR|data_out [0]),
	.datac(\core1|IR|data_out [3]),
	.datad(\core1|IR|data_out [1]),
	.cin(gnd),
	.combout(\core1|CU|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder0~6 .lut_mask = 16'h0800;
defparam \core1|CU|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \core1|CU|state~82 (
// Equation(s):
// \core1|CU|state~82_combout  = (\core1|CU|Decoder0~6_combout  & (\core1|CU|Decoder2~10_combout  & \core1|CU|state.FETCH4~q ))

	.dataa(\core1|CU|Decoder0~6_combout ),
	.datab(\core1|CU|Decoder2~10_combout ),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core1|CU|state~82_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~82 .lut_mask = 16'h8080;
defparam \core1|CU|state~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N19
dffeas \core1|CU|state.MVAC_R1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.MVAC_R1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.MVAC_R1 .is_wysiwyg = "true";
defparam \core1|CU|state.MVAC_R1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \core1|CU|WideOr8~1 (
// Equation(s):
// \core1|CU|WideOr8~1_combout  = (\core1|CU|WideOr4~0_combout  & (!\core1|CU|state.MVAC_B1~q  & (!\core1|CU|state.MVAC_A1~q  & !\core1|CU|state.MVAC_R1~q )))

	.dataa(\core1|CU|WideOr4~0_combout ),
	.datab(\core1|CU|state.MVAC_B1~q ),
	.datac(\core1|CU|state.MVAC_A1~q ),
	.datad(\core1|CU|state.MVAC_R1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr8~1 .lut_mask = 16'h0002;
defparam \core1|CU|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \core1|CU|WideOr8 (
// Equation(s):
// \core1|CU|WideOr8~combout  = (\core1|CU|state.MVAC_C1~q ) # ((!\core1|CU|WideOr8~0_combout ) # (!\core1|CU|WideOr8~1_combout ))

	.dataa(gnd),
	.datab(\core1|CU|state.MVAC_C1~q ),
	.datac(\core1|CU|WideOr8~1_combout ),
	.datad(\core1|CU|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr8 .lut_mask = 16'hCFFF;
defparam \core1|CU|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \core1|CU|load_decode_sig[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|load_decode_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|load_decode_sig[3] .is_wysiwyg = "true";
defparam \core1|CU|load_decode_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \core1|load_sig|Decoder0~11 (
// Equation(s):
// \core1|load_sig|Decoder0~11_combout  = (\core1|CU|load_decode_sig [3] & (!\core1|CU|load_decode_sig [2] & (!\core1|CU|load_decode_sig [1] & \core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~11 .lut_mask = 16'h0200;
defparam \core1|load_sig|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N1
dffeas \core1|TR|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|TR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|TR|data_out[6] .is_wysiwyg = "true";
defparam \core1|TR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneive_lcell_comb \core1|data_bus|Mux9~15 (
// Equation(s):
// \core1|data_bus|Mux9~15_combout  = (\core1|data_bus|Mux9~6_combout  & (\core1|TR|data_out [6])) # (!\core1|data_bus|Mux9~6_combout  & ((\core1|data_bus|Mux9~14_combout )))

	.dataa(\core1|TR|data_out [6]),
	.datab(\core1|data_bus|Mux9~14_combout ),
	.datac(\core1|data_bus|Mux9~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~15 .lut_mask = 16'hACAC;
defparam \core1|data_bus|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N13
dffeas \core1|IR|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|data_bus|Mux9~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|load_sig|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|IR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|IR|data_out[6] .is_wysiwyg = "true";
defparam \core1|IR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \core1|CU|Decoder2~0 (
// Equation(s):
// \core1|CU|Decoder2~0_combout  = (!\core1|IR|data_out [4] & (!\core1|IR|data_out [6] & (!\core1|IR|data_out [7] & \core1|IR|data_out [5])))

	.dataa(\core1|IR|data_out [4]),
	.datab(\core1|IR|data_out [6]),
	.datac(\core1|IR|data_out [7]),
	.datad(\core1|IR|data_out [5]),
	.cin(gnd),
	.combout(\core1|CU|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder2~0 .lut_mask = 16'h0100;
defparam \core1|CU|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \core1|CU|state~64 (
// Equation(s):
// \core1|CU|state~64_combout  = (\core1|CU|Decoder2~0_combout  & (\core1|CU|state.FETCH4~q  & \core1|CU|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\core1|CU|Decoder2~0_combout ),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~64_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~64 .lut_mask = 16'hC000;
defparam \core1|CU|state~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \core1|CU|state.LDAC1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC1 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC1 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \core1|CU|state.LDAC2 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.LDAC1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC2 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \core1|CU|state.LDAC3~feeder (
// Equation(s):
// \core1|CU|state.LDAC3~feeder_combout  = \core1|CU|state.LDAC2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|CU|state.LDAC2~q ),
	.cin(gnd),
	.combout(\core1|CU|state.LDAC3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.LDAC3~feeder .lut_mask = 16'hFF00;
defparam \core1|CU|state.LDAC3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \core1|CU|state.LDAC3 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state.LDAC3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC3 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \core1|CU|state.LDAC4~feeder (
// Equation(s):
// \core1|CU|state.LDAC4~feeder_combout  = \core1|CU|state.LDAC3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|CU|state.LDAC3~q ),
	.cin(gnd),
	.combout(\core1|CU|state.LDAC4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.LDAC4~feeder .lut_mask = 16'hFF00;
defparam \core1|CU|state.LDAC4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \core1|CU|state.LDAC4 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state.LDAC4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC4 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC4 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \core1|CU|state.LDAC5 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.LDAC4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC5 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC5 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \core1|CU|state.LDAC6 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.LDAC5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC6 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC6 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N31
dffeas \core1|CU|state.LDAC7 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.LDAC6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.LDAC7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.LDAC7 .is_wysiwyg = "true";
defparam \core1|CU|state.LDAC7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \core1|CU|WideOr20~0 (
// Equation(s):
// \core1|CU|WideOr20~0_combout  = (\core1|CU|state.LDAC7~q ) # ((\core1|CU|state.LDAC5~q ) # ((\core1|CU|state.LDAC_IA1~q ) # (\core1|CU|state.LDAC_IB1~q )))

	.dataa(\core1|CU|state.LDAC7~q ),
	.datab(\core1|CU|state.LDAC5~q ),
	.datac(\core1|CU|state.LDAC_IA1~q ),
	.datad(\core1|CU|state.LDAC_IB1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr20~0 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \core1|CU|dram_read (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|dram_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|dram_read .is_wysiwyg = "true";
defparam \core1|CU|dram_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~18 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~18 .lut_mask = 16'hFC0A;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~19 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ) # 
// ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~19 .lut_mask = 16'hBC8C;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \core1|data_bus|Mux11~0 (
// Equation(s):
// \core1|data_bus|Mux11~0_combout  = (\core1|data_bus|Mux9~1_combout  & (((\core1|C|data_out [4]) # (\core1|data_bus|Mux9~0_combout )))) # (!\core1|data_bus|Mux9~1_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout  & 
// ((!\core1|data_bus|Mux9~0_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ),
	.datab(\core1|data_bus|Mux9~1_combout ),
	.datac(\core1|C|data_out [4]),
	.datad(\core1|data_bus|Mux9~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux11~0 .lut_mask = 16'hCCE2;
defparam \core1|data_bus|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~16 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~16 .lut_mask = 16'hB9A8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~17 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ) # 
// ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~17 .lut_mask = 16'hDA8A;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \core1|data_bus|Mux11~1 (
// Equation(s):
// \core1|data_bus|Mux11~1_combout  = (\core1|data_bus|Mux11~0_combout  & (((\iram|altsyncram_component|auto_generated|altsyncram1|q_a [4])) # (!\core1|data_bus|Mux9~0_combout ))) # (!\core1|data_bus|Mux11~0_combout  & (\core1|data_bus|Mux9~0_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ))))

	.dataa(\core1|data_bus|Mux11~0_combout ),
	.datab(\core1|data_bus|Mux9~0_combout ),
	.datac(\iram|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux11~1 .lut_mask = 16'hE6A2;
defparam \core1|data_bus|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneive_lcell_comb \core1|data_bus|Mux11~2 (
// Equation(s):
// \core1|data_bus|Mux11~2_combout  = (\core1|data_bus|Mux9~5_combout  & ((\core1|R|data_out [4]) # ((\core1|data_bus|Mux9~4_combout )))) # (!\core1|data_bus|Mux9~5_combout  & (((\core1|DR|data_out [4] & !\core1|data_bus|Mux9~4_combout ))))

	.dataa(\core1|R|data_out [4]),
	.datab(\core1|data_bus|Mux9~5_combout ),
	.datac(\core1|DR|data_out [4]),
	.datad(\core1|data_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux11~2 .lut_mask = 16'hCCB8;
defparam \core1|data_bus|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \core1|SR|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[4] .is_wysiwyg = "true";
defparam \core1|SR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N7
dffeas \core1|CDR|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[4] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \core1|data_bus|Mux11~3 (
// Equation(s):
// \core1|data_bus|Mux11~3_combout  = (\core1|CU|mux_sig [0] & ((\core1|CU|mux_sig [2]) # ((\core1|CDR|data_out [4])))) # (!\core1|CU|mux_sig [0] & (!\core1|CU|mux_sig [2] & (\core1|SR|data_out [4])))

	.dataa(\core1|CU|mux_sig [0]),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|SR|data_out [4]),
	.datad(\core1|CDR|data_out [4]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux11~3 .lut_mask = 16'hBA98;
defparam \core1|data_bus|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \core1|data_bus|Mux11~4 (
// Equation(s):
// \core1|data_bus|Mux11~4_combout  = (\core1|CU|mux_sig [2] & ((\core1|data_bus|Mux11~3_combout  & ((\core1|B|data_out [4]))) # (!\core1|data_bus|Mux11~3_combout  & (\core1|A|data_out [4])))) # (!\core1|CU|mux_sig [2] & (((\core1|data_bus|Mux11~3_combout 
// ))))

	.dataa(\core1|A|data_out [4]),
	.datab(\core1|CU|mux_sig [2]),
	.datac(\core1|B|data_out [4]),
	.datad(\core1|data_bus|Mux11~3_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux11~4 .lut_mask = 16'hF388;
defparam \core1|data_bus|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N1
dffeas \core1|PR|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[4] .is_wysiwyg = "true";
defparam \core1|PR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_lcell_comb \core1|data_bus|Mux11~5 (
// Equation(s):
// \core1|data_bus|Mux11~5_combout  = (\core1|data_bus|Mux11~2_combout  & ((\core1|data_bus|Mux11~4_combout ) # ((!\core1|data_bus|Mux9~4_combout )))) # (!\core1|data_bus|Mux11~2_combout  & (((\core1|PR|data_out [4] & \core1|data_bus|Mux9~4_combout ))))

	.dataa(\core1|data_bus|Mux11~2_combout ),
	.datab(\core1|data_bus|Mux11~4_combout ),
	.datac(\core1|PR|data_out [4]),
	.datad(\core1|data_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux11~5 .lut_mask = 16'hD8AA;
defparam \core1|data_bus|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneive_lcell_comb \core1|data_bus|Mux11~6 (
// Equation(s):
// \core1|data_bus|Mux11~6_combout  = (\core1|data_bus|Mux9~3_combout  & ((\core1|data_bus|Mux9~2_combout ) # ((\core1|AC|data_out [4])))) # (!\core1|data_bus|Mux9~3_combout  & (!\core1|data_bus|Mux9~2_combout  & ((\core1|data_bus|Mux11~5_combout ))))

	.dataa(\core1|data_bus|Mux9~3_combout ),
	.datab(\core1|data_bus|Mux9~2_combout ),
	.datac(\core1|AC|data_out [4]),
	.datad(\core1|data_bus|Mux11~5_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux11~6 .lut_mask = 16'hB9A8;
defparam \core1|data_bus|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \core1|data_bus|Mux11~7 (
// Equation(s):
// \core1|data_bus|Mux11~7_combout  = (\core1|data_bus|Mux11~6_combout  & (((\core1|AC|data_out [12]) # (!\core1|data_bus|Mux9~2_combout )))) # (!\core1|data_bus|Mux11~6_combout  & (\core1|data_bus|Mux11~1_combout  & (\core1|data_bus|Mux9~2_combout )))

	.dataa(\core1|data_bus|Mux11~1_combout ),
	.datab(\core1|data_bus|Mux11~6_combout ),
	.datac(\core1|data_bus|Mux9~2_combout ),
	.datad(\core1|AC|data_out [12]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux11~7 .lut_mask = 16'hEC2C;
defparam \core1|data_bus|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneive_lcell_comb \core1|data_bus|Mux11~8 (
// Equation(s):
// \core1|data_bus|Mux11~8_combout  = (\core1|data_bus|Mux9~6_combout  & ((\core1|TR|data_out [4]))) # (!\core1|data_bus|Mux9~6_combout  & (\core1|data_bus|Mux11~7_combout ))

	.dataa(gnd),
	.datab(\core1|data_bus|Mux11~7_combout ),
	.datac(\core1|data_bus|Mux9~6_combout ),
	.datad(\core1|TR|data_out [4]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux11~8 .lut_mask = 16'hFC0C;
defparam \core1|data_bus|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \core1|IR|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|IR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|IR|data_out[4] .is_wysiwyg = "true";
defparam \core1|IR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \core1|CU|Decoder2~1 (
// Equation(s):
// \core1|CU|Decoder2~1_combout  = (\core1|IR|data_out [4] & (\core1|IR|data_out [5] & (!\core1|IR|data_out [6] & !\core1|IR|data_out [7])))

	.dataa(\core1|IR|data_out [4]),
	.datab(\core1|IR|data_out [5]),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|IR|data_out [7]),
	.cin(gnd),
	.combout(\core1|CU|Decoder2~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder2~1 .lut_mask = 16'h0008;
defparam \core1|CU|Decoder2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \core1|CU|state~65 (
// Equation(s):
// \core1|CU|state~65_combout  = (\core1|CU|Decoder2~1_combout  & (\core1|CU|state.FETCH4~q  & \core1|CU|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\core1|CU|Decoder2~1_combout ),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~65_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~65 .lut_mask = 16'hC000;
defparam \core1|CU|state~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \core1|CU|state.STAC1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.STAC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.STAC1 .is_wysiwyg = "true";
defparam \core1|CU|state.STAC1 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \core1|CU|state.STAC2 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.STAC1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.STAC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.STAC2 .is_wysiwyg = "true";
defparam \core1|CU|state.STAC2 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \core1|CU|state.STAC3 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.STAC2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.STAC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.STAC3 .is_wysiwyg = "true";
defparam \core1|CU|state.STAC3 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \core1|CU|state.STAC4 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.STAC3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.STAC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.STAC4 .is_wysiwyg = "true";
defparam \core1|CU|state.STAC4 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \core1|CU|state.STAC5 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.STAC4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.STAC5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.STAC5 .is_wysiwyg = "true";
defparam \core1|CU|state.STAC5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \core1|CU|state.STAC6~feeder (
// Equation(s):
// \core1|CU|state.STAC6~feeder_combout  = \core1|CU|state.STAC5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|CU|state.STAC5~q ),
	.cin(gnd),
	.combout(\core1|CU|state.STAC6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.STAC6~feeder .lut_mask = 16'hFF00;
defparam \core1|CU|state.STAC6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \core1|CU|state.STAC6 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state.STAC6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.STAC6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.STAC6 .is_wysiwyg = "true";
defparam \core1|CU|state.STAC6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \core1|CU|state.STAC7~feeder (
// Equation(s):
// \core1|CU|state.STAC7~feeder_combout  = \core1|CU|state.STAC6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|CU|state.STAC6~q ),
	.cin(gnd),
	.combout(\core1|CU|state.STAC7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.STAC7~feeder .lut_mask = 16'hFF00;
defparam \core1|CU|state.STAC7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \core1|CU|state.STAC7 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state.STAC7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.STAC7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.STAC7 .is_wysiwyg = "true";
defparam \core1|CU|state.STAC7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \core1|CU|WideOr5~5 (
// Equation(s):
// \core1|CU|WideOr5~5_combout  = (!\core1|CU|state.STAC7~q  & (!\core1|CU|state.LDAC9~q  & !\core1|CU|state.STAC_IC4~q ))

	.dataa(gnd),
	.datab(\core1|CU|state.STAC7~q ),
	.datac(\core1|CU|state.LDAC9~q ),
	.datad(\core1|CU|state.STAC_IC4~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr5~5 .lut_mask = 16'h0003;
defparam \core1|CU|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \core1|CU|WideOr22~0 (
// Equation(s):
// \core1|CU|WideOr22~0_combout  = (((!\core1|CU|WideOr9~2_combout ) # (!\core1|CU|WideOr9~0_combout )) # (!\core1|CU|WideOr5~3_combout )) # (!\core1|CU|WideOr5~5_combout )

	.dataa(\core1|CU|WideOr5~5_combout ),
	.datab(\core1|CU|WideOr5~3_combout ),
	.datac(\core1|CU|WideOr9~0_combout ),
	.datad(\core1|CU|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr22~0 .lut_mask = 16'h7FFF;
defparam \core1|CU|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \core1|CU|WideOr22~1 (
// Equation(s):
// \core1|CU|WideOr22~1_combout  = (!\core1|CU|WideOr22~0_combout  & (!\core1|CU|state.JPNZY3~q  & (!\core1|CU|WideOr12~0_combout  & \core1|CU|WideOr8~1_combout )))

	.dataa(\core1|CU|WideOr22~0_combout ),
	.datab(\core1|CU|state.JPNZY3~q ),
	.datac(\core1|CU|WideOr12~0_combout ),
	.datad(\core1|CU|WideOr8~1_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr22~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr22~1 .lut_mask = 16'h0100;
defparam \core1|CU|WideOr22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N27
dffeas \core1|CU|state.000000 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.000000 .is_wysiwyg = "true";
defparam \core1|CU|state.000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \core1|CU|state.FETCH2~0 (
// Equation(s):
// \core1|CU|state.FETCH2~0_combout  = !\core1|CU|state.000000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core1|CU|state.000000~q ),
	.cin(gnd),
	.combout(\core1|CU|state.FETCH2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state.FETCH2~0 .lut_mask = 16'h00FF;
defparam \core1|CU|state.FETCH2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \core1|CU|state.FETCH2 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state.FETCH2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.FETCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.FETCH2 .is_wysiwyg = "true";
defparam \core1|CU|state.FETCH2 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \core1|CU|state.FETCH3 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.FETCH2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.FETCH3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.FETCH3 .is_wysiwyg = "true";
defparam \core1|CU|state.FETCH3 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \core1|CU|state.FETCH4 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|CU|state.FETCH3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.FETCH4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.FETCH4 .is_wysiwyg = "true";
defparam \core1|CU|state.FETCH4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \core1|CU|Decoder2~9 (
// Equation(s):
// \core1|CU|Decoder2~9_combout  = (!\core1|IR|data_out [4] & (\core1|IR|data_out [5] & (\core1|IR|data_out [6] & !\core1|IR|data_out [7])))

	.dataa(\core1|IR|data_out [4]),
	.datab(\core1|IR|data_out [5]),
	.datac(\core1|IR|data_out [6]),
	.datad(\core1|IR|data_out [7]),
	.cin(gnd),
	.combout(\core1|CU|Decoder2~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|Decoder2~9 .lut_mask = 16'h0040;
defparam \core1|CU|Decoder2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \core1|CU|state~80 (
// Equation(s):
// \core1|CU|state~80_combout  = (\core1|CU|state.FETCH4~q  & \core1|CU|Decoder2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|state.FETCH4~q ),
	.datad(\core1|CU|Decoder2~9_combout ),
	.cin(gnd),
	.combout(\core1|CU|state~80_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|state~80 .lut_mask = 16'hF000;
defparam \core1|CU|state~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \core1|CU|state.MUL1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|state~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|state.MUL1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|state.MUL1 .is_wysiwyg = "true";
defparam \core1|CU|state.MUL1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \core1|CU|WideOr6~2 (
// Equation(s):
// \core1|CU|WideOr6~2_combout  = (\core1|CU|state.MUL1~q ) # ((\core1|CU|state.MVAC_PR1~q ) # ((\core1|CU|state.MVAC_C1~q ) # (\core1|CU|state.SUB_R1~q )))

	.dataa(\core1|CU|state.MUL1~q ),
	.datab(\core1|CU|state.MVAC_PR1~q ),
	.datac(\core1|CU|state.MVAC_C1~q ),
	.datad(\core1|CU|state.SUB_R1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr6~2 .lut_mask = 16'hFFFE;
defparam \core1|CU|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \core1|CU|WideOr6~3 (
// Equation(s):
// \core1|CU|WideOr6~3_combout  = (\core1|CU|WideOr6~2_combout ) # (\core1|CU|WideOr6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core1|CU|WideOr6~2_combout ),
	.datad(\core1|CU|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\core1|CU|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr6~3 .lut_mask = 16'hFFF0;
defparam \core1|CU|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \core1|CU|WideOr6~5 (
// Equation(s):
// \core1|CU|WideOr6~5_combout  = (!\core1|CU|WideOr6~3_combout  & (\core1|CU|WideOr6~4_combout  & (\core1|CU|WideOr6~1_combout  & !\core1|CU|state.MVAC_R1~q )))

	.dataa(\core1|CU|WideOr6~3_combout ),
	.datab(\core1|CU|WideOr6~4_combout ),
	.datac(\core1|CU|WideOr6~1_combout ),
	.datad(\core1|CU|state.MVAC_R1~q ),
	.cin(gnd),
	.combout(\core1|CU|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|CU|WideOr6~5 .lut_mask = 16'h0040;
defparam \core1|CU|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \core1|CU|mux_sig[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\core1|CU|WideOr6~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CU|mux_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CU|mux_sig[1] .is_wysiwyg = "true";
defparam \core1|CU|mux_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneive_lcell_comb \core1|data_bus|Mux9~3 (
// Equation(s):
// \core1|data_bus|Mux9~3_combout  = (!\core1|CU|mux_sig [1] & (\core1|CU|mux_sig [3] & \core1|CU|mux_sig [0]))

	.dataa(gnd),
	.datab(\core1|CU|mux_sig [1]),
	.datac(\core1|CU|mux_sig [3]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux9~3 .lut_mask = 16'h3000;
defparam \core1|data_bus|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneive_lcell_comb \core1|data_bus|Mux15~2 (
// Equation(s):
// \core1|data_bus|Mux15~2_combout  = (\core1|data_bus|Mux9~5_combout  & ((\core1|R|data_out [0]) # ((\core1|data_bus|Mux9~4_combout )))) # (!\core1|data_bus|Mux9~5_combout  & (((\core1|DR|data_out [0] & !\core1|data_bus|Mux9~4_combout ))))

	.dataa(\core1|R|data_out [0]),
	.datab(\core1|data_bus|Mux9~5_combout ),
	.datac(\core1|DR|data_out [0]),
	.datad(\core1|data_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux15~2 .lut_mask = 16'hCCB8;
defparam \core1|data_bus|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N13
dffeas \core1|PR|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|PR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|PR|data_out[0] .is_wysiwyg = "true";
defparam \core1|PR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N15
dffeas \core1|SR|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|SR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|SR|data_out[0] .is_wysiwyg = "true";
defparam \core1|SR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \core1|data_bus|Mux15~3 (
// Equation(s):
// \core1|data_bus|Mux15~3_combout  = (\core1|CU|mux_sig [2] & ((\core1|CU|mux_sig [0]) # ((\core1|A|data_out [0])))) # (!\core1|CU|mux_sig [2] & (!\core1|CU|mux_sig [0] & (\core1|SR|data_out [0])))

	.dataa(\core1|CU|mux_sig [2]),
	.datab(\core1|CU|mux_sig [0]),
	.datac(\core1|SR|data_out [0]),
	.datad(\core1|A|data_out [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux15~3 .lut_mask = 16'hBA98;
defparam \core1|data_bus|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N21
dffeas \core1|CDR|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core1|data_bus|Mux15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|load_sig|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|CDR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|CDR|data_out[0] .is_wysiwyg = "true";
defparam \core1|CDR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \core1|data_bus|Mux15~4 (
// Equation(s):
// \core1|data_bus|Mux15~4_combout  = (\core1|data_bus|Mux15~3_combout  & ((\core1|B|data_out [0]) # ((!\core1|CU|mux_sig [0])))) # (!\core1|data_bus|Mux15~3_combout  & (((\core1|CDR|data_out [0] & \core1|CU|mux_sig [0]))))

	.dataa(\core1|B|data_out [0]),
	.datab(\core1|data_bus|Mux15~3_combout ),
	.datac(\core1|CDR|data_out [0]),
	.datad(\core1|CU|mux_sig [0]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux15~4 .lut_mask = 16'hB8CC;
defparam \core1|data_bus|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneive_lcell_comb \core1|data_bus|Mux15~5 (
// Equation(s):
// \core1|data_bus|Mux15~5_combout  = (\core1|data_bus|Mux15~2_combout  & (((\core1|data_bus|Mux15~4_combout )) # (!\core1|data_bus|Mux9~4_combout ))) # (!\core1|data_bus|Mux15~2_combout  & (\core1|data_bus|Mux9~4_combout  & (\core1|PR|data_out [0])))

	.dataa(\core1|data_bus|Mux15~2_combout ),
	.datab(\core1|data_bus|Mux9~4_combout ),
	.datac(\core1|PR|data_out [0]),
	.datad(\core1|data_bus|Mux15~4_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux15~5 .lut_mask = 16'hEA62;
defparam \core1|data_bus|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneive_lcell_comb \core1|data_bus|Mux15~6 (
// Equation(s):
// \core1|data_bus|Mux15~6_combout  = (\core1|data_bus|Mux9~3_combout  & ((\core1|AC|data_out [0]) # ((\core1|data_bus|Mux9~2_combout )))) # (!\core1|data_bus|Mux9~3_combout  & (((!\core1|data_bus|Mux9~2_combout  & \core1|data_bus|Mux15~5_combout ))))

	.dataa(\core1|data_bus|Mux9~3_combout ),
	.datab(\core1|AC|data_out [0]),
	.datac(\core1|data_bus|Mux9~2_combout ),
	.datad(\core1|data_bus|Mux15~5_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux15~6 .lut_mask = 16'hADA8;
defparam \core1|data_bus|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode904w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode904w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode904w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode948w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [0]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y3_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode894w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode894w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode894w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode937w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [0]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y6_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode874w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [0]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode884w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode884w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode884w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode926w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [0]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~0 .lut_mask = 16'hBA98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~1 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~1 .lut_mask = 16'hBBC0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode864w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode864w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode904w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [0]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode844w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode844w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode844w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode882w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [0]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode854w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode854w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode854w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode893w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [0]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode827w [3]),
	.portare(\core1|CU|dram_read~q ),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode827w [3]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|DR|data_out [0]}),
	.portaaddr({\core1|AR|data_out [12],\core1|AR|data_out [11],\core1|AR|data_out [10],\core1|AR|data_out [9],\core1|AR|data_out [8],\core1|AR|data_out [7],\core1|AR|data_out [6],\core1|AR|data_out [5],\core1|AR|data_out [4],\core1|AR|data_out [3],\core1|AR|data_out [2],\core1|AR|data_out [1],\core1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "data_test_1.hex";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "DRAM:dram|altsyncram:altsyncram_component|altsyncram_9fl1:auto_generated|altsyncram_upb2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 65536;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008FEACF544;
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~2 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & 
// !\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~2 .lut_mask = 16'hCCB8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~3 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~3 .lut_mask = 16'hDDA0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \core1|data_bus|Mux15~0 (
// Equation(s):
// \core1|data_bus|Mux15~0_combout  = (\core1|data_bus|Mux9~1_combout  & (((\core1|C|data_out [0]) # (\core1|data_bus|Mux9~0_combout )))) # (!\core1|data_bus|Mux9~1_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout  & 
// ((!\core1|data_bus|Mux9~0_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ),
	.datab(\core1|data_bus|Mux9~1_combout ),
	.datac(\core1|C|data_out [0]),
	.datad(\core1|data_bus|Mux9~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux15~0 .lut_mask = 16'hCCE2;
defparam \core1|data_bus|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \core1|data_bus|Mux15~1 (
// Equation(s):
// \core1|data_bus|Mux15~1_combout  = (\core1|data_bus|Mux15~0_combout  & (((\iram|altsyncram_component|auto_generated|altsyncram1|q_a [0]) # (!\core1|data_bus|Mux9~0_combout )))) # (!\core1|data_bus|Mux15~0_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout  & ((\core1|data_bus|Mux9~0_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ),
	.datab(\core1|data_bus|Mux15~0_combout ),
	.datac(\iram|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\core1|data_bus|Mux9~0_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux15~1 .lut_mask = 16'hE2CC;
defparam \core1|data_bus|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneive_lcell_comb \core1|data_bus|Mux15~7 (
// Equation(s):
// \core1|data_bus|Mux15~7_combout  = (\core1|data_bus|Mux15~6_combout  & (((\core1|AC|data_out [8])) # (!\core1|data_bus|Mux9~2_combout ))) # (!\core1|data_bus|Mux15~6_combout  & (\core1|data_bus|Mux9~2_combout  & (\core1|data_bus|Mux15~1_combout )))

	.dataa(\core1|data_bus|Mux15~6_combout ),
	.datab(\core1|data_bus|Mux9~2_combout ),
	.datac(\core1|data_bus|Mux15~1_combout ),
	.datad(\core1|AC|data_out [8]),
	.cin(gnd),
	.combout(\core1|data_bus|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux15~7 .lut_mask = 16'hEA62;
defparam \core1|data_bus|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \core1|data_bus|Mux15~8 (
// Equation(s):
// \core1|data_bus|Mux15~8_combout  = (\core1|data_bus|Mux9~6_combout  & ((\core1|TR|data_out [0]))) # (!\core1|data_bus|Mux9~6_combout  & (\core1|data_bus|Mux15~7_combout ))

	.dataa(\core1|data_bus|Mux15~7_combout ),
	.datab(gnd),
	.datac(\core1|TR|data_out [0]),
	.datad(\core1|data_bus|Mux9~6_combout ),
	.cin(gnd),
	.combout(\core1|data_bus|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data_bus|Mux15~8 .lut_mask = 16'hF0AA;
defparam \core1|data_bus|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \core1|load_sig|Decoder0~0 (
// Equation(s):
// \core1|load_sig|Decoder0~0_combout  = (!\core1|CU|load_decode_sig [3] & (!\core1|CU|load_decode_sig [2] & (\core1|CU|load_decode_sig [1] & \core1|CU|load_decode_sig [0])))

	.dataa(\core1|CU|load_decode_sig [3]),
	.datab(\core1|CU|load_decode_sig [2]),
	.datac(\core1|CU|load_decode_sig [1]),
	.datad(\core1|CU|load_decode_sig [0]),
	.cin(gnd),
	.combout(\core1|load_sig|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|load_sig|Decoder0~0 .lut_mask = 16'h1000;
defparam \core1|load_sig|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \core1|AR|data_out[12]~44 (
// Equation(s):
// \core1|AR|data_out[12]~44_combout  = (\core1|load_sig|Decoder0~0_combout ) # ((\core1|CU|inc_decode_sig [1] & (\core1|CU|inc_decode_sig [0] & \core1|CU|inc_decode_sig [2])))

	.dataa(\core1|CU|inc_decode_sig [1]),
	.datab(\core1|CU|inc_decode_sig [0]),
	.datac(\core1|CU|inc_decode_sig [2]),
	.datad(\core1|load_sig|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\core1|AR|data_out[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AR|data_out[12]~44 .lut_mask = 16'hFF80;
defparam \core1|AR|data_out[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \core1|AR|data_out[0] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[0]~16_combout ),
	.asdata(\core1|data_bus|Mux15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[0] .is_wysiwyg = "true";
defparam \core1|AR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \core1|AR|data_out[1]~18 (
// Equation(s):
// \core1|AR|data_out[1]~18_combout  = (\core1|AR|data_out [1] & (!\core1|AR|data_out[0]~17 )) # (!\core1|AR|data_out [1] & ((\core1|AR|data_out[0]~17 ) # (GND)))
// \core1|AR|data_out[1]~19  = CARRY((!\core1|AR|data_out[0]~17 ) # (!\core1|AR|data_out [1]))

	.dataa(gnd),
	.datab(\core1|AR|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[0]~17 ),
	.combout(\core1|AR|data_out[1]~18_combout ),
	.cout(\core1|AR|data_out[1]~19 ));
// synopsys translate_off
defparam \core1|AR|data_out[1]~18 .lut_mask = 16'h3C3F;
defparam \core1|AR|data_out[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N3
dffeas \core1|AR|data_out[1] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[1]~18_combout ),
	.asdata(\core1|data_bus|Mux14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[1] .is_wysiwyg = "true";
defparam \core1|AR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \core1|AR|data_out[2]~20 (
// Equation(s):
// \core1|AR|data_out[2]~20_combout  = (\core1|AR|data_out [2] & (\core1|AR|data_out[1]~19  $ (GND))) # (!\core1|AR|data_out [2] & (!\core1|AR|data_out[1]~19  & VCC))
// \core1|AR|data_out[2]~21  = CARRY((\core1|AR|data_out [2] & !\core1|AR|data_out[1]~19 ))

	.dataa(gnd),
	.datab(\core1|AR|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[1]~19 ),
	.combout(\core1|AR|data_out[2]~20_combout ),
	.cout(\core1|AR|data_out[2]~21 ));
// synopsys translate_off
defparam \core1|AR|data_out[2]~20 .lut_mask = 16'hC30C;
defparam \core1|AR|data_out[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \core1|AR|data_out[2] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[2]~20_combout ),
	.asdata(\core1|data_bus|Mux13~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[2] .is_wysiwyg = "true";
defparam \core1|AR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \core1|AR|data_out[3]~22 (
// Equation(s):
// \core1|AR|data_out[3]~22_combout  = (\core1|AR|data_out [3] & (!\core1|AR|data_out[2]~21 )) # (!\core1|AR|data_out [3] & ((\core1|AR|data_out[2]~21 ) # (GND)))
// \core1|AR|data_out[3]~23  = CARRY((!\core1|AR|data_out[2]~21 ) # (!\core1|AR|data_out [3]))

	.dataa(\core1|AR|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[2]~21 ),
	.combout(\core1|AR|data_out[3]~22_combout ),
	.cout(\core1|AR|data_out[3]~23 ));
// synopsys translate_off
defparam \core1|AR|data_out[3]~22 .lut_mask = 16'h5A5F;
defparam \core1|AR|data_out[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \core1|AR|data_out[3] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[3]~22_combout ),
	.asdata(\core1|data_bus|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[3] .is_wysiwyg = "true";
defparam \core1|AR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \core1|AR|data_out[4]~24 (
// Equation(s):
// \core1|AR|data_out[4]~24_combout  = (\core1|AR|data_out [4] & (\core1|AR|data_out[3]~23  $ (GND))) # (!\core1|AR|data_out [4] & (!\core1|AR|data_out[3]~23  & VCC))
// \core1|AR|data_out[4]~25  = CARRY((\core1|AR|data_out [4] & !\core1|AR|data_out[3]~23 ))

	.dataa(gnd),
	.datab(\core1|AR|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[3]~23 ),
	.combout(\core1|AR|data_out[4]~24_combout ),
	.cout(\core1|AR|data_out[4]~25 ));
// synopsys translate_off
defparam \core1|AR|data_out[4]~24 .lut_mask = 16'hC30C;
defparam \core1|AR|data_out[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \core1|AR|data_out[4] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[4]~24_combout ),
	.asdata(\core1|data_bus|Mux11~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[4] .is_wysiwyg = "true";
defparam \core1|AR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \core1|AR|data_out[5]~26 (
// Equation(s):
// \core1|AR|data_out[5]~26_combout  = (\core1|AR|data_out [5] & (!\core1|AR|data_out[4]~25 )) # (!\core1|AR|data_out [5] & ((\core1|AR|data_out[4]~25 ) # (GND)))
// \core1|AR|data_out[5]~27  = CARRY((!\core1|AR|data_out[4]~25 ) # (!\core1|AR|data_out [5]))

	.dataa(\core1|AR|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[4]~25 ),
	.combout(\core1|AR|data_out[5]~26_combout ),
	.cout(\core1|AR|data_out[5]~27 ));
// synopsys translate_off
defparam \core1|AR|data_out[5]~26 .lut_mask = 16'h5A5F;
defparam \core1|AR|data_out[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \core1|AR|data_out[5] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[5]~26_combout ),
	.asdata(\core1|data_bus|Mux10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[5] .is_wysiwyg = "true";
defparam \core1|AR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \core1|AR|data_out[6]~28 (
// Equation(s):
// \core1|AR|data_out[6]~28_combout  = (\core1|AR|data_out [6] & (\core1|AR|data_out[5]~27  $ (GND))) # (!\core1|AR|data_out [6] & (!\core1|AR|data_out[5]~27  & VCC))
// \core1|AR|data_out[6]~29  = CARRY((\core1|AR|data_out [6] & !\core1|AR|data_out[5]~27 ))

	.dataa(\core1|AR|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[5]~27 ),
	.combout(\core1|AR|data_out[6]~28_combout ),
	.cout(\core1|AR|data_out[6]~29 ));
// synopsys translate_off
defparam \core1|AR|data_out[6]~28 .lut_mask = 16'hA50A;
defparam \core1|AR|data_out[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \core1|AR|data_out[6] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[6]~28_combout ),
	.asdata(\core1|data_bus|Mux9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[6] .is_wysiwyg = "true";
defparam \core1|AR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \core1|AR|data_out[7]~30 (
// Equation(s):
// \core1|AR|data_out[7]~30_combout  = (\core1|AR|data_out [7] & (!\core1|AR|data_out[6]~29 )) # (!\core1|AR|data_out [7] & ((\core1|AR|data_out[6]~29 ) # (GND)))
// \core1|AR|data_out[7]~31  = CARRY((!\core1|AR|data_out[6]~29 ) # (!\core1|AR|data_out [7]))

	.dataa(gnd),
	.datab(\core1|AR|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[6]~29 ),
	.combout(\core1|AR|data_out[7]~30_combout ),
	.cout(\core1|AR|data_out[7]~31 ));
// synopsys translate_off
defparam \core1|AR|data_out[7]~30 .lut_mask = 16'h3C3F;
defparam \core1|AR|data_out[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \core1|AR|data_out[7] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[7]~30_combout ),
	.asdata(\core1|data_bus|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[7] .is_wysiwyg = "true";
defparam \core1|AR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \core1|AR|data_out[8]~32 (
// Equation(s):
// \core1|AR|data_out[8]~32_combout  = (\core1|AR|data_out [8] & (\core1|AR|data_out[7]~31  $ (GND))) # (!\core1|AR|data_out [8] & (!\core1|AR|data_out[7]~31  & VCC))
// \core1|AR|data_out[8]~33  = CARRY((\core1|AR|data_out [8] & !\core1|AR|data_out[7]~31 ))

	.dataa(gnd),
	.datab(\core1|AR|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[7]~31 ),
	.combout(\core1|AR|data_out[8]~32_combout ),
	.cout(\core1|AR|data_out[8]~33 ));
// synopsys translate_off
defparam \core1|AR|data_out[8]~32 .lut_mask = 16'hC30C;
defparam \core1|AR|data_out[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \core1|AR|data_out[8] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[8]~32_combout ),
	.asdata(\core1|data_bus|Mux7~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[8] .is_wysiwyg = "true";
defparam \core1|AR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \core1|AR|data_out[9]~34 (
// Equation(s):
// \core1|AR|data_out[9]~34_combout  = (\core1|AR|data_out [9] & (!\core1|AR|data_out[8]~33 )) # (!\core1|AR|data_out [9] & ((\core1|AR|data_out[8]~33 ) # (GND)))
// \core1|AR|data_out[9]~35  = CARRY((!\core1|AR|data_out[8]~33 ) # (!\core1|AR|data_out [9]))

	.dataa(gnd),
	.datab(\core1|AR|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[8]~33 ),
	.combout(\core1|AR|data_out[9]~34_combout ),
	.cout(\core1|AR|data_out[9]~35 ));
// synopsys translate_off
defparam \core1|AR|data_out[9]~34 .lut_mask = 16'h3C3F;
defparam \core1|AR|data_out[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \core1|AR|data_out[9] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[9]~34_combout ),
	.asdata(\core1|data_bus|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[9] .is_wysiwyg = "true";
defparam \core1|AR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \core1|AR|data_out[10]~36 (
// Equation(s):
// \core1|AR|data_out[10]~36_combout  = (\core1|AR|data_out [10] & (\core1|AR|data_out[9]~35  $ (GND))) # (!\core1|AR|data_out [10] & (!\core1|AR|data_out[9]~35  & VCC))
// \core1|AR|data_out[10]~37  = CARRY((\core1|AR|data_out [10] & !\core1|AR|data_out[9]~35 ))

	.dataa(gnd),
	.datab(\core1|AR|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[9]~35 ),
	.combout(\core1|AR|data_out[10]~36_combout ),
	.cout(\core1|AR|data_out[10]~37 ));
// synopsys translate_off
defparam \core1|AR|data_out[10]~36 .lut_mask = 16'hC30C;
defparam \core1|AR|data_out[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N21
dffeas \core1|AR|data_out[10] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[10]~36_combout ),
	.asdata(\core1|data_bus|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[10] .is_wysiwyg = "true";
defparam \core1|AR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \core1|AR|data_out[11]~38 (
// Equation(s):
// \core1|AR|data_out[11]~38_combout  = (\core1|AR|data_out [11] & (!\core1|AR|data_out[10]~37 )) # (!\core1|AR|data_out [11] & ((\core1|AR|data_out[10]~37 ) # (GND)))
// \core1|AR|data_out[11]~39  = CARRY((!\core1|AR|data_out[10]~37 ) # (!\core1|AR|data_out [11]))

	.dataa(\core1|AR|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[10]~37 ),
	.combout(\core1|AR|data_out[11]~38_combout ),
	.cout(\core1|AR|data_out[11]~39 ));
// synopsys translate_off
defparam \core1|AR|data_out[11]~38 .lut_mask = 16'h5A5F;
defparam \core1|AR|data_out[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \core1|AR|data_out[11] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[11]~38_combout ),
	.asdata(\core1|data_bus|Mux4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[11] .is_wysiwyg = "true";
defparam \core1|AR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \core1|AR|data_out[12]~40 (
// Equation(s):
// \core1|AR|data_out[12]~40_combout  = (\core1|AR|data_out [12] & (\core1|AR|data_out[11]~39  $ (GND))) # (!\core1|AR|data_out [12] & (!\core1|AR|data_out[11]~39  & VCC))
// \core1|AR|data_out[12]~41  = CARRY((\core1|AR|data_out [12] & !\core1|AR|data_out[11]~39 ))

	.dataa(gnd),
	.datab(\core1|AR|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[11]~39 ),
	.combout(\core1|AR|data_out[12]~40_combout ),
	.cout(\core1|AR|data_out[12]~41 ));
// synopsys translate_off
defparam \core1|AR|data_out[12]~40 .lut_mask = 16'hC30C;
defparam \core1|AR|data_out[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \core1|AR|data_out[12] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[12]~40_combout ),
	.asdata(\core1|data_bus|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[12] .is_wysiwyg = "true";
defparam \core1|AR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \core1|AR|data_out[13]~42 (
// Equation(s):
// \core1|AR|data_out[13]~42_combout  = (\core1|AR|data_out [13] & (!\core1|AR|data_out[12]~41 )) # (!\core1|AR|data_out [13] & ((\core1|AR|data_out[12]~41 ) # (GND)))
// \core1|AR|data_out[13]~43  = CARRY((!\core1|AR|data_out[12]~41 ) # (!\core1|AR|data_out [13]))

	.dataa(\core1|AR|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[12]~41 ),
	.combout(\core1|AR|data_out[13]~42_combout ),
	.cout(\core1|AR|data_out[13]~43 ));
// synopsys translate_off
defparam \core1|AR|data_out[13]~42 .lut_mask = 16'h5A5F;
defparam \core1|AR|data_out[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \core1|AR|data_out[13] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[13]~42_combout ),
	.asdata(\core1|data_bus|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[13] .is_wysiwyg = "true";
defparam \core1|AR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \core1|AR|data_out[14]~45 (
// Equation(s):
// \core1|AR|data_out[14]~45_combout  = (\core1|AR|data_out [14] & (\core1|AR|data_out[13]~43  $ (GND))) # (!\core1|AR|data_out [14] & (!\core1|AR|data_out[13]~43  & VCC))
// \core1|AR|data_out[14]~46  = CARRY((\core1|AR|data_out [14] & !\core1|AR|data_out[13]~43 ))

	.dataa(gnd),
	.datab(\core1|AR|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core1|AR|data_out[13]~43 ),
	.combout(\core1|AR|data_out[14]~45_combout ),
	.cout(\core1|AR|data_out[14]~46 ));
// synopsys translate_off
defparam \core1|AR|data_out[14]~45 .lut_mask = 16'hC30C;
defparam \core1|AR|data_out[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \core1|AR|data_out[14] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[14]~45_combout ),
	.asdata(\core1|data_bus|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[14] .is_wysiwyg = "true";
defparam \core1|AR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \core1|AR|data_out[15]~47 (
// Equation(s):
// \core1|AR|data_out[15]~47_combout  = \core1|AR|data_out [15] $ (\core1|AR|data_out[14]~46 )

	.dataa(\core1|AR|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\core1|AR|data_out[14]~46 ),
	.combout(\core1|AR|data_out[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core1|AR|data_out[15]~47 .lut_mask = 16'h5A5A;
defparam \core1|AR|data_out[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \core1|AR|data_out[15] (
	.clk(!\i_clk~inputclkctrl_outclk ),
	.d(\core1|AR|data_out[15]~47_combout ),
	.asdata(\core1|data_bus|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core1|load_sig|Decoder0~0_combout ),
	.ena(\core1|AR|data_out[12]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core1|AR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core1|AR|data_out[15] .is_wysiwyg = "true";
defparam \core1|AR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w[3] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w [3] = (!\core1|AR|data_out [15] & (\core1|AR|data_out [14] & (\core1|CU|dram_write~q  & \core1|AR|data_out [13])))

	.dataa(\core1|AR|data_out [15]),
	.datab(\core1|AR|data_out [14]),
	.datac(\core1|CU|dram_write~q ),
	.datad(\core1|AR|data_out [13]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w [3]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w[3] .lut_mask = 16'h4000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode864w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  & 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~0 .lut_mask = 16'hAEA4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~1 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~1 .lut_mask = 16'hDDA0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~2 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~2 .lut_mask = 16'hDC98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~3 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ))))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~3 .lut_mask = 16'hDDA0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 (
	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h30B8;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'hFDFF;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .lut_mask = 16'hB3A0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hCC00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h00CC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 .lut_mask = 16'hA6AA;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y17_N19
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hC30C;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h5A5F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3004;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hA0E4;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h0CCC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 .lut_mask = 16'h56AA;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hC040;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hAA89;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h00BA;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h00F8;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h88AB;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hE444;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h00AC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h15D0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'hA282;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h00AC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hCACA;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h00CA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h5D08;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 (
	.dataa(gnd),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.cout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .lut_mask = 16'h33CC;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h0A00;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7 .lut_mask = 16'hF0F8;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h00CC;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~8 .lut_mask = 16'hCC6C;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N15
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7_combout ),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7_combout ),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(gnd),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hC30C;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7_combout ),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7_combout ),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hA5A5;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7_combout ),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0C10;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h3B0A;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h2230;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3 .lut_mask = 16'h3C6C;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hE32E;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(gnd),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h3F3C;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0A03;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hA2A3;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hE222;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h2230;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'hEC28;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h0FA0;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h2230;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\iram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hE2E2;
defparam \iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hFAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hF8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h0F03;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h555D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h5454;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\iram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hF808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .lut_mask = 16'hBA30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0108;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h4422;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h666B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFF40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .lut_mask = 16'hFCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0F08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0F08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0E02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hE5E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18 .lut_mask = 16'hF222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h3C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h0016;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h6612;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hF055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'hFFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'h44EE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h5FFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h1294;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h22F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h88C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'hFCEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'h7722;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y19_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y19_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'h008A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h88A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFEFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
