# 👋 Hi, I’m Ajay Jangam  

- 🌱 Graduated in **Electronics and Communication Engineering (ECE)**  
- 💡 Passionate about backend VLSI, RTL to GDSII, and physical design automation
- 👀 Interested in working as a **VLSI Engineer**  
- 🛠️ Expertise in **Physical Design flow and concepts**  
- 📌 Skills: **Floorplanning | Placement | Clock Tree Synthesis (CTS) | Routing | Timing Closure**  
- ⚙️ Strong understanding of **Power Optimization | Area Efficiency | Signal Integrity**  
- 🎯 Career Goal: To work as a **VLSI Physical Design Engineer** and contribute to advanced chip design projects  
#################### 😄 Pronouns  
- Jay  
#################### ⚡ Fun Fact  
- Physical Design is like **city planning for electrons** – arranging paths for efficient traffic. 



    
#################### 🔗 Connect with me
                     www.linkedin.com/in/ajayjangam

    
#################### 🔗 Pinned Projects
