
heater_ctrl_logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db24  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a4  0800dbe0  0800dbe0  0000ebe0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e284  0800e284  000101e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800e284  0800e284  000101e4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800e284  0800e284  000101e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e284  0800e284  0000f284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e288  0800e288  0000f288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800e28c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000057c  200001e4  0800e470  000101e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000760  0800e470  00010760  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000101e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a136  00000000  00000000  0001020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035ac  00000000  00000000  0002a342  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001778  00000000  00000000  0002d8f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001270  00000000  00000000  0002f068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a13e  00000000  00000000  000302d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d1c5  00000000  00000000  0004a416  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1475  00000000  00000000  000675db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00108a50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006980  00000000  00000000  00108a94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b7  00000000  00000000  0010f414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200001e4 	.word	0x200001e4
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800dbc4 	.word	0x0800dbc4

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200001e8 	.word	0x200001e8
 80000fc:	0800dbc4 	.word	0x0800dbc4

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_uqi>:
 8000110:	b402      	push	{r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	5c09      	ldrb	r1, [r1, r0]
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	448e      	add	lr, r1
 800011e:	bc02      	pop	{r1}
 8000120:	4770      	bx	lr
 8000122:	46c0      	nop			@ (mov r8, r8)

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	@ 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	@ 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	@ 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__aeabi_cdrcmple>:
 8000424:	4684      	mov	ip, r0
 8000426:	0010      	movs	r0, r2
 8000428:	4662      	mov	r2, ip
 800042a:	468c      	mov	ip, r1
 800042c:	0019      	movs	r1, r3
 800042e:	4663      	mov	r3, ip
 8000430:	e000      	b.n	8000434 <__aeabi_cdcmpeq>
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_cdcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f001 fdcf 	bl	8001fd8 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cdcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_dcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 fd13 	bl	8001e70 <__eqdf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_dcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f001 fdc1 	bl	8001fd8 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_dcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_dcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fdb7 	bl	8001fd8 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_dcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)

08000478 <__aeabi_dcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 fd3d 	bl	8001ef8 <__gedf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_dcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)

0800048c <__aeabi_dcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 fd33 	bl	8001ef8 <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_dcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)

080004a0 <__aeabi_cfrcmple>:
 80004a0:	4684      	mov	ip, r0
 80004a2:	0008      	movs	r0, r1
 80004a4:	4661      	mov	r1, ip
 80004a6:	e7ff      	b.n	80004a8 <__aeabi_cfcmpeq>

080004a8 <__aeabi_cfcmpeq>:
 80004a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004aa:	f000 fbab 	bl	8000c04 <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d401      	bmi.n	80004b6 <__aeabi_cfcmpeq+0xe>
 80004b2:	2100      	movs	r1, #0
 80004b4:	42c8      	cmn	r0, r1
 80004b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004b8 <__aeabi_fcmpeq>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 fb33 	bl	8000b24 <__eqsf2>
 80004be:	4240      	negs	r0, r0
 80004c0:	3001      	adds	r0, #1
 80004c2:	bd10      	pop	{r4, pc}

080004c4 <__aeabi_fcmplt>:
 80004c4:	b510      	push	{r4, lr}
 80004c6:	f000 fb9d 	bl	8000c04 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	db01      	blt.n	80004d2 <__aeabi_fcmplt+0xe>
 80004ce:	2000      	movs	r0, #0
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	2001      	movs	r0, #1
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	46c0      	nop			@ (mov r8, r8)

080004d8 <__aeabi_fcmple>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fb93 	bl	8000c04 <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	dd01      	ble.n	80004e6 <__aeabi_fcmple+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			@ (mov r8, r8)

080004ec <__aeabi_fcmpgt>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 fb41 	bl	8000b74 <__gesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dc01      	bgt.n	80004fa <__aeabi_fcmpgt+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			@ (mov r8, r8)

08000500 <__aeabi_fcmpge>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 fb37 	bl	8000b74 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	da01      	bge.n	800050e <__aeabi_fcmpge+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			@ (mov r8, r8)

08000514 <__aeabi_fadd>:
 8000514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000516:	024b      	lsls	r3, r1, #9
 8000518:	0a5a      	lsrs	r2, r3, #9
 800051a:	4694      	mov	ip, r2
 800051c:	004a      	lsls	r2, r1, #1
 800051e:	0fc9      	lsrs	r1, r1, #31
 8000520:	46ce      	mov	lr, r9
 8000522:	4647      	mov	r7, r8
 8000524:	4689      	mov	r9, r1
 8000526:	0045      	lsls	r5, r0, #1
 8000528:	0246      	lsls	r6, r0, #9
 800052a:	0e2d      	lsrs	r5, r5, #24
 800052c:	0e12      	lsrs	r2, r2, #24
 800052e:	b580      	push	{r7, lr}
 8000530:	0999      	lsrs	r1, r3, #6
 8000532:	0a77      	lsrs	r7, r6, #9
 8000534:	0fc4      	lsrs	r4, r0, #31
 8000536:	09b6      	lsrs	r6, r6, #6
 8000538:	1aab      	subs	r3, r5, r2
 800053a:	454c      	cmp	r4, r9
 800053c:	d020      	beq.n	8000580 <__aeabi_fadd+0x6c>
 800053e:	2b00      	cmp	r3, #0
 8000540:	dd0c      	ble.n	800055c <__aeabi_fadd+0x48>
 8000542:	2a00      	cmp	r2, #0
 8000544:	d134      	bne.n	80005b0 <__aeabi_fadd+0x9c>
 8000546:	2900      	cmp	r1, #0
 8000548:	d02a      	beq.n	80005a0 <__aeabi_fadd+0x8c>
 800054a:	1e5a      	subs	r2, r3, #1
 800054c:	2b01      	cmp	r3, #1
 800054e:	d100      	bne.n	8000552 <__aeabi_fadd+0x3e>
 8000550:	e08f      	b.n	8000672 <__aeabi_fadd+0x15e>
 8000552:	2bff      	cmp	r3, #255	@ 0xff
 8000554:	d100      	bne.n	8000558 <__aeabi_fadd+0x44>
 8000556:	e0cd      	b.n	80006f4 <__aeabi_fadd+0x1e0>
 8000558:	0013      	movs	r3, r2
 800055a:	e02f      	b.n	80005bc <__aeabi_fadd+0xa8>
 800055c:	2b00      	cmp	r3, #0
 800055e:	d060      	beq.n	8000622 <__aeabi_fadd+0x10e>
 8000560:	1b53      	subs	r3, r2, r5
 8000562:	2d00      	cmp	r5, #0
 8000564:	d000      	beq.n	8000568 <__aeabi_fadd+0x54>
 8000566:	e0ee      	b.n	8000746 <__aeabi_fadd+0x232>
 8000568:	2e00      	cmp	r6, #0
 800056a:	d100      	bne.n	800056e <__aeabi_fadd+0x5a>
 800056c:	e13e      	b.n	80007ec <__aeabi_fadd+0x2d8>
 800056e:	1e5c      	subs	r4, r3, #1
 8000570:	2b01      	cmp	r3, #1
 8000572:	d100      	bne.n	8000576 <__aeabi_fadd+0x62>
 8000574:	e16b      	b.n	800084e <__aeabi_fadd+0x33a>
 8000576:	2bff      	cmp	r3, #255	@ 0xff
 8000578:	d100      	bne.n	800057c <__aeabi_fadd+0x68>
 800057a:	e0b9      	b.n	80006f0 <__aeabi_fadd+0x1dc>
 800057c:	0023      	movs	r3, r4
 800057e:	e0e7      	b.n	8000750 <__aeabi_fadd+0x23c>
 8000580:	2b00      	cmp	r3, #0
 8000582:	dc00      	bgt.n	8000586 <__aeabi_fadd+0x72>
 8000584:	e0a4      	b.n	80006d0 <__aeabi_fadd+0x1bc>
 8000586:	2a00      	cmp	r2, #0
 8000588:	d069      	beq.n	800065e <__aeabi_fadd+0x14a>
 800058a:	2dff      	cmp	r5, #255	@ 0xff
 800058c:	d100      	bne.n	8000590 <__aeabi_fadd+0x7c>
 800058e:	e0b1      	b.n	80006f4 <__aeabi_fadd+0x1e0>
 8000590:	2280      	movs	r2, #128	@ 0x80
 8000592:	04d2      	lsls	r2, r2, #19
 8000594:	4311      	orrs	r1, r2
 8000596:	2b1b      	cmp	r3, #27
 8000598:	dc00      	bgt.n	800059c <__aeabi_fadd+0x88>
 800059a:	e0e9      	b.n	8000770 <__aeabi_fadd+0x25c>
 800059c:	002b      	movs	r3, r5
 800059e:	3605      	adds	r6, #5
 80005a0:	08f7      	lsrs	r7, r6, #3
 80005a2:	2bff      	cmp	r3, #255	@ 0xff
 80005a4:	d100      	bne.n	80005a8 <__aeabi_fadd+0x94>
 80005a6:	e0a5      	b.n	80006f4 <__aeabi_fadd+0x1e0>
 80005a8:	027a      	lsls	r2, r7, #9
 80005aa:	0a52      	lsrs	r2, r2, #9
 80005ac:	b2d8      	uxtb	r0, r3
 80005ae:	e030      	b.n	8000612 <__aeabi_fadd+0xfe>
 80005b0:	2dff      	cmp	r5, #255	@ 0xff
 80005b2:	d100      	bne.n	80005b6 <__aeabi_fadd+0xa2>
 80005b4:	e09e      	b.n	80006f4 <__aeabi_fadd+0x1e0>
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	04d2      	lsls	r2, r2, #19
 80005ba:	4311      	orrs	r1, r2
 80005bc:	2001      	movs	r0, #1
 80005be:	2b1b      	cmp	r3, #27
 80005c0:	dc08      	bgt.n	80005d4 <__aeabi_fadd+0xc0>
 80005c2:	0008      	movs	r0, r1
 80005c4:	2220      	movs	r2, #32
 80005c6:	40d8      	lsrs	r0, r3
 80005c8:	1ad3      	subs	r3, r2, r3
 80005ca:	4099      	lsls	r1, r3
 80005cc:	000b      	movs	r3, r1
 80005ce:	1e5a      	subs	r2, r3, #1
 80005d0:	4193      	sbcs	r3, r2
 80005d2:	4318      	orrs	r0, r3
 80005d4:	1a36      	subs	r6, r6, r0
 80005d6:	0173      	lsls	r3, r6, #5
 80005d8:	d400      	bmi.n	80005dc <__aeabi_fadd+0xc8>
 80005da:	e071      	b.n	80006c0 <__aeabi_fadd+0x1ac>
 80005dc:	01b6      	lsls	r6, r6, #6
 80005de:	09b7      	lsrs	r7, r6, #6
 80005e0:	0038      	movs	r0, r7
 80005e2:	f002 fdd1 	bl	8003188 <__clzsi2>
 80005e6:	003b      	movs	r3, r7
 80005e8:	3805      	subs	r0, #5
 80005ea:	4083      	lsls	r3, r0
 80005ec:	4285      	cmp	r5, r0
 80005ee:	dd4d      	ble.n	800068c <__aeabi_fadd+0x178>
 80005f0:	4eb4      	ldr	r6, [pc, #720]	@ (80008c4 <__aeabi_fadd+0x3b0>)
 80005f2:	1a2d      	subs	r5, r5, r0
 80005f4:	401e      	ands	r6, r3
 80005f6:	075a      	lsls	r2, r3, #29
 80005f8:	d068      	beq.n	80006cc <__aeabi_fadd+0x1b8>
 80005fa:	220f      	movs	r2, #15
 80005fc:	4013      	ands	r3, r2
 80005fe:	2b04      	cmp	r3, #4
 8000600:	d064      	beq.n	80006cc <__aeabi_fadd+0x1b8>
 8000602:	3604      	adds	r6, #4
 8000604:	0173      	lsls	r3, r6, #5
 8000606:	d561      	bpl.n	80006cc <__aeabi_fadd+0x1b8>
 8000608:	1c68      	adds	r0, r5, #1
 800060a:	2dfe      	cmp	r5, #254	@ 0xfe
 800060c:	d154      	bne.n	80006b8 <__aeabi_fadd+0x1a4>
 800060e:	20ff      	movs	r0, #255	@ 0xff
 8000610:	2200      	movs	r2, #0
 8000612:	05c0      	lsls	r0, r0, #23
 8000614:	4310      	orrs	r0, r2
 8000616:	07e4      	lsls	r4, r4, #31
 8000618:	4320      	orrs	r0, r4
 800061a:	bcc0      	pop	{r6, r7}
 800061c:	46b9      	mov	r9, r7
 800061e:	46b0      	mov	r8, r6
 8000620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000622:	22fe      	movs	r2, #254	@ 0xfe
 8000624:	4690      	mov	r8, r2
 8000626:	1c68      	adds	r0, r5, #1
 8000628:	0002      	movs	r2, r0
 800062a:	4640      	mov	r0, r8
 800062c:	4210      	tst	r0, r2
 800062e:	d16b      	bne.n	8000708 <__aeabi_fadd+0x1f4>
 8000630:	2d00      	cmp	r5, #0
 8000632:	d000      	beq.n	8000636 <__aeabi_fadd+0x122>
 8000634:	e0dd      	b.n	80007f2 <__aeabi_fadd+0x2de>
 8000636:	2e00      	cmp	r6, #0
 8000638:	d100      	bne.n	800063c <__aeabi_fadd+0x128>
 800063a:	e102      	b.n	8000842 <__aeabi_fadd+0x32e>
 800063c:	2900      	cmp	r1, #0
 800063e:	d0b3      	beq.n	80005a8 <__aeabi_fadd+0x94>
 8000640:	2280      	movs	r2, #128	@ 0x80
 8000642:	1a77      	subs	r7, r6, r1
 8000644:	04d2      	lsls	r2, r2, #19
 8000646:	4217      	tst	r7, r2
 8000648:	d100      	bne.n	800064c <__aeabi_fadd+0x138>
 800064a:	e136      	b.n	80008ba <__aeabi_fadd+0x3a6>
 800064c:	464c      	mov	r4, r9
 800064e:	1b8e      	subs	r6, r1, r6
 8000650:	d061      	beq.n	8000716 <__aeabi_fadd+0x202>
 8000652:	2001      	movs	r0, #1
 8000654:	4216      	tst	r6, r2
 8000656:	d130      	bne.n	80006ba <__aeabi_fadd+0x1a6>
 8000658:	2300      	movs	r3, #0
 800065a:	08f7      	lsrs	r7, r6, #3
 800065c:	e7a4      	b.n	80005a8 <__aeabi_fadd+0x94>
 800065e:	2900      	cmp	r1, #0
 8000660:	d09e      	beq.n	80005a0 <__aeabi_fadd+0x8c>
 8000662:	1e5a      	subs	r2, r3, #1
 8000664:	2b01      	cmp	r3, #1
 8000666:	d100      	bne.n	800066a <__aeabi_fadd+0x156>
 8000668:	e0ca      	b.n	8000800 <__aeabi_fadd+0x2ec>
 800066a:	2bff      	cmp	r3, #255	@ 0xff
 800066c:	d042      	beq.n	80006f4 <__aeabi_fadd+0x1e0>
 800066e:	0013      	movs	r3, r2
 8000670:	e791      	b.n	8000596 <__aeabi_fadd+0x82>
 8000672:	1a71      	subs	r1, r6, r1
 8000674:	014b      	lsls	r3, r1, #5
 8000676:	d400      	bmi.n	800067a <__aeabi_fadd+0x166>
 8000678:	e0d1      	b.n	800081e <__aeabi_fadd+0x30a>
 800067a:	018f      	lsls	r7, r1, #6
 800067c:	09bf      	lsrs	r7, r7, #6
 800067e:	0038      	movs	r0, r7
 8000680:	f002 fd82 	bl	8003188 <__clzsi2>
 8000684:	003b      	movs	r3, r7
 8000686:	3805      	subs	r0, #5
 8000688:	4083      	lsls	r3, r0
 800068a:	2501      	movs	r5, #1
 800068c:	2220      	movs	r2, #32
 800068e:	1b40      	subs	r0, r0, r5
 8000690:	3001      	adds	r0, #1
 8000692:	1a12      	subs	r2, r2, r0
 8000694:	001e      	movs	r6, r3
 8000696:	4093      	lsls	r3, r2
 8000698:	40c6      	lsrs	r6, r0
 800069a:	1e5a      	subs	r2, r3, #1
 800069c:	4193      	sbcs	r3, r2
 800069e:	431e      	orrs	r6, r3
 80006a0:	d039      	beq.n	8000716 <__aeabi_fadd+0x202>
 80006a2:	0773      	lsls	r3, r6, #29
 80006a4:	d100      	bne.n	80006a8 <__aeabi_fadd+0x194>
 80006a6:	e11b      	b.n	80008e0 <__aeabi_fadd+0x3cc>
 80006a8:	230f      	movs	r3, #15
 80006aa:	2500      	movs	r5, #0
 80006ac:	4033      	ands	r3, r6
 80006ae:	2b04      	cmp	r3, #4
 80006b0:	d1a7      	bne.n	8000602 <__aeabi_fadd+0xee>
 80006b2:	2001      	movs	r0, #1
 80006b4:	0172      	lsls	r2, r6, #5
 80006b6:	d57c      	bpl.n	80007b2 <__aeabi_fadd+0x29e>
 80006b8:	b2c0      	uxtb	r0, r0
 80006ba:	01b2      	lsls	r2, r6, #6
 80006bc:	0a52      	lsrs	r2, r2, #9
 80006be:	e7a8      	b.n	8000612 <__aeabi_fadd+0xfe>
 80006c0:	0773      	lsls	r3, r6, #29
 80006c2:	d003      	beq.n	80006cc <__aeabi_fadd+0x1b8>
 80006c4:	230f      	movs	r3, #15
 80006c6:	4033      	ands	r3, r6
 80006c8:	2b04      	cmp	r3, #4
 80006ca:	d19a      	bne.n	8000602 <__aeabi_fadd+0xee>
 80006cc:	002b      	movs	r3, r5
 80006ce:	e767      	b.n	80005a0 <__aeabi_fadd+0x8c>
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d023      	beq.n	800071c <__aeabi_fadd+0x208>
 80006d4:	1b53      	subs	r3, r2, r5
 80006d6:	2d00      	cmp	r5, #0
 80006d8:	d17b      	bne.n	80007d2 <__aeabi_fadd+0x2be>
 80006da:	2e00      	cmp	r6, #0
 80006dc:	d100      	bne.n	80006e0 <__aeabi_fadd+0x1cc>
 80006de:	e086      	b.n	80007ee <__aeabi_fadd+0x2da>
 80006e0:	1e5d      	subs	r5, r3, #1
 80006e2:	2b01      	cmp	r3, #1
 80006e4:	d100      	bne.n	80006e8 <__aeabi_fadd+0x1d4>
 80006e6:	e08b      	b.n	8000800 <__aeabi_fadd+0x2ec>
 80006e8:	2bff      	cmp	r3, #255	@ 0xff
 80006ea:	d002      	beq.n	80006f2 <__aeabi_fadd+0x1de>
 80006ec:	002b      	movs	r3, r5
 80006ee:	e075      	b.n	80007dc <__aeabi_fadd+0x2c8>
 80006f0:	464c      	mov	r4, r9
 80006f2:	4667      	mov	r7, ip
 80006f4:	2f00      	cmp	r7, #0
 80006f6:	d100      	bne.n	80006fa <__aeabi_fadd+0x1e6>
 80006f8:	e789      	b.n	800060e <__aeabi_fadd+0xfa>
 80006fa:	2280      	movs	r2, #128	@ 0x80
 80006fc:	03d2      	lsls	r2, r2, #15
 80006fe:	433a      	orrs	r2, r7
 8000700:	0252      	lsls	r2, r2, #9
 8000702:	20ff      	movs	r0, #255	@ 0xff
 8000704:	0a52      	lsrs	r2, r2, #9
 8000706:	e784      	b.n	8000612 <__aeabi_fadd+0xfe>
 8000708:	1a77      	subs	r7, r6, r1
 800070a:	017b      	lsls	r3, r7, #5
 800070c:	d46b      	bmi.n	80007e6 <__aeabi_fadd+0x2d2>
 800070e:	2f00      	cmp	r7, #0
 8000710:	d000      	beq.n	8000714 <__aeabi_fadd+0x200>
 8000712:	e765      	b.n	80005e0 <__aeabi_fadd+0xcc>
 8000714:	2400      	movs	r4, #0
 8000716:	2000      	movs	r0, #0
 8000718:	2200      	movs	r2, #0
 800071a:	e77a      	b.n	8000612 <__aeabi_fadd+0xfe>
 800071c:	22fe      	movs	r2, #254	@ 0xfe
 800071e:	1c6b      	adds	r3, r5, #1
 8000720:	421a      	tst	r2, r3
 8000722:	d149      	bne.n	80007b8 <__aeabi_fadd+0x2a4>
 8000724:	2d00      	cmp	r5, #0
 8000726:	d000      	beq.n	800072a <__aeabi_fadd+0x216>
 8000728:	e09f      	b.n	800086a <__aeabi_fadd+0x356>
 800072a:	2e00      	cmp	r6, #0
 800072c:	d100      	bne.n	8000730 <__aeabi_fadd+0x21c>
 800072e:	e0ba      	b.n	80008a6 <__aeabi_fadd+0x392>
 8000730:	2900      	cmp	r1, #0
 8000732:	d100      	bne.n	8000736 <__aeabi_fadd+0x222>
 8000734:	e0cf      	b.n	80008d6 <__aeabi_fadd+0x3c2>
 8000736:	1872      	adds	r2, r6, r1
 8000738:	0153      	lsls	r3, r2, #5
 800073a:	d400      	bmi.n	800073e <__aeabi_fadd+0x22a>
 800073c:	e0cd      	b.n	80008da <__aeabi_fadd+0x3c6>
 800073e:	0192      	lsls	r2, r2, #6
 8000740:	2001      	movs	r0, #1
 8000742:	0a52      	lsrs	r2, r2, #9
 8000744:	e765      	b.n	8000612 <__aeabi_fadd+0xfe>
 8000746:	2aff      	cmp	r2, #255	@ 0xff
 8000748:	d0d2      	beq.n	80006f0 <__aeabi_fadd+0x1dc>
 800074a:	2080      	movs	r0, #128	@ 0x80
 800074c:	04c0      	lsls	r0, r0, #19
 800074e:	4306      	orrs	r6, r0
 8000750:	2001      	movs	r0, #1
 8000752:	2b1b      	cmp	r3, #27
 8000754:	dc08      	bgt.n	8000768 <__aeabi_fadd+0x254>
 8000756:	0030      	movs	r0, r6
 8000758:	2420      	movs	r4, #32
 800075a:	40d8      	lsrs	r0, r3
 800075c:	1ae3      	subs	r3, r4, r3
 800075e:	409e      	lsls	r6, r3
 8000760:	0033      	movs	r3, r6
 8000762:	1e5c      	subs	r4, r3, #1
 8000764:	41a3      	sbcs	r3, r4
 8000766:	4318      	orrs	r0, r3
 8000768:	464c      	mov	r4, r9
 800076a:	0015      	movs	r5, r2
 800076c:	1a0e      	subs	r6, r1, r0
 800076e:	e732      	b.n	80005d6 <__aeabi_fadd+0xc2>
 8000770:	0008      	movs	r0, r1
 8000772:	2220      	movs	r2, #32
 8000774:	40d8      	lsrs	r0, r3
 8000776:	1ad3      	subs	r3, r2, r3
 8000778:	4099      	lsls	r1, r3
 800077a:	000b      	movs	r3, r1
 800077c:	1e5a      	subs	r2, r3, #1
 800077e:	4193      	sbcs	r3, r2
 8000780:	4303      	orrs	r3, r0
 8000782:	18f6      	adds	r6, r6, r3
 8000784:	0173      	lsls	r3, r6, #5
 8000786:	d59b      	bpl.n	80006c0 <__aeabi_fadd+0x1ac>
 8000788:	3501      	adds	r5, #1
 800078a:	2dff      	cmp	r5, #255	@ 0xff
 800078c:	d100      	bne.n	8000790 <__aeabi_fadd+0x27c>
 800078e:	e73e      	b.n	800060e <__aeabi_fadd+0xfa>
 8000790:	2301      	movs	r3, #1
 8000792:	494d      	ldr	r1, [pc, #308]	@ (80008c8 <__aeabi_fadd+0x3b4>)
 8000794:	0872      	lsrs	r2, r6, #1
 8000796:	4033      	ands	r3, r6
 8000798:	400a      	ands	r2, r1
 800079a:	431a      	orrs	r2, r3
 800079c:	0016      	movs	r6, r2
 800079e:	0753      	lsls	r3, r2, #29
 80007a0:	d004      	beq.n	80007ac <__aeabi_fadd+0x298>
 80007a2:	230f      	movs	r3, #15
 80007a4:	4013      	ands	r3, r2
 80007a6:	2b04      	cmp	r3, #4
 80007a8:	d000      	beq.n	80007ac <__aeabi_fadd+0x298>
 80007aa:	e72a      	b.n	8000602 <__aeabi_fadd+0xee>
 80007ac:	0173      	lsls	r3, r6, #5
 80007ae:	d500      	bpl.n	80007b2 <__aeabi_fadd+0x29e>
 80007b0:	e72a      	b.n	8000608 <__aeabi_fadd+0xf4>
 80007b2:	002b      	movs	r3, r5
 80007b4:	08f7      	lsrs	r7, r6, #3
 80007b6:	e6f7      	b.n	80005a8 <__aeabi_fadd+0x94>
 80007b8:	2bff      	cmp	r3, #255	@ 0xff
 80007ba:	d100      	bne.n	80007be <__aeabi_fadd+0x2aa>
 80007bc:	e727      	b.n	800060e <__aeabi_fadd+0xfa>
 80007be:	1871      	adds	r1, r6, r1
 80007c0:	0849      	lsrs	r1, r1, #1
 80007c2:	074a      	lsls	r2, r1, #29
 80007c4:	d02f      	beq.n	8000826 <__aeabi_fadd+0x312>
 80007c6:	220f      	movs	r2, #15
 80007c8:	400a      	ands	r2, r1
 80007ca:	2a04      	cmp	r2, #4
 80007cc:	d02b      	beq.n	8000826 <__aeabi_fadd+0x312>
 80007ce:	1d0e      	adds	r6, r1, #4
 80007d0:	e6e6      	b.n	80005a0 <__aeabi_fadd+0x8c>
 80007d2:	2aff      	cmp	r2, #255	@ 0xff
 80007d4:	d08d      	beq.n	80006f2 <__aeabi_fadd+0x1de>
 80007d6:	2080      	movs	r0, #128	@ 0x80
 80007d8:	04c0      	lsls	r0, r0, #19
 80007da:	4306      	orrs	r6, r0
 80007dc:	2b1b      	cmp	r3, #27
 80007de:	dd24      	ble.n	800082a <__aeabi_fadd+0x316>
 80007e0:	0013      	movs	r3, r2
 80007e2:	1d4e      	adds	r6, r1, #5
 80007e4:	e6dc      	b.n	80005a0 <__aeabi_fadd+0x8c>
 80007e6:	464c      	mov	r4, r9
 80007e8:	1b8f      	subs	r7, r1, r6
 80007ea:	e6f9      	b.n	80005e0 <__aeabi_fadd+0xcc>
 80007ec:	464c      	mov	r4, r9
 80007ee:	000e      	movs	r6, r1
 80007f0:	e6d6      	b.n	80005a0 <__aeabi_fadd+0x8c>
 80007f2:	2e00      	cmp	r6, #0
 80007f4:	d149      	bne.n	800088a <__aeabi_fadd+0x376>
 80007f6:	2900      	cmp	r1, #0
 80007f8:	d068      	beq.n	80008cc <__aeabi_fadd+0x3b8>
 80007fa:	4667      	mov	r7, ip
 80007fc:	464c      	mov	r4, r9
 80007fe:	e77c      	b.n	80006fa <__aeabi_fadd+0x1e6>
 8000800:	1870      	adds	r0, r6, r1
 8000802:	0143      	lsls	r3, r0, #5
 8000804:	d574      	bpl.n	80008f0 <__aeabi_fadd+0x3dc>
 8000806:	4930      	ldr	r1, [pc, #192]	@ (80008c8 <__aeabi_fadd+0x3b4>)
 8000808:	0840      	lsrs	r0, r0, #1
 800080a:	4001      	ands	r1, r0
 800080c:	0743      	lsls	r3, r0, #29
 800080e:	d009      	beq.n	8000824 <__aeabi_fadd+0x310>
 8000810:	230f      	movs	r3, #15
 8000812:	4003      	ands	r3, r0
 8000814:	2b04      	cmp	r3, #4
 8000816:	d005      	beq.n	8000824 <__aeabi_fadd+0x310>
 8000818:	2302      	movs	r3, #2
 800081a:	1d0e      	adds	r6, r1, #4
 800081c:	e6c0      	b.n	80005a0 <__aeabi_fadd+0x8c>
 800081e:	2301      	movs	r3, #1
 8000820:	08cf      	lsrs	r7, r1, #3
 8000822:	e6c1      	b.n	80005a8 <__aeabi_fadd+0x94>
 8000824:	2302      	movs	r3, #2
 8000826:	08cf      	lsrs	r7, r1, #3
 8000828:	e6be      	b.n	80005a8 <__aeabi_fadd+0x94>
 800082a:	2520      	movs	r5, #32
 800082c:	0030      	movs	r0, r6
 800082e:	40d8      	lsrs	r0, r3
 8000830:	1aeb      	subs	r3, r5, r3
 8000832:	409e      	lsls	r6, r3
 8000834:	0033      	movs	r3, r6
 8000836:	1e5d      	subs	r5, r3, #1
 8000838:	41ab      	sbcs	r3, r5
 800083a:	4303      	orrs	r3, r0
 800083c:	0015      	movs	r5, r2
 800083e:	185e      	adds	r6, r3, r1
 8000840:	e7a0      	b.n	8000784 <__aeabi_fadd+0x270>
 8000842:	2900      	cmp	r1, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_fadd+0x334>
 8000846:	e765      	b.n	8000714 <__aeabi_fadd+0x200>
 8000848:	464c      	mov	r4, r9
 800084a:	4667      	mov	r7, ip
 800084c:	e6ac      	b.n	80005a8 <__aeabi_fadd+0x94>
 800084e:	1b8f      	subs	r7, r1, r6
 8000850:	017b      	lsls	r3, r7, #5
 8000852:	d52e      	bpl.n	80008b2 <__aeabi_fadd+0x39e>
 8000854:	01bf      	lsls	r7, r7, #6
 8000856:	09bf      	lsrs	r7, r7, #6
 8000858:	0038      	movs	r0, r7
 800085a:	f002 fc95 	bl	8003188 <__clzsi2>
 800085e:	003b      	movs	r3, r7
 8000860:	3805      	subs	r0, #5
 8000862:	4083      	lsls	r3, r0
 8000864:	464c      	mov	r4, r9
 8000866:	3501      	adds	r5, #1
 8000868:	e710      	b.n	800068c <__aeabi_fadd+0x178>
 800086a:	2e00      	cmp	r6, #0
 800086c:	d100      	bne.n	8000870 <__aeabi_fadd+0x35c>
 800086e:	e740      	b.n	80006f2 <__aeabi_fadd+0x1de>
 8000870:	2900      	cmp	r1, #0
 8000872:	d100      	bne.n	8000876 <__aeabi_fadd+0x362>
 8000874:	e741      	b.n	80006fa <__aeabi_fadd+0x1e6>
 8000876:	2380      	movs	r3, #128	@ 0x80
 8000878:	03db      	lsls	r3, r3, #15
 800087a:	429f      	cmp	r7, r3
 800087c:	d200      	bcs.n	8000880 <__aeabi_fadd+0x36c>
 800087e:	e73c      	b.n	80006fa <__aeabi_fadd+0x1e6>
 8000880:	459c      	cmp	ip, r3
 8000882:	d300      	bcc.n	8000886 <__aeabi_fadd+0x372>
 8000884:	e739      	b.n	80006fa <__aeabi_fadd+0x1e6>
 8000886:	4667      	mov	r7, ip
 8000888:	e737      	b.n	80006fa <__aeabi_fadd+0x1e6>
 800088a:	2900      	cmp	r1, #0
 800088c:	d100      	bne.n	8000890 <__aeabi_fadd+0x37c>
 800088e:	e734      	b.n	80006fa <__aeabi_fadd+0x1e6>
 8000890:	2380      	movs	r3, #128	@ 0x80
 8000892:	03db      	lsls	r3, r3, #15
 8000894:	429f      	cmp	r7, r3
 8000896:	d200      	bcs.n	800089a <__aeabi_fadd+0x386>
 8000898:	e72f      	b.n	80006fa <__aeabi_fadd+0x1e6>
 800089a:	459c      	cmp	ip, r3
 800089c:	d300      	bcc.n	80008a0 <__aeabi_fadd+0x38c>
 800089e:	e72c      	b.n	80006fa <__aeabi_fadd+0x1e6>
 80008a0:	464c      	mov	r4, r9
 80008a2:	4667      	mov	r7, ip
 80008a4:	e729      	b.n	80006fa <__aeabi_fadd+0x1e6>
 80008a6:	2900      	cmp	r1, #0
 80008a8:	d100      	bne.n	80008ac <__aeabi_fadd+0x398>
 80008aa:	e734      	b.n	8000716 <__aeabi_fadd+0x202>
 80008ac:	2300      	movs	r3, #0
 80008ae:	08cf      	lsrs	r7, r1, #3
 80008b0:	e67a      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008b2:	464c      	mov	r4, r9
 80008b4:	2301      	movs	r3, #1
 80008b6:	08ff      	lsrs	r7, r7, #3
 80008b8:	e676      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008ba:	2f00      	cmp	r7, #0
 80008bc:	d100      	bne.n	80008c0 <__aeabi_fadd+0x3ac>
 80008be:	e729      	b.n	8000714 <__aeabi_fadd+0x200>
 80008c0:	08ff      	lsrs	r7, r7, #3
 80008c2:	e671      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008c4:	fbffffff 	.word	0xfbffffff
 80008c8:	7dffffff 	.word	0x7dffffff
 80008cc:	2280      	movs	r2, #128	@ 0x80
 80008ce:	2400      	movs	r4, #0
 80008d0:	20ff      	movs	r0, #255	@ 0xff
 80008d2:	03d2      	lsls	r2, r2, #15
 80008d4:	e69d      	b.n	8000612 <__aeabi_fadd+0xfe>
 80008d6:	2300      	movs	r3, #0
 80008d8:	e666      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008da:	2300      	movs	r3, #0
 80008dc:	08d7      	lsrs	r7, r2, #3
 80008de:	e663      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008e0:	2001      	movs	r0, #1
 80008e2:	0172      	lsls	r2, r6, #5
 80008e4:	d500      	bpl.n	80008e8 <__aeabi_fadd+0x3d4>
 80008e6:	e6e7      	b.n	80006b8 <__aeabi_fadd+0x1a4>
 80008e8:	0031      	movs	r1, r6
 80008ea:	2300      	movs	r3, #0
 80008ec:	08cf      	lsrs	r7, r1, #3
 80008ee:	e65b      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008f0:	2301      	movs	r3, #1
 80008f2:	08c7      	lsrs	r7, r0, #3
 80008f4:	e658      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008f6:	46c0      	nop			@ (mov r8, r8)

080008f8 <__aeabi_fdiv>:
 80008f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008fa:	4646      	mov	r6, r8
 80008fc:	464f      	mov	r7, r9
 80008fe:	46d6      	mov	lr, sl
 8000900:	0245      	lsls	r5, r0, #9
 8000902:	b5c0      	push	{r6, r7, lr}
 8000904:	0fc3      	lsrs	r3, r0, #31
 8000906:	0047      	lsls	r7, r0, #1
 8000908:	4698      	mov	r8, r3
 800090a:	1c0e      	adds	r6, r1, #0
 800090c:	0a6d      	lsrs	r5, r5, #9
 800090e:	0e3f      	lsrs	r7, r7, #24
 8000910:	d05b      	beq.n	80009ca <__aeabi_fdiv+0xd2>
 8000912:	2fff      	cmp	r7, #255	@ 0xff
 8000914:	d021      	beq.n	800095a <__aeabi_fdiv+0x62>
 8000916:	2380      	movs	r3, #128	@ 0x80
 8000918:	00ed      	lsls	r5, r5, #3
 800091a:	04db      	lsls	r3, r3, #19
 800091c:	431d      	orrs	r5, r3
 800091e:	2300      	movs	r3, #0
 8000920:	4699      	mov	r9, r3
 8000922:	469a      	mov	sl, r3
 8000924:	3f7f      	subs	r7, #127	@ 0x7f
 8000926:	0274      	lsls	r4, r6, #9
 8000928:	0073      	lsls	r3, r6, #1
 800092a:	0a64      	lsrs	r4, r4, #9
 800092c:	0e1b      	lsrs	r3, r3, #24
 800092e:	0ff6      	lsrs	r6, r6, #31
 8000930:	2b00      	cmp	r3, #0
 8000932:	d020      	beq.n	8000976 <__aeabi_fdiv+0x7e>
 8000934:	2bff      	cmp	r3, #255	@ 0xff
 8000936:	d043      	beq.n	80009c0 <__aeabi_fdiv+0xc8>
 8000938:	2280      	movs	r2, #128	@ 0x80
 800093a:	2000      	movs	r0, #0
 800093c:	00e4      	lsls	r4, r4, #3
 800093e:	04d2      	lsls	r2, r2, #19
 8000940:	4314      	orrs	r4, r2
 8000942:	3b7f      	subs	r3, #127	@ 0x7f
 8000944:	4642      	mov	r2, r8
 8000946:	1aff      	subs	r7, r7, r3
 8000948:	464b      	mov	r3, r9
 800094a:	4072      	eors	r2, r6
 800094c:	2b0f      	cmp	r3, #15
 800094e:	d900      	bls.n	8000952 <__aeabi_fdiv+0x5a>
 8000950:	e09d      	b.n	8000a8e <__aeabi_fdiv+0x196>
 8000952:	4971      	ldr	r1, [pc, #452]	@ (8000b18 <__aeabi_fdiv+0x220>)
 8000954:	009b      	lsls	r3, r3, #2
 8000956:	58cb      	ldr	r3, [r1, r3]
 8000958:	469f      	mov	pc, r3
 800095a:	2d00      	cmp	r5, #0
 800095c:	d15a      	bne.n	8000a14 <__aeabi_fdiv+0x11c>
 800095e:	2308      	movs	r3, #8
 8000960:	4699      	mov	r9, r3
 8000962:	3b06      	subs	r3, #6
 8000964:	0274      	lsls	r4, r6, #9
 8000966:	469a      	mov	sl, r3
 8000968:	0073      	lsls	r3, r6, #1
 800096a:	27ff      	movs	r7, #255	@ 0xff
 800096c:	0a64      	lsrs	r4, r4, #9
 800096e:	0e1b      	lsrs	r3, r3, #24
 8000970:	0ff6      	lsrs	r6, r6, #31
 8000972:	2b00      	cmp	r3, #0
 8000974:	d1de      	bne.n	8000934 <__aeabi_fdiv+0x3c>
 8000976:	2c00      	cmp	r4, #0
 8000978:	d13b      	bne.n	80009f2 <__aeabi_fdiv+0xfa>
 800097a:	2301      	movs	r3, #1
 800097c:	4642      	mov	r2, r8
 800097e:	4649      	mov	r1, r9
 8000980:	4072      	eors	r2, r6
 8000982:	4319      	orrs	r1, r3
 8000984:	290e      	cmp	r1, #14
 8000986:	d818      	bhi.n	80009ba <__aeabi_fdiv+0xc2>
 8000988:	4864      	ldr	r0, [pc, #400]	@ (8000b1c <__aeabi_fdiv+0x224>)
 800098a:	0089      	lsls	r1, r1, #2
 800098c:	5841      	ldr	r1, [r0, r1]
 800098e:	468f      	mov	pc, r1
 8000990:	4653      	mov	r3, sl
 8000992:	2b02      	cmp	r3, #2
 8000994:	d100      	bne.n	8000998 <__aeabi_fdiv+0xa0>
 8000996:	e0b8      	b.n	8000b0a <__aeabi_fdiv+0x212>
 8000998:	2b03      	cmp	r3, #3
 800099a:	d06e      	beq.n	8000a7a <__aeabi_fdiv+0x182>
 800099c:	4642      	mov	r2, r8
 800099e:	002c      	movs	r4, r5
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d140      	bne.n	8000a26 <__aeabi_fdiv+0x12e>
 80009a4:	2000      	movs	r0, #0
 80009a6:	2400      	movs	r4, #0
 80009a8:	05c0      	lsls	r0, r0, #23
 80009aa:	4320      	orrs	r0, r4
 80009ac:	07d2      	lsls	r2, r2, #31
 80009ae:	4310      	orrs	r0, r2
 80009b0:	bce0      	pop	{r5, r6, r7}
 80009b2:	46ba      	mov	sl, r7
 80009b4:	46b1      	mov	r9, r6
 80009b6:	46a8      	mov	r8, r5
 80009b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009ba:	20ff      	movs	r0, #255	@ 0xff
 80009bc:	2400      	movs	r4, #0
 80009be:	e7f3      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 80009c0:	2c00      	cmp	r4, #0
 80009c2:	d120      	bne.n	8000a06 <__aeabi_fdiv+0x10e>
 80009c4:	2302      	movs	r3, #2
 80009c6:	3fff      	subs	r7, #255	@ 0xff
 80009c8:	e7d8      	b.n	800097c <__aeabi_fdiv+0x84>
 80009ca:	2d00      	cmp	r5, #0
 80009cc:	d105      	bne.n	80009da <__aeabi_fdiv+0xe2>
 80009ce:	2304      	movs	r3, #4
 80009d0:	4699      	mov	r9, r3
 80009d2:	3b03      	subs	r3, #3
 80009d4:	2700      	movs	r7, #0
 80009d6:	469a      	mov	sl, r3
 80009d8:	e7a5      	b.n	8000926 <__aeabi_fdiv+0x2e>
 80009da:	0028      	movs	r0, r5
 80009dc:	f002 fbd4 	bl	8003188 <__clzsi2>
 80009e0:	2776      	movs	r7, #118	@ 0x76
 80009e2:	1f43      	subs	r3, r0, #5
 80009e4:	409d      	lsls	r5, r3
 80009e6:	2300      	movs	r3, #0
 80009e8:	427f      	negs	r7, r7
 80009ea:	4699      	mov	r9, r3
 80009ec:	469a      	mov	sl, r3
 80009ee:	1a3f      	subs	r7, r7, r0
 80009f0:	e799      	b.n	8000926 <__aeabi_fdiv+0x2e>
 80009f2:	0020      	movs	r0, r4
 80009f4:	f002 fbc8 	bl	8003188 <__clzsi2>
 80009f8:	1f43      	subs	r3, r0, #5
 80009fa:	409c      	lsls	r4, r3
 80009fc:	2376      	movs	r3, #118	@ 0x76
 80009fe:	425b      	negs	r3, r3
 8000a00:	1a1b      	subs	r3, r3, r0
 8000a02:	2000      	movs	r0, #0
 8000a04:	e79e      	b.n	8000944 <__aeabi_fdiv+0x4c>
 8000a06:	2303      	movs	r3, #3
 8000a08:	464a      	mov	r2, r9
 8000a0a:	431a      	orrs	r2, r3
 8000a0c:	4691      	mov	r9, r2
 8000a0e:	2003      	movs	r0, #3
 8000a10:	33fc      	adds	r3, #252	@ 0xfc
 8000a12:	e797      	b.n	8000944 <__aeabi_fdiv+0x4c>
 8000a14:	230c      	movs	r3, #12
 8000a16:	4699      	mov	r9, r3
 8000a18:	3b09      	subs	r3, #9
 8000a1a:	27ff      	movs	r7, #255	@ 0xff
 8000a1c:	469a      	mov	sl, r3
 8000a1e:	e782      	b.n	8000926 <__aeabi_fdiv+0x2e>
 8000a20:	2803      	cmp	r0, #3
 8000a22:	d02c      	beq.n	8000a7e <__aeabi_fdiv+0x186>
 8000a24:	0032      	movs	r2, r6
 8000a26:	0038      	movs	r0, r7
 8000a28:	307f      	adds	r0, #127	@ 0x7f
 8000a2a:	2800      	cmp	r0, #0
 8000a2c:	dd47      	ble.n	8000abe <__aeabi_fdiv+0x1c6>
 8000a2e:	0763      	lsls	r3, r4, #29
 8000a30:	d004      	beq.n	8000a3c <__aeabi_fdiv+0x144>
 8000a32:	230f      	movs	r3, #15
 8000a34:	4023      	ands	r3, r4
 8000a36:	2b04      	cmp	r3, #4
 8000a38:	d000      	beq.n	8000a3c <__aeabi_fdiv+0x144>
 8000a3a:	3404      	adds	r4, #4
 8000a3c:	0123      	lsls	r3, r4, #4
 8000a3e:	d503      	bpl.n	8000a48 <__aeabi_fdiv+0x150>
 8000a40:	0038      	movs	r0, r7
 8000a42:	4b37      	ldr	r3, [pc, #220]	@ (8000b20 <__aeabi_fdiv+0x228>)
 8000a44:	3080      	adds	r0, #128	@ 0x80
 8000a46:	401c      	ands	r4, r3
 8000a48:	28fe      	cmp	r0, #254	@ 0xfe
 8000a4a:	dcb6      	bgt.n	80009ba <__aeabi_fdiv+0xc2>
 8000a4c:	01a4      	lsls	r4, r4, #6
 8000a4e:	0a64      	lsrs	r4, r4, #9
 8000a50:	b2c0      	uxtb	r0, r0
 8000a52:	e7a9      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000a54:	2480      	movs	r4, #128	@ 0x80
 8000a56:	2200      	movs	r2, #0
 8000a58:	20ff      	movs	r0, #255	@ 0xff
 8000a5a:	03e4      	lsls	r4, r4, #15
 8000a5c:	e7a4      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000a5e:	2380      	movs	r3, #128	@ 0x80
 8000a60:	03db      	lsls	r3, r3, #15
 8000a62:	421d      	tst	r5, r3
 8000a64:	d001      	beq.n	8000a6a <__aeabi_fdiv+0x172>
 8000a66:	421c      	tst	r4, r3
 8000a68:	d00b      	beq.n	8000a82 <__aeabi_fdiv+0x18a>
 8000a6a:	2480      	movs	r4, #128	@ 0x80
 8000a6c:	03e4      	lsls	r4, r4, #15
 8000a6e:	432c      	orrs	r4, r5
 8000a70:	0264      	lsls	r4, r4, #9
 8000a72:	4642      	mov	r2, r8
 8000a74:	20ff      	movs	r0, #255	@ 0xff
 8000a76:	0a64      	lsrs	r4, r4, #9
 8000a78:	e796      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000a7a:	4646      	mov	r6, r8
 8000a7c:	002c      	movs	r4, r5
 8000a7e:	2380      	movs	r3, #128	@ 0x80
 8000a80:	03db      	lsls	r3, r3, #15
 8000a82:	431c      	orrs	r4, r3
 8000a84:	0264      	lsls	r4, r4, #9
 8000a86:	0032      	movs	r2, r6
 8000a88:	20ff      	movs	r0, #255	@ 0xff
 8000a8a:	0a64      	lsrs	r4, r4, #9
 8000a8c:	e78c      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000a8e:	016d      	lsls	r5, r5, #5
 8000a90:	0160      	lsls	r0, r4, #5
 8000a92:	4285      	cmp	r5, r0
 8000a94:	d22d      	bcs.n	8000af2 <__aeabi_fdiv+0x1fa>
 8000a96:	231b      	movs	r3, #27
 8000a98:	2400      	movs	r4, #0
 8000a9a:	3f01      	subs	r7, #1
 8000a9c:	2601      	movs	r6, #1
 8000a9e:	0029      	movs	r1, r5
 8000aa0:	0064      	lsls	r4, r4, #1
 8000aa2:	006d      	lsls	r5, r5, #1
 8000aa4:	2900      	cmp	r1, #0
 8000aa6:	db01      	blt.n	8000aac <__aeabi_fdiv+0x1b4>
 8000aa8:	4285      	cmp	r5, r0
 8000aaa:	d301      	bcc.n	8000ab0 <__aeabi_fdiv+0x1b8>
 8000aac:	1a2d      	subs	r5, r5, r0
 8000aae:	4334      	orrs	r4, r6
 8000ab0:	3b01      	subs	r3, #1
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d1f3      	bne.n	8000a9e <__aeabi_fdiv+0x1a6>
 8000ab6:	1e6b      	subs	r3, r5, #1
 8000ab8:	419d      	sbcs	r5, r3
 8000aba:	432c      	orrs	r4, r5
 8000abc:	e7b3      	b.n	8000a26 <__aeabi_fdiv+0x12e>
 8000abe:	2301      	movs	r3, #1
 8000ac0:	1a1b      	subs	r3, r3, r0
 8000ac2:	2b1b      	cmp	r3, #27
 8000ac4:	dd00      	ble.n	8000ac8 <__aeabi_fdiv+0x1d0>
 8000ac6:	e76d      	b.n	80009a4 <__aeabi_fdiv+0xac>
 8000ac8:	0021      	movs	r1, r4
 8000aca:	379e      	adds	r7, #158	@ 0x9e
 8000acc:	40d9      	lsrs	r1, r3
 8000ace:	40bc      	lsls	r4, r7
 8000ad0:	000b      	movs	r3, r1
 8000ad2:	1e61      	subs	r1, r4, #1
 8000ad4:	418c      	sbcs	r4, r1
 8000ad6:	4323      	orrs	r3, r4
 8000ad8:	0759      	lsls	r1, r3, #29
 8000ada:	d004      	beq.n	8000ae6 <__aeabi_fdiv+0x1ee>
 8000adc:	210f      	movs	r1, #15
 8000ade:	4019      	ands	r1, r3
 8000ae0:	2904      	cmp	r1, #4
 8000ae2:	d000      	beq.n	8000ae6 <__aeabi_fdiv+0x1ee>
 8000ae4:	3304      	adds	r3, #4
 8000ae6:	0159      	lsls	r1, r3, #5
 8000ae8:	d413      	bmi.n	8000b12 <__aeabi_fdiv+0x21a>
 8000aea:	019b      	lsls	r3, r3, #6
 8000aec:	2000      	movs	r0, #0
 8000aee:	0a5c      	lsrs	r4, r3, #9
 8000af0:	e75a      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000af2:	231a      	movs	r3, #26
 8000af4:	2401      	movs	r4, #1
 8000af6:	1a2d      	subs	r5, r5, r0
 8000af8:	e7d0      	b.n	8000a9c <__aeabi_fdiv+0x1a4>
 8000afa:	1e98      	subs	r0, r3, #2
 8000afc:	4243      	negs	r3, r0
 8000afe:	4158      	adcs	r0, r3
 8000b00:	4240      	negs	r0, r0
 8000b02:	0032      	movs	r2, r6
 8000b04:	2400      	movs	r4, #0
 8000b06:	b2c0      	uxtb	r0, r0
 8000b08:	e74e      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000b0a:	4642      	mov	r2, r8
 8000b0c:	20ff      	movs	r0, #255	@ 0xff
 8000b0e:	2400      	movs	r4, #0
 8000b10:	e74a      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000b12:	2001      	movs	r0, #1
 8000b14:	2400      	movs	r4, #0
 8000b16:	e747      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000b18:	0800dd6c 	.word	0x0800dd6c
 8000b1c:	0800ddac 	.word	0x0800ddac
 8000b20:	f7ffffff 	.word	0xf7ffffff

08000b24 <__eqsf2>:
 8000b24:	b570      	push	{r4, r5, r6, lr}
 8000b26:	0042      	lsls	r2, r0, #1
 8000b28:	024e      	lsls	r6, r1, #9
 8000b2a:	004c      	lsls	r4, r1, #1
 8000b2c:	0245      	lsls	r5, r0, #9
 8000b2e:	0a6d      	lsrs	r5, r5, #9
 8000b30:	0e12      	lsrs	r2, r2, #24
 8000b32:	0fc3      	lsrs	r3, r0, #31
 8000b34:	0a76      	lsrs	r6, r6, #9
 8000b36:	0e24      	lsrs	r4, r4, #24
 8000b38:	0fc9      	lsrs	r1, r1, #31
 8000b3a:	2aff      	cmp	r2, #255	@ 0xff
 8000b3c:	d010      	beq.n	8000b60 <__eqsf2+0x3c>
 8000b3e:	2cff      	cmp	r4, #255	@ 0xff
 8000b40:	d00c      	beq.n	8000b5c <__eqsf2+0x38>
 8000b42:	2001      	movs	r0, #1
 8000b44:	42a2      	cmp	r2, r4
 8000b46:	d10a      	bne.n	8000b5e <__eqsf2+0x3a>
 8000b48:	42b5      	cmp	r5, r6
 8000b4a:	d108      	bne.n	8000b5e <__eqsf2+0x3a>
 8000b4c:	428b      	cmp	r3, r1
 8000b4e:	d00f      	beq.n	8000b70 <__eqsf2+0x4c>
 8000b50:	2a00      	cmp	r2, #0
 8000b52:	d104      	bne.n	8000b5e <__eqsf2+0x3a>
 8000b54:	0028      	movs	r0, r5
 8000b56:	1e43      	subs	r3, r0, #1
 8000b58:	4198      	sbcs	r0, r3
 8000b5a:	e000      	b.n	8000b5e <__eqsf2+0x3a>
 8000b5c:	2001      	movs	r0, #1
 8000b5e:	bd70      	pop	{r4, r5, r6, pc}
 8000b60:	2001      	movs	r0, #1
 8000b62:	2cff      	cmp	r4, #255	@ 0xff
 8000b64:	d1fb      	bne.n	8000b5e <__eqsf2+0x3a>
 8000b66:	4335      	orrs	r5, r6
 8000b68:	d1f9      	bne.n	8000b5e <__eqsf2+0x3a>
 8000b6a:	404b      	eors	r3, r1
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	e7f6      	b.n	8000b5e <__eqsf2+0x3a>
 8000b70:	2000      	movs	r0, #0
 8000b72:	e7f4      	b.n	8000b5e <__eqsf2+0x3a>

08000b74 <__gesf2>:
 8000b74:	b530      	push	{r4, r5, lr}
 8000b76:	0042      	lsls	r2, r0, #1
 8000b78:	0244      	lsls	r4, r0, #9
 8000b7a:	024d      	lsls	r5, r1, #9
 8000b7c:	0fc3      	lsrs	r3, r0, #31
 8000b7e:	0048      	lsls	r0, r1, #1
 8000b80:	0a64      	lsrs	r4, r4, #9
 8000b82:	0e12      	lsrs	r2, r2, #24
 8000b84:	0a6d      	lsrs	r5, r5, #9
 8000b86:	0e00      	lsrs	r0, r0, #24
 8000b88:	0fc9      	lsrs	r1, r1, #31
 8000b8a:	2aff      	cmp	r2, #255	@ 0xff
 8000b8c:	d018      	beq.n	8000bc0 <__gesf2+0x4c>
 8000b8e:	28ff      	cmp	r0, #255	@ 0xff
 8000b90:	d00a      	beq.n	8000ba8 <__gesf2+0x34>
 8000b92:	2a00      	cmp	r2, #0
 8000b94:	d11e      	bne.n	8000bd4 <__gesf2+0x60>
 8000b96:	2800      	cmp	r0, #0
 8000b98:	d10a      	bne.n	8000bb0 <__gesf2+0x3c>
 8000b9a:	2d00      	cmp	r5, #0
 8000b9c:	d029      	beq.n	8000bf2 <__gesf2+0x7e>
 8000b9e:	2c00      	cmp	r4, #0
 8000ba0:	d12d      	bne.n	8000bfe <__gesf2+0x8a>
 8000ba2:	0048      	lsls	r0, r1, #1
 8000ba4:	3801      	subs	r0, #1
 8000ba6:	bd30      	pop	{r4, r5, pc}
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d125      	bne.n	8000bf8 <__gesf2+0x84>
 8000bac:	2a00      	cmp	r2, #0
 8000bae:	d101      	bne.n	8000bb4 <__gesf2+0x40>
 8000bb0:	2c00      	cmp	r4, #0
 8000bb2:	d0f6      	beq.n	8000ba2 <__gesf2+0x2e>
 8000bb4:	428b      	cmp	r3, r1
 8000bb6:	d019      	beq.n	8000bec <__gesf2+0x78>
 8000bb8:	2001      	movs	r0, #1
 8000bba:	425b      	negs	r3, r3
 8000bbc:	4318      	orrs	r0, r3
 8000bbe:	e7f2      	b.n	8000ba6 <__gesf2+0x32>
 8000bc0:	2c00      	cmp	r4, #0
 8000bc2:	d119      	bne.n	8000bf8 <__gesf2+0x84>
 8000bc4:	28ff      	cmp	r0, #255	@ 0xff
 8000bc6:	d1f7      	bne.n	8000bb8 <__gesf2+0x44>
 8000bc8:	2d00      	cmp	r5, #0
 8000bca:	d115      	bne.n	8000bf8 <__gesf2+0x84>
 8000bcc:	2000      	movs	r0, #0
 8000bce:	428b      	cmp	r3, r1
 8000bd0:	d1f2      	bne.n	8000bb8 <__gesf2+0x44>
 8000bd2:	e7e8      	b.n	8000ba6 <__gesf2+0x32>
 8000bd4:	2800      	cmp	r0, #0
 8000bd6:	d0ef      	beq.n	8000bb8 <__gesf2+0x44>
 8000bd8:	428b      	cmp	r3, r1
 8000bda:	d1ed      	bne.n	8000bb8 <__gesf2+0x44>
 8000bdc:	4282      	cmp	r2, r0
 8000bde:	dceb      	bgt.n	8000bb8 <__gesf2+0x44>
 8000be0:	db04      	blt.n	8000bec <__gesf2+0x78>
 8000be2:	42ac      	cmp	r4, r5
 8000be4:	d8e8      	bhi.n	8000bb8 <__gesf2+0x44>
 8000be6:	2000      	movs	r0, #0
 8000be8:	42ac      	cmp	r4, r5
 8000bea:	d2dc      	bcs.n	8000ba6 <__gesf2+0x32>
 8000bec:	0058      	lsls	r0, r3, #1
 8000bee:	3801      	subs	r0, #1
 8000bf0:	e7d9      	b.n	8000ba6 <__gesf2+0x32>
 8000bf2:	2c00      	cmp	r4, #0
 8000bf4:	d0d7      	beq.n	8000ba6 <__gesf2+0x32>
 8000bf6:	e7df      	b.n	8000bb8 <__gesf2+0x44>
 8000bf8:	2002      	movs	r0, #2
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	e7d3      	b.n	8000ba6 <__gesf2+0x32>
 8000bfe:	428b      	cmp	r3, r1
 8000c00:	d1da      	bne.n	8000bb8 <__gesf2+0x44>
 8000c02:	e7ee      	b.n	8000be2 <__gesf2+0x6e>

08000c04 <__lesf2>:
 8000c04:	b530      	push	{r4, r5, lr}
 8000c06:	0042      	lsls	r2, r0, #1
 8000c08:	0244      	lsls	r4, r0, #9
 8000c0a:	024d      	lsls	r5, r1, #9
 8000c0c:	0fc3      	lsrs	r3, r0, #31
 8000c0e:	0048      	lsls	r0, r1, #1
 8000c10:	0a64      	lsrs	r4, r4, #9
 8000c12:	0e12      	lsrs	r2, r2, #24
 8000c14:	0a6d      	lsrs	r5, r5, #9
 8000c16:	0e00      	lsrs	r0, r0, #24
 8000c18:	0fc9      	lsrs	r1, r1, #31
 8000c1a:	2aff      	cmp	r2, #255	@ 0xff
 8000c1c:	d017      	beq.n	8000c4e <__lesf2+0x4a>
 8000c1e:	28ff      	cmp	r0, #255	@ 0xff
 8000c20:	d00a      	beq.n	8000c38 <__lesf2+0x34>
 8000c22:	2a00      	cmp	r2, #0
 8000c24:	d11b      	bne.n	8000c5e <__lesf2+0x5a>
 8000c26:	2800      	cmp	r0, #0
 8000c28:	d10a      	bne.n	8000c40 <__lesf2+0x3c>
 8000c2a:	2d00      	cmp	r5, #0
 8000c2c:	d01d      	beq.n	8000c6a <__lesf2+0x66>
 8000c2e:	2c00      	cmp	r4, #0
 8000c30:	d12d      	bne.n	8000c8e <__lesf2+0x8a>
 8000c32:	0048      	lsls	r0, r1, #1
 8000c34:	3801      	subs	r0, #1
 8000c36:	e011      	b.n	8000c5c <__lesf2+0x58>
 8000c38:	2d00      	cmp	r5, #0
 8000c3a:	d10e      	bne.n	8000c5a <__lesf2+0x56>
 8000c3c:	2a00      	cmp	r2, #0
 8000c3e:	d101      	bne.n	8000c44 <__lesf2+0x40>
 8000c40:	2c00      	cmp	r4, #0
 8000c42:	d0f6      	beq.n	8000c32 <__lesf2+0x2e>
 8000c44:	428b      	cmp	r3, r1
 8000c46:	d10c      	bne.n	8000c62 <__lesf2+0x5e>
 8000c48:	0058      	lsls	r0, r3, #1
 8000c4a:	3801      	subs	r0, #1
 8000c4c:	e006      	b.n	8000c5c <__lesf2+0x58>
 8000c4e:	2c00      	cmp	r4, #0
 8000c50:	d103      	bne.n	8000c5a <__lesf2+0x56>
 8000c52:	28ff      	cmp	r0, #255	@ 0xff
 8000c54:	d105      	bne.n	8000c62 <__lesf2+0x5e>
 8000c56:	2d00      	cmp	r5, #0
 8000c58:	d015      	beq.n	8000c86 <__lesf2+0x82>
 8000c5a:	2002      	movs	r0, #2
 8000c5c:	bd30      	pop	{r4, r5, pc}
 8000c5e:	2800      	cmp	r0, #0
 8000c60:	d106      	bne.n	8000c70 <__lesf2+0x6c>
 8000c62:	2001      	movs	r0, #1
 8000c64:	425b      	negs	r3, r3
 8000c66:	4318      	orrs	r0, r3
 8000c68:	e7f8      	b.n	8000c5c <__lesf2+0x58>
 8000c6a:	2c00      	cmp	r4, #0
 8000c6c:	d0f6      	beq.n	8000c5c <__lesf2+0x58>
 8000c6e:	e7f8      	b.n	8000c62 <__lesf2+0x5e>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d1f6      	bne.n	8000c62 <__lesf2+0x5e>
 8000c74:	4282      	cmp	r2, r0
 8000c76:	dcf4      	bgt.n	8000c62 <__lesf2+0x5e>
 8000c78:	dbe6      	blt.n	8000c48 <__lesf2+0x44>
 8000c7a:	42ac      	cmp	r4, r5
 8000c7c:	d8f1      	bhi.n	8000c62 <__lesf2+0x5e>
 8000c7e:	2000      	movs	r0, #0
 8000c80:	42ac      	cmp	r4, r5
 8000c82:	d2eb      	bcs.n	8000c5c <__lesf2+0x58>
 8000c84:	e7e0      	b.n	8000c48 <__lesf2+0x44>
 8000c86:	2000      	movs	r0, #0
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d1ea      	bne.n	8000c62 <__lesf2+0x5e>
 8000c8c:	e7e6      	b.n	8000c5c <__lesf2+0x58>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d1e7      	bne.n	8000c62 <__lesf2+0x5e>
 8000c92:	e7f2      	b.n	8000c7a <__lesf2+0x76>

08000c94 <__aeabi_fmul>:
 8000c94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c96:	464f      	mov	r7, r9
 8000c98:	4646      	mov	r6, r8
 8000c9a:	46d6      	mov	lr, sl
 8000c9c:	0044      	lsls	r4, r0, #1
 8000c9e:	b5c0      	push	{r6, r7, lr}
 8000ca0:	0246      	lsls	r6, r0, #9
 8000ca2:	1c0f      	adds	r7, r1, #0
 8000ca4:	0a76      	lsrs	r6, r6, #9
 8000ca6:	0e24      	lsrs	r4, r4, #24
 8000ca8:	0fc5      	lsrs	r5, r0, #31
 8000caa:	2c00      	cmp	r4, #0
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_fmul+0x1c>
 8000cae:	e0da      	b.n	8000e66 <__aeabi_fmul+0x1d2>
 8000cb0:	2cff      	cmp	r4, #255	@ 0xff
 8000cb2:	d074      	beq.n	8000d9e <__aeabi_fmul+0x10a>
 8000cb4:	2380      	movs	r3, #128	@ 0x80
 8000cb6:	00f6      	lsls	r6, r6, #3
 8000cb8:	04db      	lsls	r3, r3, #19
 8000cba:	431e      	orrs	r6, r3
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4699      	mov	r9, r3
 8000cc0:	469a      	mov	sl, r3
 8000cc2:	3c7f      	subs	r4, #127	@ 0x7f
 8000cc4:	027b      	lsls	r3, r7, #9
 8000cc6:	0a5b      	lsrs	r3, r3, #9
 8000cc8:	4698      	mov	r8, r3
 8000cca:	007b      	lsls	r3, r7, #1
 8000ccc:	0e1b      	lsrs	r3, r3, #24
 8000cce:	0fff      	lsrs	r7, r7, #31
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d074      	beq.n	8000dbe <__aeabi_fmul+0x12a>
 8000cd4:	2bff      	cmp	r3, #255	@ 0xff
 8000cd6:	d100      	bne.n	8000cda <__aeabi_fmul+0x46>
 8000cd8:	e08e      	b.n	8000df8 <__aeabi_fmul+0x164>
 8000cda:	4642      	mov	r2, r8
 8000cdc:	2180      	movs	r1, #128	@ 0x80
 8000cde:	00d2      	lsls	r2, r2, #3
 8000ce0:	04c9      	lsls	r1, r1, #19
 8000ce2:	4311      	orrs	r1, r2
 8000ce4:	3b7f      	subs	r3, #127	@ 0x7f
 8000ce6:	002a      	movs	r2, r5
 8000ce8:	18e4      	adds	r4, r4, r3
 8000cea:	464b      	mov	r3, r9
 8000cec:	407a      	eors	r2, r7
 8000cee:	4688      	mov	r8, r1
 8000cf0:	b2d2      	uxtb	r2, r2
 8000cf2:	2b0a      	cmp	r3, #10
 8000cf4:	dc75      	bgt.n	8000de2 <__aeabi_fmul+0x14e>
 8000cf6:	464b      	mov	r3, r9
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	dd0f      	ble.n	8000d1e <__aeabi_fmul+0x8a>
 8000cfe:	4649      	mov	r1, r9
 8000d00:	2301      	movs	r3, #1
 8000d02:	408b      	lsls	r3, r1
 8000d04:	21a6      	movs	r1, #166	@ 0xa6
 8000d06:	00c9      	lsls	r1, r1, #3
 8000d08:	420b      	tst	r3, r1
 8000d0a:	d169      	bne.n	8000de0 <__aeabi_fmul+0x14c>
 8000d0c:	2190      	movs	r1, #144	@ 0x90
 8000d0e:	0089      	lsls	r1, r1, #2
 8000d10:	420b      	tst	r3, r1
 8000d12:	d000      	beq.n	8000d16 <__aeabi_fmul+0x82>
 8000d14:	e100      	b.n	8000f18 <__aeabi_fmul+0x284>
 8000d16:	2188      	movs	r1, #136	@ 0x88
 8000d18:	4219      	tst	r1, r3
 8000d1a:	d000      	beq.n	8000d1e <__aeabi_fmul+0x8a>
 8000d1c:	e0f5      	b.n	8000f0a <__aeabi_fmul+0x276>
 8000d1e:	4641      	mov	r1, r8
 8000d20:	0409      	lsls	r1, r1, #16
 8000d22:	0c09      	lsrs	r1, r1, #16
 8000d24:	4643      	mov	r3, r8
 8000d26:	0008      	movs	r0, r1
 8000d28:	0c35      	lsrs	r5, r6, #16
 8000d2a:	0436      	lsls	r6, r6, #16
 8000d2c:	0c1b      	lsrs	r3, r3, #16
 8000d2e:	0c36      	lsrs	r6, r6, #16
 8000d30:	4370      	muls	r0, r6
 8000d32:	4369      	muls	r1, r5
 8000d34:	435e      	muls	r6, r3
 8000d36:	435d      	muls	r5, r3
 8000d38:	1876      	adds	r6, r6, r1
 8000d3a:	0c03      	lsrs	r3, r0, #16
 8000d3c:	199b      	adds	r3, r3, r6
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	d903      	bls.n	8000d4a <__aeabi_fmul+0xb6>
 8000d42:	2180      	movs	r1, #128	@ 0x80
 8000d44:	0249      	lsls	r1, r1, #9
 8000d46:	468c      	mov	ip, r1
 8000d48:	4465      	add	r5, ip
 8000d4a:	0400      	lsls	r0, r0, #16
 8000d4c:	0419      	lsls	r1, r3, #16
 8000d4e:	0c00      	lsrs	r0, r0, #16
 8000d50:	1809      	adds	r1, r1, r0
 8000d52:	018e      	lsls	r6, r1, #6
 8000d54:	1e70      	subs	r0, r6, #1
 8000d56:	4186      	sbcs	r6, r0
 8000d58:	0c1b      	lsrs	r3, r3, #16
 8000d5a:	0e89      	lsrs	r1, r1, #26
 8000d5c:	195b      	adds	r3, r3, r5
 8000d5e:	430e      	orrs	r6, r1
 8000d60:	019b      	lsls	r3, r3, #6
 8000d62:	431e      	orrs	r6, r3
 8000d64:	011b      	lsls	r3, r3, #4
 8000d66:	d46c      	bmi.n	8000e42 <__aeabi_fmul+0x1ae>
 8000d68:	0023      	movs	r3, r4
 8000d6a:	337f      	adds	r3, #127	@ 0x7f
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	dc00      	bgt.n	8000d72 <__aeabi_fmul+0xde>
 8000d70:	e0b1      	b.n	8000ed6 <__aeabi_fmul+0x242>
 8000d72:	0015      	movs	r5, r2
 8000d74:	0771      	lsls	r1, r6, #29
 8000d76:	d00b      	beq.n	8000d90 <__aeabi_fmul+0xfc>
 8000d78:	200f      	movs	r0, #15
 8000d7a:	0021      	movs	r1, r4
 8000d7c:	4030      	ands	r0, r6
 8000d7e:	2804      	cmp	r0, #4
 8000d80:	d006      	beq.n	8000d90 <__aeabi_fmul+0xfc>
 8000d82:	3604      	adds	r6, #4
 8000d84:	0132      	lsls	r2, r6, #4
 8000d86:	d503      	bpl.n	8000d90 <__aeabi_fmul+0xfc>
 8000d88:	4b6e      	ldr	r3, [pc, #440]	@ (8000f44 <__aeabi_fmul+0x2b0>)
 8000d8a:	401e      	ands	r6, r3
 8000d8c:	000b      	movs	r3, r1
 8000d8e:	3380      	adds	r3, #128	@ 0x80
 8000d90:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d92:	dd00      	ble.n	8000d96 <__aeabi_fmul+0x102>
 8000d94:	e0bd      	b.n	8000f12 <__aeabi_fmul+0x27e>
 8000d96:	01b2      	lsls	r2, r6, #6
 8000d98:	0a52      	lsrs	r2, r2, #9
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	e048      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	d000      	beq.n	8000da4 <__aeabi_fmul+0x110>
 8000da2:	e092      	b.n	8000eca <__aeabi_fmul+0x236>
 8000da4:	2308      	movs	r3, #8
 8000da6:	4699      	mov	r9, r3
 8000da8:	3b06      	subs	r3, #6
 8000daa:	469a      	mov	sl, r3
 8000dac:	027b      	lsls	r3, r7, #9
 8000dae:	0a5b      	lsrs	r3, r3, #9
 8000db0:	4698      	mov	r8, r3
 8000db2:	007b      	lsls	r3, r7, #1
 8000db4:	24ff      	movs	r4, #255	@ 0xff
 8000db6:	0e1b      	lsrs	r3, r3, #24
 8000db8:	0fff      	lsrs	r7, r7, #31
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d18a      	bne.n	8000cd4 <__aeabi_fmul+0x40>
 8000dbe:	4642      	mov	r2, r8
 8000dc0:	2a00      	cmp	r2, #0
 8000dc2:	d164      	bne.n	8000e8e <__aeabi_fmul+0x1fa>
 8000dc4:	4649      	mov	r1, r9
 8000dc6:	3201      	adds	r2, #1
 8000dc8:	4311      	orrs	r1, r2
 8000dca:	4689      	mov	r9, r1
 8000dcc:	290a      	cmp	r1, #10
 8000dce:	dc08      	bgt.n	8000de2 <__aeabi_fmul+0x14e>
 8000dd0:	407d      	eors	r5, r7
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	b2ea      	uxtb	r2, r5
 8000dd6:	2902      	cmp	r1, #2
 8000dd8:	dc91      	bgt.n	8000cfe <__aeabi_fmul+0x6a>
 8000dda:	0015      	movs	r5, r2
 8000ddc:	2200      	movs	r2, #0
 8000dde:	e027      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000de0:	0015      	movs	r5, r2
 8000de2:	4653      	mov	r3, sl
 8000de4:	2b02      	cmp	r3, #2
 8000de6:	d100      	bne.n	8000dea <__aeabi_fmul+0x156>
 8000de8:	e093      	b.n	8000f12 <__aeabi_fmul+0x27e>
 8000dea:	2b03      	cmp	r3, #3
 8000dec:	d01a      	beq.n	8000e24 <__aeabi_fmul+0x190>
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d12c      	bne.n	8000e4c <__aeabi_fmul+0x1b8>
 8000df2:	2300      	movs	r3, #0
 8000df4:	2200      	movs	r2, #0
 8000df6:	e01b      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000df8:	4643      	mov	r3, r8
 8000dfa:	34ff      	adds	r4, #255	@ 0xff
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d055      	beq.n	8000eac <__aeabi_fmul+0x218>
 8000e00:	2103      	movs	r1, #3
 8000e02:	464b      	mov	r3, r9
 8000e04:	430b      	orrs	r3, r1
 8000e06:	0019      	movs	r1, r3
 8000e08:	2b0a      	cmp	r3, #10
 8000e0a:	dc00      	bgt.n	8000e0e <__aeabi_fmul+0x17a>
 8000e0c:	e092      	b.n	8000f34 <__aeabi_fmul+0x2a0>
 8000e0e:	2b0f      	cmp	r3, #15
 8000e10:	d000      	beq.n	8000e14 <__aeabi_fmul+0x180>
 8000e12:	e08c      	b.n	8000f2e <__aeabi_fmul+0x29a>
 8000e14:	2280      	movs	r2, #128	@ 0x80
 8000e16:	03d2      	lsls	r2, r2, #15
 8000e18:	4216      	tst	r6, r2
 8000e1a:	d003      	beq.n	8000e24 <__aeabi_fmul+0x190>
 8000e1c:	4643      	mov	r3, r8
 8000e1e:	4213      	tst	r3, r2
 8000e20:	d100      	bne.n	8000e24 <__aeabi_fmul+0x190>
 8000e22:	e07d      	b.n	8000f20 <__aeabi_fmul+0x28c>
 8000e24:	2280      	movs	r2, #128	@ 0x80
 8000e26:	03d2      	lsls	r2, r2, #15
 8000e28:	4332      	orrs	r2, r6
 8000e2a:	0252      	lsls	r2, r2, #9
 8000e2c:	0a52      	lsrs	r2, r2, #9
 8000e2e:	23ff      	movs	r3, #255	@ 0xff
 8000e30:	05d8      	lsls	r0, r3, #23
 8000e32:	07ed      	lsls	r5, r5, #31
 8000e34:	4310      	orrs	r0, r2
 8000e36:	4328      	orrs	r0, r5
 8000e38:	bce0      	pop	{r5, r6, r7}
 8000e3a:	46ba      	mov	sl, r7
 8000e3c:	46b1      	mov	r9, r6
 8000e3e:	46a8      	mov	r8, r5
 8000e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e42:	2301      	movs	r3, #1
 8000e44:	0015      	movs	r5, r2
 8000e46:	0871      	lsrs	r1, r6, #1
 8000e48:	401e      	ands	r6, r3
 8000e4a:	430e      	orrs	r6, r1
 8000e4c:	0023      	movs	r3, r4
 8000e4e:	3380      	adds	r3, #128	@ 0x80
 8000e50:	1c61      	adds	r1, r4, #1
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	dd41      	ble.n	8000eda <__aeabi_fmul+0x246>
 8000e56:	0772      	lsls	r2, r6, #29
 8000e58:	d094      	beq.n	8000d84 <__aeabi_fmul+0xf0>
 8000e5a:	220f      	movs	r2, #15
 8000e5c:	4032      	ands	r2, r6
 8000e5e:	2a04      	cmp	r2, #4
 8000e60:	d000      	beq.n	8000e64 <__aeabi_fmul+0x1d0>
 8000e62:	e78e      	b.n	8000d82 <__aeabi_fmul+0xee>
 8000e64:	e78e      	b.n	8000d84 <__aeabi_fmul+0xf0>
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d105      	bne.n	8000e76 <__aeabi_fmul+0x1e2>
 8000e6a:	2304      	movs	r3, #4
 8000e6c:	4699      	mov	r9, r3
 8000e6e:	3b03      	subs	r3, #3
 8000e70:	2400      	movs	r4, #0
 8000e72:	469a      	mov	sl, r3
 8000e74:	e726      	b.n	8000cc4 <__aeabi_fmul+0x30>
 8000e76:	0030      	movs	r0, r6
 8000e78:	f002 f986 	bl	8003188 <__clzsi2>
 8000e7c:	2476      	movs	r4, #118	@ 0x76
 8000e7e:	1f43      	subs	r3, r0, #5
 8000e80:	409e      	lsls	r6, r3
 8000e82:	2300      	movs	r3, #0
 8000e84:	4264      	negs	r4, r4
 8000e86:	4699      	mov	r9, r3
 8000e88:	469a      	mov	sl, r3
 8000e8a:	1a24      	subs	r4, r4, r0
 8000e8c:	e71a      	b.n	8000cc4 <__aeabi_fmul+0x30>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	f002 f97a 	bl	8003188 <__clzsi2>
 8000e94:	464b      	mov	r3, r9
 8000e96:	1a24      	subs	r4, r4, r0
 8000e98:	3c76      	subs	r4, #118	@ 0x76
 8000e9a:	2b0a      	cmp	r3, #10
 8000e9c:	dca1      	bgt.n	8000de2 <__aeabi_fmul+0x14e>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	3805      	subs	r0, #5
 8000ea2:	4083      	lsls	r3, r0
 8000ea4:	407d      	eors	r5, r7
 8000ea6:	4698      	mov	r8, r3
 8000ea8:	b2ea      	uxtb	r2, r5
 8000eaa:	e724      	b.n	8000cf6 <__aeabi_fmul+0x62>
 8000eac:	464a      	mov	r2, r9
 8000eae:	3302      	adds	r3, #2
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	002a      	movs	r2, r5
 8000eb4:	407a      	eors	r2, r7
 8000eb6:	b2d2      	uxtb	r2, r2
 8000eb8:	2b0a      	cmp	r3, #10
 8000eba:	dc92      	bgt.n	8000de2 <__aeabi_fmul+0x14e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	0015      	movs	r5, r2
 8000ec0:	2900      	cmp	r1, #0
 8000ec2:	d026      	beq.n	8000f12 <__aeabi_fmul+0x27e>
 8000ec4:	4699      	mov	r9, r3
 8000ec6:	2002      	movs	r0, #2
 8000ec8:	e719      	b.n	8000cfe <__aeabi_fmul+0x6a>
 8000eca:	230c      	movs	r3, #12
 8000ecc:	4699      	mov	r9, r3
 8000ece:	3b09      	subs	r3, #9
 8000ed0:	24ff      	movs	r4, #255	@ 0xff
 8000ed2:	469a      	mov	sl, r3
 8000ed4:	e6f6      	b.n	8000cc4 <__aeabi_fmul+0x30>
 8000ed6:	0015      	movs	r5, r2
 8000ed8:	0021      	movs	r1, r4
 8000eda:	2201      	movs	r2, #1
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	2b1b      	cmp	r3, #27
 8000ee0:	dd00      	ble.n	8000ee4 <__aeabi_fmul+0x250>
 8000ee2:	e786      	b.n	8000df2 <__aeabi_fmul+0x15e>
 8000ee4:	319e      	adds	r1, #158	@ 0x9e
 8000ee6:	0032      	movs	r2, r6
 8000ee8:	408e      	lsls	r6, r1
 8000eea:	40da      	lsrs	r2, r3
 8000eec:	1e73      	subs	r3, r6, #1
 8000eee:	419e      	sbcs	r6, r3
 8000ef0:	4332      	orrs	r2, r6
 8000ef2:	0753      	lsls	r3, r2, #29
 8000ef4:	d004      	beq.n	8000f00 <__aeabi_fmul+0x26c>
 8000ef6:	230f      	movs	r3, #15
 8000ef8:	4013      	ands	r3, r2
 8000efa:	2b04      	cmp	r3, #4
 8000efc:	d000      	beq.n	8000f00 <__aeabi_fmul+0x26c>
 8000efe:	3204      	adds	r2, #4
 8000f00:	0153      	lsls	r3, r2, #5
 8000f02:	d510      	bpl.n	8000f26 <__aeabi_fmul+0x292>
 8000f04:	2301      	movs	r3, #1
 8000f06:	2200      	movs	r2, #0
 8000f08:	e792      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000f0a:	003d      	movs	r5, r7
 8000f0c:	4646      	mov	r6, r8
 8000f0e:	4682      	mov	sl, r0
 8000f10:	e767      	b.n	8000de2 <__aeabi_fmul+0x14e>
 8000f12:	23ff      	movs	r3, #255	@ 0xff
 8000f14:	2200      	movs	r2, #0
 8000f16:	e78b      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000f18:	2280      	movs	r2, #128	@ 0x80
 8000f1a:	2500      	movs	r5, #0
 8000f1c:	03d2      	lsls	r2, r2, #15
 8000f1e:	e786      	b.n	8000e2e <__aeabi_fmul+0x19a>
 8000f20:	003d      	movs	r5, r7
 8000f22:	431a      	orrs	r2, r3
 8000f24:	e783      	b.n	8000e2e <__aeabi_fmul+0x19a>
 8000f26:	0192      	lsls	r2, r2, #6
 8000f28:	2300      	movs	r3, #0
 8000f2a:	0a52      	lsrs	r2, r2, #9
 8000f2c:	e780      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000f2e:	003d      	movs	r5, r7
 8000f30:	4646      	mov	r6, r8
 8000f32:	e777      	b.n	8000e24 <__aeabi_fmul+0x190>
 8000f34:	002a      	movs	r2, r5
 8000f36:	2301      	movs	r3, #1
 8000f38:	407a      	eors	r2, r7
 8000f3a:	408b      	lsls	r3, r1
 8000f3c:	2003      	movs	r0, #3
 8000f3e:	b2d2      	uxtb	r2, r2
 8000f40:	e6e9      	b.n	8000d16 <__aeabi_fmul+0x82>
 8000f42:	46c0      	nop			@ (mov r8, r8)
 8000f44:	f7ffffff 	.word	0xf7ffffff

08000f48 <__aeabi_f2iz>:
 8000f48:	0241      	lsls	r1, r0, #9
 8000f4a:	0042      	lsls	r2, r0, #1
 8000f4c:	0fc3      	lsrs	r3, r0, #31
 8000f4e:	0a49      	lsrs	r1, r1, #9
 8000f50:	2000      	movs	r0, #0
 8000f52:	0e12      	lsrs	r2, r2, #24
 8000f54:	2a7e      	cmp	r2, #126	@ 0x7e
 8000f56:	dd03      	ble.n	8000f60 <__aeabi_f2iz+0x18>
 8000f58:	2a9d      	cmp	r2, #157	@ 0x9d
 8000f5a:	dd02      	ble.n	8000f62 <__aeabi_f2iz+0x1a>
 8000f5c:	4a09      	ldr	r2, [pc, #36]	@ (8000f84 <__aeabi_f2iz+0x3c>)
 8000f5e:	1898      	adds	r0, r3, r2
 8000f60:	4770      	bx	lr
 8000f62:	2080      	movs	r0, #128	@ 0x80
 8000f64:	0400      	lsls	r0, r0, #16
 8000f66:	4301      	orrs	r1, r0
 8000f68:	2a95      	cmp	r2, #149	@ 0x95
 8000f6a:	dc07      	bgt.n	8000f7c <__aeabi_f2iz+0x34>
 8000f6c:	2096      	movs	r0, #150	@ 0x96
 8000f6e:	1a82      	subs	r2, r0, r2
 8000f70:	40d1      	lsrs	r1, r2
 8000f72:	4248      	negs	r0, r1
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d1f3      	bne.n	8000f60 <__aeabi_f2iz+0x18>
 8000f78:	0008      	movs	r0, r1
 8000f7a:	e7f1      	b.n	8000f60 <__aeabi_f2iz+0x18>
 8000f7c:	3a96      	subs	r2, #150	@ 0x96
 8000f7e:	4091      	lsls	r1, r2
 8000f80:	e7f7      	b.n	8000f72 <__aeabi_f2iz+0x2a>
 8000f82:	46c0      	nop			@ (mov r8, r8)
 8000f84:	7fffffff 	.word	0x7fffffff

08000f88 <__aeabi_i2f>:
 8000f88:	b570      	push	{r4, r5, r6, lr}
 8000f8a:	2800      	cmp	r0, #0
 8000f8c:	d012      	beq.n	8000fb4 <__aeabi_i2f+0x2c>
 8000f8e:	17c3      	asrs	r3, r0, #31
 8000f90:	18c5      	adds	r5, r0, r3
 8000f92:	405d      	eors	r5, r3
 8000f94:	0fc4      	lsrs	r4, r0, #31
 8000f96:	0028      	movs	r0, r5
 8000f98:	f002 f8f6 	bl	8003188 <__clzsi2>
 8000f9c:	239e      	movs	r3, #158	@ 0x9e
 8000f9e:	1a1b      	subs	r3, r3, r0
 8000fa0:	2b96      	cmp	r3, #150	@ 0x96
 8000fa2:	dc0f      	bgt.n	8000fc4 <__aeabi_i2f+0x3c>
 8000fa4:	2808      	cmp	r0, #8
 8000fa6:	d038      	beq.n	800101a <__aeabi_i2f+0x92>
 8000fa8:	3808      	subs	r0, #8
 8000faa:	4085      	lsls	r5, r0
 8000fac:	026d      	lsls	r5, r5, #9
 8000fae:	0a6d      	lsrs	r5, r5, #9
 8000fb0:	b2d8      	uxtb	r0, r3
 8000fb2:	e002      	b.n	8000fba <__aeabi_i2f+0x32>
 8000fb4:	2400      	movs	r4, #0
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	2500      	movs	r5, #0
 8000fba:	05c0      	lsls	r0, r0, #23
 8000fbc:	4328      	orrs	r0, r5
 8000fbe:	07e4      	lsls	r4, r4, #31
 8000fc0:	4320      	orrs	r0, r4
 8000fc2:	bd70      	pop	{r4, r5, r6, pc}
 8000fc4:	2b99      	cmp	r3, #153	@ 0x99
 8000fc6:	dc14      	bgt.n	8000ff2 <__aeabi_i2f+0x6a>
 8000fc8:	1f42      	subs	r2, r0, #5
 8000fca:	4095      	lsls	r5, r2
 8000fcc:	002a      	movs	r2, r5
 8000fce:	4915      	ldr	r1, [pc, #84]	@ (8001024 <__aeabi_i2f+0x9c>)
 8000fd0:	4011      	ands	r1, r2
 8000fd2:	0755      	lsls	r5, r2, #29
 8000fd4:	d01c      	beq.n	8001010 <__aeabi_i2f+0x88>
 8000fd6:	250f      	movs	r5, #15
 8000fd8:	402a      	ands	r2, r5
 8000fda:	2a04      	cmp	r2, #4
 8000fdc:	d018      	beq.n	8001010 <__aeabi_i2f+0x88>
 8000fde:	3104      	adds	r1, #4
 8000fe0:	08ca      	lsrs	r2, r1, #3
 8000fe2:	0149      	lsls	r1, r1, #5
 8000fe4:	d515      	bpl.n	8001012 <__aeabi_i2f+0x8a>
 8000fe6:	239f      	movs	r3, #159	@ 0x9f
 8000fe8:	0252      	lsls	r2, r2, #9
 8000fea:	1a18      	subs	r0, r3, r0
 8000fec:	0a55      	lsrs	r5, r2, #9
 8000fee:	b2c0      	uxtb	r0, r0
 8000ff0:	e7e3      	b.n	8000fba <__aeabi_i2f+0x32>
 8000ff2:	2205      	movs	r2, #5
 8000ff4:	0029      	movs	r1, r5
 8000ff6:	1a12      	subs	r2, r2, r0
 8000ff8:	40d1      	lsrs	r1, r2
 8000ffa:	0002      	movs	r2, r0
 8000ffc:	321b      	adds	r2, #27
 8000ffe:	4095      	lsls	r5, r2
 8001000:	002a      	movs	r2, r5
 8001002:	1e55      	subs	r5, r2, #1
 8001004:	41aa      	sbcs	r2, r5
 8001006:	430a      	orrs	r2, r1
 8001008:	4906      	ldr	r1, [pc, #24]	@ (8001024 <__aeabi_i2f+0x9c>)
 800100a:	4011      	ands	r1, r2
 800100c:	0755      	lsls	r5, r2, #29
 800100e:	d1e2      	bne.n	8000fd6 <__aeabi_i2f+0x4e>
 8001010:	08ca      	lsrs	r2, r1, #3
 8001012:	0252      	lsls	r2, r2, #9
 8001014:	0a55      	lsrs	r5, r2, #9
 8001016:	b2d8      	uxtb	r0, r3
 8001018:	e7cf      	b.n	8000fba <__aeabi_i2f+0x32>
 800101a:	026d      	lsls	r5, r5, #9
 800101c:	0a6d      	lsrs	r5, r5, #9
 800101e:	308e      	adds	r0, #142	@ 0x8e
 8001020:	e7cb      	b.n	8000fba <__aeabi_i2f+0x32>
 8001022:	46c0      	nop			@ (mov r8, r8)
 8001024:	fbffffff 	.word	0xfbffffff

08001028 <__aeabi_ui2f>:
 8001028:	b510      	push	{r4, lr}
 800102a:	1e04      	subs	r4, r0, #0
 800102c:	d00d      	beq.n	800104a <__aeabi_ui2f+0x22>
 800102e:	f002 f8ab 	bl	8003188 <__clzsi2>
 8001032:	239e      	movs	r3, #158	@ 0x9e
 8001034:	1a1b      	subs	r3, r3, r0
 8001036:	2b96      	cmp	r3, #150	@ 0x96
 8001038:	dc0c      	bgt.n	8001054 <__aeabi_ui2f+0x2c>
 800103a:	2808      	cmp	r0, #8
 800103c:	d034      	beq.n	80010a8 <__aeabi_ui2f+0x80>
 800103e:	3808      	subs	r0, #8
 8001040:	4084      	lsls	r4, r0
 8001042:	0264      	lsls	r4, r4, #9
 8001044:	0a64      	lsrs	r4, r4, #9
 8001046:	b2d8      	uxtb	r0, r3
 8001048:	e001      	b.n	800104e <__aeabi_ui2f+0x26>
 800104a:	2000      	movs	r0, #0
 800104c:	2400      	movs	r4, #0
 800104e:	05c0      	lsls	r0, r0, #23
 8001050:	4320      	orrs	r0, r4
 8001052:	bd10      	pop	{r4, pc}
 8001054:	2b99      	cmp	r3, #153	@ 0x99
 8001056:	dc13      	bgt.n	8001080 <__aeabi_ui2f+0x58>
 8001058:	1f42      	subs	r2, r0, #5
 800105a:	4094      	lsls	r4, r2
 800105c:	4a14      	ldr	r2, [pc, #80]	@ (80010b0 <__aeabi_ui2f+0x88>)
 800105e:	4022      	ands	r2, r4
 8001060:	0761      	lsls	r1, r4, #29
 8001062:	d01c      	beq.n	800109e <__aeabi_ui2f+0x76>
 8001064:	210f      	movs	r1, #15
 8001066:	4021      	ands	r1, r4
 8001068:	2904      	cmp	r1, #4
 800106a:	d018      	beq.n	800109e <__aeabi_ui2f+0x76>
 800106c:	3204      	adds	r2, #4
 800106e:	08d4      	lsrs	r4, r2, #3
 8001070:	0152      	lsls	r2, r2, #5
 8001072:	d515      	bpl.n	80010a0 <__aeabi_ui2f+0x78>
 8001074:	239f      	movs	r3, #159	@ 0x9f
 8001076:	0264      	lsls	r4, r4, #9
 8001078:	1a18      	subs	r0, r3, r0
 800107a:	0a64      	lsrs	r4, r4, #9
 800107c:	b2c0      	uxtb	r0, r0
 800107e:	e7e6      	b.n	800104e <__aeabi_ui2f+0x26>
 8001080:	0002      	movs	r2, r0
 8001082:	0021      	movs	r1, r4
 8001084:	321b      	adds	r2, #27
 8001086:	4091      	lsls	r1, r2
 8001088:	000a      	movs	r2, r1
 800108a:	1e51      	subs	r1, r2, #1
 800108c:	418a      	sbcs	r2, r1
 800108e:	2105      	movs	r1, #5
 8001090:	1a09      	subs	r1, r1, r0
 8001092:	40cc      	lsrs	r4, r1
 8001094:	4314      	orrs	r4, r2
 8001096:	4a06      	ldr	r2, [pc, #24]	@ (80010b0 <__aeabi_ui2f+0x88>)
 8001098:	4022      	ands	r2, r4
 800109a:	0761      	lsls	r1, r4, #29
 800109c:	d1e2      	bne.n	8001064 <__aeabi_ui2f+0x3c>
 800109e:	08d4      	lsrs	r4, r2, #3
 80010a0:	0264      	lsls	r4, r4, #9
 80010a2:	0a64      	lsrs	r4, r4, #9
 80010a4:	b2d8      	uxtb	r0, r3
 80010a6:	e7d2      	b.n	800104e <__aeabi_ui2f+0x26>
 80010a8:	0264      	lsls	r4, r4, #9
 80010aa:	0a64      	lsrs	r4, r4, #9
 80010ac:	308e      	adds	r0, #142	@ 0x8e
 80010ae:	e7ce      	b.n	800104e <__aeabi_ui2f+0x26>
 80010b0:	fbffffff 	.word	0xfbffffff

080010b4 <__aeabi_dadd>:
 80010b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010b6:	464f      	mov	r7, r9
 80010b8:	4646      	mov	r6, r8
 80010ba:	46d6      	mov	lr, sl
 80010bc:	b5c0      	push	{r6, r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	9000      	str	r0, [sp, #0]
 80010c2:	9101      	str	r1, [sp, #4]
 80010c4:	030e      	lsls	r6, r1, #12
 80010c6:	004c      	lsls	r4, r1, #1
 80010c8:	0fcd      	lsrs	r5, r1, #31
 80010ca:	0a71      	lsrs	r1, r6, #9
 80010cc:	9e00      	ldr	r6, [sp, #0]
 80010ce:	005f      	lsls	r7, r3, #1
 80010d0:	0f76      	lsrs	r6, r6, #29
 80010d2:	430e      	orrs	r6, r1
 80010d4:	9900      	ldr	r1, [sp, #0]
 80010d6:	9200      	str	r2, [sp, #0]
 80010d8:	9301      	str	r3, [sp, #4]
 80010da:	00c9      	lsls	r1, r1, #3
 80010dc:	4689      	mov	r9, r1
 80010de:	0319      	lsls	r1, r3, #12
 80010e0:	0d7b      	lsrs	r3, r7, #21
 80010e2:	4698      	mov	r8, r3
 80010e4:	9b01      	ldr	r3, [sp, #4]
 80010e6:	0a49      	lsrs	r1, r1, #9
 80010e8:	0fdb      	lsrs	r3, r3, #31
 80010ea:	469c      	mov	ip, r3
 80010ec:	9b00      	ldr	r3, [sp, #0]
 80010ee:	9a00      	ldr	r2, [sp, #0]
 80010f0:	0f5b      	lsrs	r3, r3, #29
 80010f2:	430b      	orrs	r3, r1
 80010f4:	4641      	mov	r1, r8
 80010f6:	0d64      	lsrs	r4, r4, #21
 80010f8:	00d2      	lsls	r2, r2, #3
 80010fa:	1a61      	subs	r1, r4, r1
 80010fc:	4565      	cmp	r5, ip
 80010fe:	d100      	bne.n	8001102 <__aeabi_dadd+0x4e>
 8001100:	e0a6      	b.n	8001250 <__aeabi_dadd+0x19c>
 8001102:	2900      	cmp	r1, #0
 8001104:	dd72      	ble.n	80011ec <__aeabi_dadd+0x138>
 8001106:	4647      	mov	r7, r8
 8001108:	2f00      	cmp	r7, #0
 800110a:	d100      	bne.n	800110e <__aeabi_dadd+0x5a>
 800110c:	e0dd      	b.n	80012ca <__aeabi_dadd+0x216>
 800110e:	4fcc      	ldr	r7, [pc, #816]	@ (8001440 <__aeabi_dadd+0x38c>)
 8001110:	42bc      	cmp	r4, r7
 8001112:	d100      	bne.n	8001116 <__aeabi_dadd+0x62>
 8001114:	e19a      	b.n	800144c <__aeabi_dadd+0x398>
 8001116:	2701      	movs	r7, #1
 8001118:	2938      	cmp	r1, #56	@ 0x38
 800111a:	dc17      	bgt.n	800114c <__aeabi_dadd+0x98>
 800111c:	2780      	movs	r7, #128	@ 0x80
 800111e:	043f      	lsls	r7, r7, #16
 8001120:	433b      	orrs	r3, r7
 8001122:	291f      	cmp	r1, #31
 8001124:	dd00      	ble.n	8001128 <__aeabi_dadd+0x74>
 8001126:	e1dd      	b.n	80014e4 <__aeabi_dadd+0x430>
 8001128:	2720      	movs	r7, #32
 800112a:	1a78      	subs	r0, r7, r1
 800112c:	001f      	movs	r7, r3
 800112e:	4087      	lsls	r7, r0
 8001130:	46ba      	mov	sl, r7
 8001132:	0017      	movs	r7, r2
 8001134:	40cf      	lsrs	r7, r1
 8001136:	4684      	mov	ip, r0
 8001138:	0038      	movs	r0, r7
 800113a:	4657      	mov	r7, sl
 800113c:	4307      	orrs	r7, r0
 800113e:	4660      	mov	r0, ip
 8001140:	4082      	lsls	r2, r0
 8001142:	40cb      	lsrs	r3, r1
 8001144:	1e50      	subs	r0, r2, #1
 8001146:	4182      	sbcs	r2, r0
 8001148:	1af6      	subs	r6, r6, r3
 800114a:	4317      	orrs	r7, r2
 800114c:	464b      	mov	r3, r9
 800114e:	1bdf      	subs	r7, r3, r7
 8001150:	45b9      	cmp	r9, r7
 8001152:	4180      	sbcs	r0, r0
 8001154:	4240      	negs	r0, r0
 8001156:	1a36      	subs	r6, r6, r0
 8001158:	0233      	lsls	r3, r6, #8
 800115a:	d400      	bmi.n	800115e <__aeabi_dadd+0xaa>
 800115c:	e0ff      	b.n	800135e <__aeabi_dadd+0x2aa>
 800115e:	0276      	lsls	r6, r6, #9
 8001160:	0a76      	lsrs	r6, r6, #9
 8001162:	2e00      	cmp	r6, #0
 8001164:	d100      	bne.n	8001168 <__aeabi_dadd+0xb4>
 8001166:	e13c      	b.n	80013e2 <__aeabi_dadd+0x32e>
 8001168:	0030      	movs	r0, r6
 800116a:	f002 f80d 	bl	8003188 <__clzsi2>
 800116e:	0003      	movs	r3, r0
 8001170:	3b08      	subs	r3, #8
 8001172:	2120      	movs	r1, #32
 8001174:	0038      	movs	r0, r7
 8001176:	1aca      	subs	r2, r1, r3
 8001178:	40d0      	lsrs	r0, r2
 800117a:	409e      	lsls	r6, r3
 800117c:	0002      	movs	r2, r0
 800117e:	409f      	lsls	r7, r3
 8001180:	4332      	orrs	r2, r6
 8001182:	429c      	cmp	r4, r3
 8001184:	dd00      	ble.n	8001188 <__aeabi_dadd+0xd4>
 8001186:	e1a6      	b.n	80014d6 <__aeabi_dadd+0x422>
 8001188:	1b18      	subs	r0, r3, r4
 800118a:	3001      	adds	r0, #1
 800118c:	1a09      	subs	r1, r1, r0
 800118e:	003e      	movs	r6, r7
 8001190:	408f      	lsls	r7, r1
 8001192:	40c6      	lsrs	r6, r0
 8001194:	1e7b      	subs	r3, r7, #1
 8001196:	419f      	sbcs	r7, r3
 8001198:	0013      	movs	r3, r2
 800119a:	408b      	lsls	r3, r1
 800119c:	4337      	orrs	r7, r6
 800119e:	431f      	orrs	r7, r3
 80011a0:	40c2      	lsrs	r2, r0
 80011a2:	003b      	movs	r3, r7
 80011a4:	0016      	movs	r6, r2
 80011a6:	2400      	movs	r4, #0
 80011a8:	4313      	orrs	r3, r2
 80011aa:	d100      	bne.n	80011ae <__aeabi_dadd+0xfa>
 80011ac:	e1df      	b.n	800156e <__aeabi_dadd+0x4ba>
 80011ae:	077b      	lsls	r3, r7, #29
 80011b0:	d100      	bne.n	80011b4 <__aeabi_dadd+0x100>
 80011b2:	e332      	b.n	800181a <__aeabi_dadd+0x766>
 80011b4:	230f      	movs	r3, #15
 80011b6:	003a      	movs	r2, r7
 80011b8:	403b      	ands	r3, r7
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	d004      	beq.n	80011c8 <__aeabi_dadd+0x114>
 80011be:	1d3a      	adds	r2, r7, #4
 80011c0:	42ba      	cmp	r2, r7
 80011c2:	41bf      	sbcs	r7, r7
 80011c4:	427f      	negs	r7, r7
 80011c6:	19f6      	adds	r6, r6, r7
 80011c8:	0233      	lsls	r3, r6, #8
 80011ca:	d400      	bmi.n	80011ce <__aeabi_dadd+0x11a>
 80011cc:	e323      	b.n	8001816 <__aeabi_dadd+0x762>
 80011ce:	4b9c      	ldr	r3, [pc, #624]	@ (8001440 <__aeabi_dadd+0x38c>)
 80011d0:	3401      	adds	r4, #1
 80011d2:	429c      	cmp	r4, r3
 80011d4:	d100      	bne.n	80011d8 <__aeabi_dadd+0x124>
 80011d6:	e0b4      	b.n	8001342 <__aeabi_dadd+0x28e>
 80011d8:	4b9a      	ldr	r3, [pc, #616]	@ (8001444 <__aeabi_dadd+0x390>)
 80011da:	0564      	lsls	r4, r4, #21
 80011dc:	401e      	ands	r6, r3
 80011de:	0d64      	lsrs	r4, r4, #21
 80011e0:	0777      	lsls	r7, r6, #29
 80011e2:	08d2      	lsrs	r2, r2, #3
 80011e4:	0276      	lsls	r6, r6, #9
 80011e6:	4317      	orrs	r7, r2
 80011e8:	0b36      	lsrs	r6, r6, #12
 80011ea:	e0ac      	b.n	8001346 <__aeabi_dadd+0x292>
 80011ec:	2900      	cmp	r1, #0
 80011ee:	d100      	bne.n	80011f2 <__aeabi_dadd+0x13e>
 80011f0:	e07e      	b.n	80012f0 <__aeabi_dadd+0x23c>
 80011f2:	4641      	mov	r1, r8
 80011f4:	1b09      	subs	r1, r1, r4
 80011f6:	2c00      	cmp	r4, #0
 80011f8:	d000      	beq.n	80011fc <__aeabi_dadd+0x148>
 80011fa:	e160      	b.n	80014be <__aeabi_dadd+0x40a>
 80011fc:	0034      	movs	r4, r6
 80011fe:	4648      	mov	r0, r9
 8001200:	4304      	orrs	r4, r0
 8001202:	d100      	bne.n	8001206 <__aeabi_dadd+0x152>
 8001204:	e1c9      	b.n	800159a <__aeabi_dadd+0x4e6>
 8001206:	1e4c      	subs	r4, r1, #1
 8001208:	2901      	cmp	r1, #1
 800120a:	d100      	bne.n	800120e <__aeabi_dadd+0x15a>
 800120c:	e22e      	b.n	800166c <__aeabi_dadd+0x5b8>
 800120e:	4d8c      	ldr	r5, [pc, #560]	@ (8001440 <__aeabi_dadd+0x38c>)
 8001210:	42a9      	cmp	r1, r5
 8001212:	d100      	bne.n	8001216 <__aeabi_dadd+0x162>
 8001214:	e224      	b.n	8001660 <__aeabi_dadd+0x5ac>
 8001216:	2701      	movs	r7, #1
 8001218:	2c38      	cmp	r4, #56	@ 0x38
 800121a:	dc11      	bgt.n	8001240 <__aeabi_dadd+0x18c>
 800121c:	0021      	movs	r1, r4
 800121e:	291f      	cmp	r1, #31
 8001220:	dd00      	ble.n	8001224 <__aeabi_dadd+0x170>
 8001222:	e20b      	b.n	800163c <__aeabi_dadd+0x588>
 8001224:	2420      	movs	r4, #32
 8001226:	0037      	movs	r7, r6
 8001228:	4648      	mov	r0, r9
 800122a:	1a64      	subs	r4, r4, r1
 800122c:	40a7      	lsls	r7, r4
 800122e:	40c8      	lsrs	r0, r1
 8001230:	4307      	orrs	r7, r0
 8001232:	4648      	mov	r0, r9
 8001234:	40a0      	lsls	r0, r4
 8001236:	40ce      	lsrs	r6, r1
 8001238:	1e44      	subs	r4, r0, #1
 800123a:	41a0      	sbcs	r0, r4
 800123c:	1b9b      	subs	r3, r3, r6
 800123e:	4307      	orrs	r7, r0
 8001240:	1bd7      	subs	r7, r2, r7
 8001242:	42ba      	cmp	r2, r7
 8001244:	4192      	sbcs	r2, r2
 8001246:	4252      	negs	r2, r2
 8001248:	4665      	mov	r5, ip
 800124a:	4644      	mov	r4, r8
 800124c:	1a9e      	subs	r6, r3, r2
 800124e:	e783      	b.n	8001158 <__aeabi_dadd+0xa4>
 8001250:	2900      	cmp	r1, #0
 8001252:	dc00      	bgt.n	8001256 <__aeabi_dadd+0x1a2>
 8001254:	e09c      	b.n	8001390 <__aeabi_dadd+0x2dc>
 8001256:	4647      	mov	r7, r8
 8001258:	2f00      	cmp	r7, #0
 800125a:	d167      	bne.n	800132c <__aeabi_dadd+0x278>
 800125c:	001f      	movs	r7, r3
 800125e:	4317      	orrs	r7, r2
 8001260:	d100      	bne.n	8001264 <__aeabi_dadd+0x1b0>
 8001262:	e0e4      	b.n	800142e <__aeabi_dadd+0x37a>
 8001264:	1e48      	subs	r0, r1, #1
 8001266:	2901      	cmp	r1, #1
 8001268:	d100      	bne.n	800126c <__aeabi_dadd+0x1b8>
 800126a:	e19b      	b.n	80015a4 <__aeabi_dadd+0x4f0>
 800126c:	4f74      	ldr	r7, [pc, #464]	@ (8001440 <__aeabi_dadd+0x38c>)
 800126e:	42b9      	cmp	r1, r7
 8001270:	d100      	bne.n	8001274 <__aeabi_dadd+0x1c0>
 8001272:	e0eb      	b.n	800144c <__aeabi_dadd+0x398>
 8001274:	2701      	movs	r7, #1
 8001276:	0001      	movs	r1, r0
 8001278:	2838      	cmp	r0, #56	@ 0x38
 800127a:	dc11      	bgt.n	80012a0 <__aeabi_dadd+0x1ec>
 800127c:	291f      	cmp	r1, #31
 800127e:	dd00      	ble.n	8001282 <__aeabi_dadd+0x1ce>
 8001280:	e1c7      	b.n	8001612 <__aeabi_dadd+0x55e>
 8001282:	2720      	movs	r7, #32
 8001284:	1a78      	subs	r0, r7, r1
 8001286:	001f      	movs	r7, r3
 8001288:	4684      	mov	ip, r0
 800128a:	4087      	lsls	r7, r0
 800128c:	0010      	movs	r0, r2
 800128e:	40c8      	lsrs	r0, r1
 8001290:	4307      	orrs	r7, r0
 8001292:	4660      	mov	r0, ip
 8001294:	4082      	lsls	r2, r0
 8001296:	40cb      	lsrs	r3, r1
 8001298:	1e50      	subs	r0, r2, #1
 800129a:	4182      	sbcs	r2, r0
 800129c:	18f6      	adds	r6, r6, r3
 800129e:	4317      	orrs	r7, r2
 80012a0:	444f      	add	r7, r9
 80012a2:	454f      	cmp	r7, r9
 80012a4:	4180      	sbcs	r0, r0
 80012a6:	4240      	negs	r0, r0
 80012a8:	1836      	adds	r6, r6, r0
 80012aa:	0233      	lsls	r3, r6, #8
 80012ac:	d557      	bpl.n	800135e <__aeabi_dadd+0x2aa>
 80012ae:	4b64      	ldr	r3, [pc, #400]	@ (8001440 <__aeabi_dadd+0x38c>)
 80012b0:	3401      	adds	r4, #1
 80012b2:	429c      	cmp	r4, r3
 80012b4:	d045      	beq.n	8001342 <__aeabi_dadd+0x28e>
 80012b6:	2101      	movs	r1, #1
 80012b8:	4b62      	ldr	r3, [pc, #392]	@ (8001444 <__aeabi_dadd+0x390>)
 80012ba:	087a      	lsrs	r2, r7, #1
 80012bc:	401e      	ands	r6, r3
 80012be:	4039      	ands	r1, r7
 80012c0:	430a      	orrs	r2, r1
 80012c2:	07f7      	lsls	r7, r6, #31
 80012c4:	4317      	orrs	r7, r2
 80012c6:	0876      	lsrs	r6, r6, #1
 80012c8:	e771      	b.n	80011ae <__aeabi_dadd+0xfa>
 80012ca:	001f      	movs	r7, r3
 80012cc:	4317      	orrs	r7, r2
 80012ce:	d100      	bne.n	80012d2 <__aeabi_dadd+0x21e>
 80012d0:	e0ad      	b.n	800142e <__aeabi_dadd+0x37a>
 80012d2:	1e4f      	subs	r7, r1, #1
 80012d4:	46bc      	mov	ip, r7
 80012d6:	2901      	cmp	r1, #1
 80012d8:	d100      	bne.n	80012dc <__aeabi_dadd+0x228>
 80012da:	e182      	b.n	80015e2 <__aeabi_dadd+0x52e>
 80012dc:	4f58      	ldr	r7, [pc, #352]	@ (8001440 <__aeabi_dadd+0x38c>)
 80012de:	42b9      	cmp	r1, r7
 80012e0:	d100      	bne.n	80012e4 <__aeabi_dadd+0x230>
 80012e2:	e190      	b.n	8001606 <__aeabi_dadd+0x552>
 80012e4:	4661      	mov	r1, ip
 80012e6:	2701      	movs	r7, #1
 80012e8:	2938      	cmp	r1, #56	@ 0x38
 80012ea:	dd00      	ble.n	80012ee <__aeabi_dadd+0x23a>
 80012ec:	e72e      	b.n	800114c <__aeabi_dadd+0x98>
 80012ee:	e718      	b.n	8001122 <__aeabi_dadd+0x6e>
 80012f0:	4f55      	ldr	r7, [pc, #340]	@ (8001448 <__aeabi_dadd+0x394>)
 80012f2:	1c61      	adds	r1, r4, #1
 80012f4:	4239      	tst	r1, r7
 80012f6:	d000      	beq.n	80012fa <__aeabi_dadd+0x246>
 80012f8:	e0d0      	b.n	800149c <__aeabi_dadd+0x3e8>
 80012fa:	0031      	movs	r1, r6
 80012fc:	4648      	mov	r0, r9
 80012fe:	001f      	movs	r7, r3
 8001300:	4301      	orrs	r1, r0
 8001302:	4317      	orrs	r7, r2
 8001304:	2c00      	cmp	r4, #0
 8001306:	d000      	beq.n	800130a <__aeabi_dadd+0x256>
 8001308:	e13d      	b.n	8001586 <__aeabi_dadd+0x4d2>
 800130a:	2900      	cmp	r1, #0
 800130c:	d100      	bne.n	8001310 <__aeabi_dadd+0x25c>
 800130e:	e1bc      	b.n	800168a <__aeabi_dadd+0x5d6>
 8001310:	2f00      	cmp	r7, #0
 8001312:	d000      	beq.n	8001316 <__aeabi_dadd+0x262>
 8001314:	e1bf      	b.n	8001696 <__aeabi_dadd+0x5e2>
 8001316:	464b      	mov	r3, r9
 8001318:	2100      	movs	r1, #0
 800131a:	08d8      	lsrs	r0, r3, #3
 800131c:	0777      	lsls	r7, r6, #29
 800131e:	4307      	orrs	r7, r0
 8001320:	08f0      	lsrs	r0, r6, #3
 8001322:	0306      	lsls	r6, r0, #12
 8001324:	054c      	lsls	r4, r1, #21
 8001326:	0b36      	lsrs	r6, r6, #12
 8001328:	0d64      	lsrs	r4, r4, #21
 800132a:	e00c      	b.n	8001346 <__aeabi_dadd+0x292>
 800132c:	4f44      	ldr	r7, [pc, #272]	@ (8001440 <__aeabi_dadd+0x38c>)
 800132e:	42bc      	cmp	r4, r7
 8001330:	d100      	bne.n	8001334 <__aeabi_dadd+0x280>
 8001332:	e08b      	b.n	800144c <__aeabi_dadd+0x398>
 8001334:	2701      	movs	r7, #1
 8001336:	2938      	cmp	r1, #56	@ 0x38
 8001338:	dcb2      	bgt.n	80012a0 <__aeabi_dadd+0x1ec>
 800133a:	2780      	movs	r7, #128	@ 0x80
 800133c:	043f      	lsls	r7, r7, #16
 800133e:	433b      	orrs	r3, r7
 8001340:	e79c      	b.n	800127c <__aeabi_dadd+0x1c8>
 8001342:	2600      	movs	r6, #0
 8001344:	2700      	movs	r7, #0
 8001346:	0524      	lsls	r4, r4, #20
 8001348:	4334      	orrs	r4, r6
 800134a:	07ed      	lsls	r5, r5, #31
 800134c:	432c      	orrs	r4, r5
 800134e:	0038      	movs	r0, r7
 8001350:	0021      	movs	r1, r4
 8001352:	b002      	add	sp, #8
 8001354:	bce0      	pop	{r5, r6, r7}
 8001356:	46ba      	mov	sl, r7
 8001358:	46b1      	mov	r9, r6
 800135a:	46a8      	mov	r8, r5
 800135c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800135e:	077b      	lsls	r3, r7, #29
 8001360:	d004      	beq.n	800136c <__aeabi_dadd+0x2b8>
 8001362:	230f      	movs	r3, #15
 8001364:	403b      	ands	r3, r7
 8001366:	2b04      	cmp	r3, #4
 8001368:	d000      	beq.n	800136c <__aeabi_dadd+0x2b8>
 800136a:	e728      	b.n	80011be <__aeabi_dadd+0x10a>
 800136c:	08f8      	lsrs	r0, r7, #3
 800136e:	4b34      	ldr	r3, [pc, #208]	@ (8001440 <__aeabi_dadd+0x38c>)
 8001370:	0777      	lsls	r7, r6, #29
 8001372:	4307      	orrs	r7, r0
 8001374:	08f0      	lsrs	r0, r6, #3
 8001376:	429c      	cmp	r4, r3
 8001378:	d000      	beq.n	800137c <__aeabi_dadd+0x2c8>
 800137a:	e24a      	b.n	8001812 <__aeabi_dadd+0x75e>
 800137c:	003b      	movs	r3, r7
 800137e:	4303      	orrs	r3, r0
 8001380:	d059      	beq.n	8001436 <__aeabi_dadd+0x382>
 8001382:	2680      	movs	r6, #128	@ 0x80
 8001384:	0336      	lsls	r6, r6, #12
 8001386:	4306      	orrs	r6, r0
 8001388:	0336      	lsls	r6, r6, #12
 800138a:	4c2d      	ldr	r4, [pc, #180]	@ (8001440 <__aeabi_dadd+0x38c>)
 800138c:	0b36      	lsrs	r6, r6, #12
 800138e:	e7da      	b.n	8001346 <__aeabi_dadd+0x292>
 8001390:	2900      	cmp	r1, #0
 8001392:	d061      	beq.n	8001458 <__aeabi_dadd+0x3a4>
 8001394:	4641      	mov	r1, r8
 8001396:	1b09      	subs	r1, r1, r4
 8001398:	2c00      	cmp	r4, #0
 800139a:	d100      	bne.n	800139e <__aeabi_dadd+0x2ea>
 800139c:	e0b9      	b.n	8001512 <__aeabi_dadd+0x45e>
 800139e:	4c28      	ldr	r4, [pc, #160]	@ (8001440 <__aeabi_dadd+0x38c>)
 80013a0:	45a0      	cmp	r8, r4
 80013a2:	d100      	bne.n	80013a6 <__aeabi_dadd+0x2f2>
 80013a4:	e1a5      	b.n	80016f2 <__aeabi_dadd+0x63e>
 80013a6:	2701      	movs	r7, #1
 80013a8:	2938      	cmp	r1, #56	@ 0x38
 80013aa:	dc13      	bgt.n	80013d4 <__aeabi_dadd+0x320>
 80013ac:	2480      	movs	r4, #128	@ 0x80
 80013ae:	0424      	lsls	r4, r4, #16
 80013b0:	4326      	orrs	r6, r4
 80013b2:	291f      	cmp	r1, #31
 80013b4:	dd00      	ble.n	80013b8 <__aeabi_dadd+0x304>
 80013b6:	e1c8      	b.n	800174a <__aeabi_dadd+0x696>
 80013b8:	2420      	movs	r4, #32
 80013ba:	0037      	movs	r7, r6
 80013bc:	4648      	mov	r0, r9
 80013be:	1a64      	subs	r4, r4, r1
 80013c0:	40a7      	lsls	r7, r4
 80013c2:	40c8      	lsrs	r0, r1
 80013c4:	4307      	orrs	r7, r0
 80013c6:	4648      	mov	r0, r9
 80013c8:	40a0      	lsls	r0, r4
 80013ca:	40ce      	lsrs	r6, r1
 80013cc:	1e44      	subs	r4, r0, #1
 80013ce:	41a0      	sbcs	r0, r4
 80013d0:	199b      	adds	r3, r3, r6
 80013d2:	4307      	orrs	r7, r0
 80013d4:	18bf      	adds	r7, r7, r2
 80013d6:	4297      	cmp	r7, r2
 80013d8:	4192      	sbcs	r2, r2
 80013da:	4252      	negs	r2, r2
 80013dc:	4644      	mov	r4, r8
 80013de:	18d6      	adds	r6, r2, r3
 80013e0:	e763      	b.n	80012aa <__aeabi_dadd+0x1f6>
 80013e2:	0038      	movs	r0, r7
 80013e4:	f001 fed0 	bl	8003188 <__clzsi2>
 80013e8:	0003      	movs	r3, r0
 80013ea:	3318      	adds	r3, #24
 80013ec:	2b1f      	cmp	r3, #31
 80013ee:	dc00      	bgt.n	80013f2 <__aeabi_dadd+0x33e>
 80013f0:	e6bf      	b.n	8001172 <__aeabi_dadd+0xbe>
 80013f2:	003a      	movs	r2, r7
 80013f4:	3808      	subs	r0, #8
 80013f6:	4082      	lsls	r2, r0
 80013f8:	429c      	cmp	r4, r3
 80013fa:	dd00      	ble.n	80013fe <__aeabi_dadd+0x34a>
 80013fc:	e083      	b.n	8001506 <__aeabi_dadd+0x452>
 80013fe:	1b1b      	subs	r3, r3, r4
 8001400:	1c58      	adds	r0, r3, #1
 8001402:	281f      	cmp	r0, #31
 8001404:	dc00      	bgt.n	8001408 <__aeabi_dadd+0x354>
 8001406:	e1b4      	b.n	8001772 <__aeabi_dadd+0x6be>
 8001408:	0017      	movs	r7, r2
 800140a:	3b1f      	subs	r3, #31
 800140c:	40df      	lsrs	r7, r3
 800140e:	2820      	cmp	r0, #32
 8001410:	d005      	beq.n	800141e <__aeabi_dadd+0x36a>
 8001412:	2340      	movs	r3, #64	@ 0x40
 8001414:	1a1b      	subs	r3, r3, r0
 8001416:	409a      	lsls	r2, r3
 8001418:	1e53      	subs	r3, r2, #1
 800141a:	419a      	sbcs	r2, r3
 800141c:	4317      	orrs	r7, r2
 800141e:	2400      	movs	r4, #0
 8001420:	2f00      	cmp	r7, #0
 8001422:	d00a      	beq.n	800143a <__aeabi_dadd+0x386>
 8001424:	077b      	lsls	r3, r7, #29
 8001426:	d000      	beq.n	800142a <__aeabi_dadd+0x376>
 8001428:	e6c4      	b.n	80011b4 <__aeabi_dadd+0x100>
 800142a:	0026      	movs	r6, r4
 800142c:	e79e      	b.n	800136c <__aeabi_dadd+0x2b8>
 800142e:	464b      	mov	r3, r9
 8001430:	000c      	movs	r4, r1
 8001432:	08d8      	lsrs	r0, r3, #3
 8001434:	e79b      	b.n	800136e <__aeabi_dadd+0x2ba>
 8001436:	2700      	movs	r7, #0
 8001438:	4c01      	ldr	r4, [pc, #4]	@ (8001440 <__aeabi_dadd+0x38c>)
 800143a:	2600      	movs	r6, #0
 800143c:	e783      	b.n	8001346 <__aeabi_dadd+0x292>
 800143e:	46c0      	nop			@ (mov r8, r8)
 8001440:	000007ff 	.word	0x000007ff
 8001444:	ff7fffff 	.word	0xff7fffff
 8001448:	000007fe 	.word	0x000007fe
 800144c:	464b      	mov	r3, r9
 800144e:	0777      	lsls	r7, r6, #29
 8001450:	08d8      	lsrs	r0, r3, #3
 8001452:	4307      	orrs	r7, r0
 8001454:	08f0      	lsrs	r0, r6, #3
 8001456:	e791      	b.n	800137c <__aeabi_dadd+0x2c8>
 8001458:	4fcd      	ldr	r7, [pc, #820]	@ (8001790 <__aeabi_dadd+0x6dc>)
 800145a:	1c61      	adds	r1, r4, #1
 800145c:	4239      	tst	r1, r7
 800145e:	d16b      	bne.n	8001538 <__aeabi_dadd+0x484>
 8001460:	0031      	movs	r1, r6
 8001462:	4648      	mov	r0, r9
 8001464:	4301      	orrs	r1, r0
 8001466:	2c00      	cmp	r4, #0
 8001468:	d000      	beq.n	800146c <__aeabi_dadd+0x3b8>
 800146a:	e14b      	b.n	8001704 <__aeabi_dadd+0x650>
 800146c:	001f      	movs	r7, r3
 800146e:	4317      	orrs	r7, r2
 8001470:	2900      	cmp	r1, #0
 8001472:	d100      	bne.n	8001476 <__aeabi_dadd+0x3c2>
 8001474:	e181      	b.n	800177a <__aeabi_dadd+0x6c6>
 8001476:	2f00      	cmp	r7, #0
 8001478:	d100      	bne.n	800147c <__aeabi_dadd+0x3c8>
 800147a:	e74c      	b.n	8001316 <__aeabi_dadd+0x262>
 800147c:	444a      	add	r2, r9
 800147e:	454a      	cmp	r2, r9
 8001480:	4180      	sbcs	r0, r0
 8001482:	18f6      	adds	r6, r6, r3
 8001484:	4240      	negs	r0, r0
 8001486:	1836      	adds	r6, r6, r0
 8001488:	0233      	lsls	r3, r6, #8
 800148a:	d500      	bpl.n	800148e <__aeabi_dadd+0x3da>
 800148c:	e1b0      	b.n	80017f0 <__aeabi_dadd+0x73c>
 800148e:	0017      	movs	r7, r2
 8001490:	4691      	mov	r9, r2
 8001492:	4337      	orrs	r7, r6
 8001494:	d000      	beq.n	8001498 <__aeabi_dadd+0x3e4>
 8001496:	e73e      	b.n	8001316 <__aeabi_dadd+0x262>
 8001498:	2600      	movs	r6, #0
 800149a:	e754      	b.n	8001346 <__aeabi_dadd+0x292>
 800149c:	4649      	mov	r1, r9
 800149e:	1a89      	subs	r1, r1, r2
 80014a0:	4688      	mov	r8, r1
 80014a2:	45c1      	cmp	r9, r8
 80014a4:	41bf      	sbcs	r7, r7
 80014a6:	1af1      	subs	r1, r6, r3
 80014a8:	427f      	negs	r7, r7
 80014aa:	1bc9      	subs	r1, r1, r7
 80014ac:	020f      	lsls	r7, r1, #8
 80014ae:	d461      	bmi.n	8001574 <__aeabi_dadd+0x4c0>
 80014b0:	4647      	mov	r7, r8
 80014b2:	430f      	orrs	r7, r1
 80014b4:	d100      	bne.n	80014b8 <__aeabi_dadd+0x404>
 80014b6:	e0bd      	b.n	8001634 <__aeabi_dadd+0x580>
 80014b8:	000e      	movs	r6, r1
 80014ba:	4647      	mov	r7, r8
 80014bc:	e651      	b.n	8001162 <__aeabi_dadd+0xae>
 80014be:	4cb5      	ldr	r4, [pc, #724]	@ (8001794 <__aeabi_dadd+0x6e0>)
 80014c0:	45a0      	cmp	r8, r4
 80014c2:	d100      	bne.n	80014c6 <__aeabi_dadd+0x412>
 80014c4:	e100      	b.n	80016c8 <__aeabi_dadd+0x614>
 80014c6:	2701      	movs	r7, #1
 80014c8:	2938      	cmp	r1, #56	@ 0x38
 80014ca:	dd00      	ble.n	80014ce <__aeabi_dadd+0x41a>
 80014cc:	e6b8      	b.n	8001240 <__aeabi_dadd+0x18c>
 80014ce:	2480      	movs	r4, #128	@ 0x80
 80014d0:	0424      	lsls	r4, r4, #16
 80014d2:	4326      	orrs	r6, r4
 80014d4:	e6a3      	b.n	800121e <__aeabi_dadd+0x16a>
 80014d6:	4eb0      	ldr	r6, [pc, #704]	@ (8001798 <__aeabi_dadd+0x6e4>)
 80014d8:	1ae4      	subs	r4, r4, r3
 80014da:	4016      	ands	r6, r2
 80014dc:	077b      	lsls	r3, r7, #29
 80014de:	d000      	beq.n	80014e2 <__aeabi_dadd+0x42e>
 80014e0:	e73f      	b.n	8001362 <__aeabi_dadd+0x2ae>
 80014e2:	e743      	b.n	800136c <__aeabi_dadd+0x2b8>
 80014e4:	000f      	movs	r7, r1
 80014e6:	0018      	movs	r0, r3
 80014e8:	3f20      	subs	r7, #32
 80014ea:	40f8      	lsrs	r0, r7
 80014ec:	4684      	mov	ip, r0
 80014ee:	2920      	cmp	r1, #32
 80014f0:	d003      	beq.n	80014fa <__aeabi_dadd+0x446>
 80014f2:	2740      	movs	r7, #64	@ 0x40
 80014f4:	1a79      	subs	r1, r7, r1
 80014f6:	408b      	lsls	r3, r1
 80014f8:	431a      	orrs	r2, r3
 80014fa:	1e53      	subs	r3, r2, #1
 80014fc:	419a      	sbcs	r2, r3
 80014fe:	4663      	mov	r3, ip
 8001500:	0017      	movs	r7, r2
 8001502:	431f      	orrs	r7, r3
 8001504:	e622      	b.n	800114c <__aeabi_dadd+0x98>
 8001506:	48a4      	ldr	r0, [pc, #656]	@ (8001798 <__aeabi_dadd+0x6e4>)
 8001508:	1ae1      	subs	r1, r4, r3
 800150a:	4010      	ands	r0, r2
 800150c:	0747      	lsls	r7, r0, #29
 800150e:	08c0      	lsrs	r0, r0, #3
 8001510:	e707      	b.n	8001322 <__aeabi_dadd+0x26e>
 8001512:	0034      	movs	r4, r6
 8001514:	4648      	mov	r0, r9
 8001516:	4304      	orrs	r4, r0
 8001518:	d100      	bne.n	800151c <__aeabi_dadd+0x468>
 800151a:	e0fa      	b.n	8001712 <__aeabi_dadd+0x65e>
 800151c:	1e4c      	subs	r4, r1, #1
 800151e:	2901      	cmp	r1, #1
 8001520:	d100      	bne.n	8001524 <__aeabi_dadd+0x470>
 8001522:	e0d7      	b.n	80016d4 <__aeabi_dadd+0x620>
 8001524:	4f9b      	ldr	r7, [pc, #620]	@ (8001794 <__aeabi_dadd+0x6e0>)
 8001526:	42b9      	cmp	r1, r7
 8001528:	d100      	bne.n	800152c <__aeabi_dadd+0x478>
 800152a:	e0e2      	b.n	80016f2 <__aeabi_dadd+0x63e>
 800152c:	2701      	movs	r7, #1
 800152e:	2c38      	cmp	r4, #56	@ 0x38
 8001530:	dd00      	ble.n	8001534 <__aeabi_dadd+0x480>
 8001532:	e74f      	b.n	80013d4 <__aeabi_dadd+0x320>
 8001534:	0021      	movs	r1, r4
 8001536:	e73c      	b.n	80013b2 <__aeabi_dadd+0x2fe>
 8001538:	4c96      	ldr	r4, [pc, #600]	@ (8001794 <__aeabi_dadd+0x6e0>)
 800153a:	42a1      	cmp	r1, r4
 800153c:	d100      	bne.n	8001540 <__aeabi_dadd+0x48c>
 800153e:	e0dd      	b.n	80016fc <__aeabi_dadd+0x648>
 8001540:	444a      	add	r2, r9
 8001542:	454a      	cmp	r2, r9
 8001544:	4180      	sbcs	r0, r0
 8001546:	18f3      	adds	r3, r6, r3
 8001548:	4240      	negs	r0, r0
 800154a:	1818      	adds	r0, r3, r0
 800154c:	07c7      	lsls	r7, r0, #31
 800154e:	0852      	lsrs	r2, r2, #1
 8001550:	4317      	orrs	r7, r2
 8001552:	0846      	lsrs	r6, r0, #1
 8001554:	0752      	lsls	r2, r2, #29
 8001556:	d005      	beq.n	8001564 <__aeabi_dadd+0x4b0>
 8001558:	220f      	movs	r2, #15
 800155a:	000c      	movs	r4, r1
 800155c:	403a      	ands	r2, r7
 800155e:	2a04      	cmp	r2, #4
 8001560:	d000      	beq.n	8001564 <__aeabi_dadd+0x4b0>
 8001562:	e62c      	b.n	80011be <__aeabi_dadd+0x10a>
 8001564:	0776      	lsls	r6, r6, #29
 8001566:	08ff      	lsrs	r7, r7, #3
 8001568:	4337      	orrs	r7, r6
 800156a:	0900      	lsrs	r0, r0, #4
 800156c:	e6d9      	b.n	8001322 <__aeabi_dadd+0x26e>
 800156e:	2700      	movs	r7, #0
 8001570:	2600      	movs	r6, #0
 8001572:	e6e8      	b.n	8001346 <__aeabi_dadd+0x292>
 8001574:	4649      	mov	r1, r9
 8001576:	1a57      	subs	r7, r2, r1
 8001578:	42ba      	cmp	r2, r7
 800157a:	4192      	sbcs	r2, r2
 800157c:	1b9e      	subs	r6, r3, r6
 800157e:	4252      	negs	r2, r2
 8001580:	4665      	mov	r5, ip
 8001582:	1ab6      	subs	r6, r6, r2
 8001584:	e5ed      	b.n	8001162 <__aeabi_dadd+0xae>
 8001586:	2900      	cmp	r1, #0
 8001588:	d000      	beq.n	800158c <__aeabi_dadd+0x4d8>
 800158a:	e0c6      	b.n	800171a <__aeabi_dadd+0x666>
 800158c:	2f00      	cmp	r7, #0
 800158e:	d167      	bne.n	8001660 <__aeabi_dadd+0x5ac>
 8001590:	2680      	movs	r6, #128	@ 0x80
 8001592:	2500      	movs	r5, #0
 8001594:	4c7f      	ldr	r4, [pc, #508]	@ (8001794 <__aeabi_dadd+0x6e0>)
 8001596:	0336      	lsls	r6, r6, #12
 8001598:	e6d5      	b.n	8001346 <__aeabi_dadd+0x292>
 800159a:	4665      	mov	r5, ip
 800159c:	000c      	movs	r4, r1
 800159e:	001e      	movs	r6, r3
 80015a0:	08d0      	lsrs	r0, r2, #3
 80015a2:	e6e4      	b.n	800136e <__aeabi_dadd+0x2ba>
 80015a4:	444a      	add	r2, r9
 80015a6:	454a      	cmp	r2, r9
 80015a8:	4180      	sbcs	r0, r0
 80015aa:	18f3      	adds	r3, r6, r3
 80015ac:	4240      	negs	r0, r0
 80015ae:	1818      	adds	r0, r3, r0
 80015b0:	0011      	movs	r1, r2
 80015b2:	0203      	lsls	r3, r0, #8
 80015b4:	d400      	bmi.n	80015b8 <__aeabi_dadd+0x504>
 80015b6:	e096      	b.n	80016e6 <__aeabi_dadd+0x632>
 80015b8:	4b77      	ldr	r3, [pc, #476]	@ (8001798 <__aeabi_dadd+0x6e4>)
 80015ba:	0849      	lsrs	r1, r1, #1
 80015bc:	4018      	ands	r0, r3
 80015be:	07c3      	lsls	r3, r0, #31
 80015c0:	430b      	orrs	r3, r1
 80015c2:	0844      	lsrs	r4, r0, #1
 80015c4:	0749      	lsls	r1, r1, #29
 80015c6:	d100      	bne.n	80015ca <__aeabi_dadd+0x516>
 80015c8:	e129      	b.n	800181e <__aeabi_dadd+0x76a>
 80015ca:	220f      	movs	r2, #15
 80015cc:	401a      	ands	r2, r3
 80015ce:	2a04      	cmp	r2, #4
 80015d0:	d100      	bne.n	80015d4 <__aeabi_dadd+0x520>
 80015d2:	e0ea      	b.n	80017aa <__aeabi_dadd+0x6f6>
 80015d4:	1d1f      	adds	r7, r3, #4
 80015d6:	429f      	cmp	r7, r3
 80015d8:	41b6      	sbcs	r6, r6
 80015da:	4276      	negs	r6, r6
 80015dc:	1936      	adds	r6, r6, r4
 80015de:	2402      	movs	r4, #2
 80015e0:	e6c4      	b.n	800136c <__aeabi_dadd+0x2b8>
 80015e2:	4649      	mov	r1, r9
 80015e4:	1a8f      	subs	r7, r1, r2
 80015e6:	45b9      	cmp	r9, r7
 80015e8:	4180      	sbcs	r0, r0
 80015ea:	1af6      	subs	r6, r6, r3
 80015ec:	4240      	negs	r0, r0
 80015ee:	1a36      	subs	r6, r6, r0
 80015f0:	0233      	lsls	r3, r6, #8
 80015f2:	d406      	bmi.n	8001602 <__aeabi_dadd+0x54e>
 80015f4:	0773      	lsls	r3, r6, #29
 80015f6:	08ff      	lsrs	r7, r7, #3
 80015f8:	2101      	movs	r1, #1
 80015fa:	431f      	orrs	r7, r3
 80015fc:	08f0      	lsrs	r0, r6, #3
 80015fe:	e690      	b.n	8001322 <__aeabi_dadd+0x26e>
 8001600:	4665      	mov	r5, ip
 8001602:	2401      	movs	r4, #1
 8001604:	e5ab      	b.n	800115e <__aeabi_dadd+0xaa>
 8001606:	464b      	mov	r3, r9
 8001608:	0777      	lsls	r7, r6, #29
 800160a:	08d8      	lsrs	r0, r3, #3
 800160c:	4307      	orrs	r7, r0
 800160e:	08f0      	lsrs	r0, r6, #3
 8001610:	e6b4      	b.n	800137c <__aeabi_dadd+0x2c8>
 8001612:	000f      	movs	r7, r1
 8001614:	0018      	movs	r0, r3
 8001616:	3f20      	subs	r7, #32
 8001618:	40f8      	lsrs	r0, r7
 800161a:	4684      	mov	ip, r0
 800161c:	2920      	cmp	r1, #32
 800161e:	d003      	beq.n	8001628 <__aeabi_dadd+0x574>
 8001620:	2740      	movs	r7, #64	@ 0x40
 8001622:	1a79      	subs	r1, r7, r1
 8001624:	408b      	lsls	r3, r1
 8001626:	431a      	orrs	r2, r3
 8001628:	1e53      	subs	r3, r2, #1
 800162a:	419a      	sbcs	r2, r3
 800162c:	4663      	mov	r3, ip
 800162e:	0017      	movs	r7, r2
 8001630:	431f      	orrs	r7, r3
 8001632:	e635      	b.n	80012a0 <__aeabi_dadd+0x1ec>
 8001634:	2500      	movs	r5, #0
 8001636:	2400      	movs	r4, #0
 8001638:	2600      	movs	r6, #0
 800163a:	e684      	b.n	8001346 <__aeabi_dadd+0x292>
 800163c:	000c      	movs	r4, r1
 800163e:	0035      	movs	r5, r6
 8001640:	3c20      	subs	r4, #32
 8001642:	40e5      	lsrs	r5, r4
 8001644:	2920      	cmp	r1, #32
 8001646:	d005      	beq.n	8001654 <__aeabi_dadd+0x5a0>
 8001648:	2440      	movs	r4, #64	@ 0x40
 800164a:	1a61      	subs	r1, r4, r1
 800164c:	408e      	lsls	r6, r1
 800164e:	4649      	mov	r1, r9
 8001650:	4331      	orrs	r1, r6
 8001652:	4689      	mov	r9, r1
 8001654:	4648      	mov	r0, r9
 8001656:	1e41      	subs	r1, r0, #1
 8001658:	4188      	sbcs	r0, r1
 800165a:	0007      	movs	r7, r0
 800165c:	432f      	orrs	r7, r5
 800165e:	e5ef      	b.n	8001240 <__aeabi_dadd+0x18c>
 8001660:	08d2      	lsrs	r2, r2, #3
 8001662:	075f      	lsls	r7, r3, #29
 8001664:	4665      	mov	r5, ip
 8001666:	4317      	orrs	r7, r2
 8001668:	08d8      	lsrs	r0, r3, #3
 800166a:	e687      	b.n	800137c <__aeabi_dadd+0x2c8>
 800166c:	1a17      	subs	r7, r2, r0
 800166e:	42ba      	cmp	r2, r7
 8001670:	4192      	sbcs	r2, r2
 8001672:	1b9e      	subs	r6, r3, r6
 8001674:	4252      	negs	r2, r2
 8001676:	1ab6      	subs	r6, r6, r2
 8001678:	0233      	lsls	r3, r6, #8
 800167a:	d4c1      	bmi.n	8001600 <__aeabi_dadd+0x54c>
 800167c:	0773      	lsls	r3, r6, #29
 800167e:	08ff      	lsrs	r7, r7, #3
 8001680:	4665      	mov	r5, ip
 8001682:	2101      	movs	r1, #1
 8001684:	431f      	orrs	r7, r3
 8001686:	08f0      	lsrs	r0, r6, #3
 8001688:	e64b      	b.n	8001322 <__aeabi_dadd+0x26e>
 800168a:	2f00      	cmp	r7, #0
 800168c:	d07b      	beq.n	8001786 <__aeabi_dadd+0x6d2>
 800168e:	4665      	mov	r5, ip
 8001690:	001e      	movs	r6, r3
 8001692:	4691      	mov	r9, r2
 8001694:	e63f      	b.n	8001316 <__aeabi_dadd+0x262>
 8001696:	1a81      	subs	r1, r0, r2
 8001698:	4688      	mov	r8, r1
 800169a:	45c1      	cmp	r9, r8
 800169c:	41a4      	sbcs	r4, r4
 800169e:	1af1      	subs	r1, r6, r3
 80016a0:	4264      	negs	r4, r4
 80016a2:	1b09      	subs	r1, r1, r4
 80016a4:	2480      	movs	r4, #128	@ 0x80
 80016a6:	0424      	lsls	r4, r4, #16
 80016a8:	4221      	tst	r1, r4
 80016aa:	d077      	beq.n	800179c <__aeabi_dadd+0x6e8>
 80016ac:	1a10      	subs	r0, r2, r0
 80016ae:	4282      	cmp	r2, r0
 80016b0:	4192      	sbcs	r2, r2
 80016b2:	0007      	movs	r7, r0
 80016b4:	1b9e      	subs	r6, r3, r6
 80016b6:	4252      	negs	r2, r2
 80016b8:	1ab6      	subs	r6, r6, r2
 80016ba:	4337      	orrs	r7, r6
 80016bc:	d000      	beq.n	80016c0 <__aeabi_dadd+0x60c>
 80016be:	e0a0      	b.n	8001802 <__aeabi_dadd+0x74e>
 80016c0:	4665      	mov	r5, ip
 80016c2:	2400      	movs	r4, #0
 80016c4:	2600      	movs	r6, #0
 80016c6:	e63e      	b.n	8001346 <__aeabi_dadd+0x292>
 80016c8:	075f      	lsls	r7, r3, #29
 80016ca:	08d2      	lsrs	r2, r2, #3
 80016cc:	4665      	mov	r5, ip
 80016ce:	4317      	orrs	r7, r2
 80016d0:	08d8      	lsrs	r0, r3, #3
 80016d2:	e653      	b.n	800137c <__aeabi_dadd+0x2c8>
 80016d4:	1881      	adds	r1, r0, r2
 80016d6:	4291      	cmp	r1, r2
 80016d8:	4192      	sbcs	r2, r2
 80016da:	18f0      	adds	r0, r6, r3
 80016dc:	4252      	negs	r2, r2
 80016de:	1880      	adds	r0, r0, r2
 80016e0:	0203      	lsls	r3, r0, #8
 80016e2:	d500      	bpl.n	80016e6 <__aeabi_dadd+0x632>
 80016e4:	e768      	b.n	80015b8 <__aeabi_dadd+0x504>
 80016e6:	0747      	lsls	r7, r0, #29
 80016e8:	08c9      	lsrs	r1, r1, #3
 80016ea:	430f      	orrs	r7, r1
 80016ec:	08c0      	lsrs	r0, r0, #3
 80016ee:	2101      	movs	r1, #1
 80016f0:	e617      	b.n	8001322 <__aeabi_dadd+0x26e>
 80016f2:	08d2      	lsrs	r2, r2, #3
 80016f4:	075f      	lsls	r7, r3, #29
 80016f6:	4317      	orrs	r7, r2
 80016f8:	08d8      	lsrs	r0, r3, #3
 80016fa:	e63f      	b.n	800137c <__aeabi_dadd+0x2c8>
 80016fc:	000c      	movs	r4, r1
 80016fe:	2600      	movs	r6, #0
 8001700:	2700      	movs	r7, #0
 8001702:	e620      	b.n	8001346 <__aeabi_dadd+0x292>
 8001704:	2900      	cmp	r1, #0
 8001706:	d156      	bne.n	80017b6 <__aeabi_dadd+0x702>
 8001708:	075f      	lsls	r7, r3, #29
 800170a:	08d2      	lsrs	r2, r2, #3
 800170c:	4317      	orrs	r7, r2
 800170e:	08d8      	lsrs	r0, r3, #3
 8001710:	e634      	b.n	800137c <__aeabi_dadd+0x2c8>
 8001712:	000c      	movs	r4, r1
 8001714:	001e      	movs	r6, r3
 8001716:	08d0      	lsrs	r0, r2, #3
 8001718:	e629      	b.n	800136e <__aeabi_dadd+0x2ba>
 800171a:	08c1      	lsrs	r1, r0, #3
 800171c:	0770      	lsls	r0, r6, #29
 800171e:	4301      	orrs	r1, r0
 8001720:	08f0      	lsrs	r0, r6, #3
 8001722:	2f00      	cmp	r7, #0
 8001724:	d062      	beq.n	80017ec <__aeabi_dadd+0x738>
 8001726:	2480      	movs	r4, #128	@ 0x80
 8001728:	0324      	lsls	r4, r4, #12
 800172a:	4220      	tst	r0, r4
 800172c:	d007      	beq.n	800173e <__aeabi_dadd+0x68a>
 800172e:	08de      	lsrs	r6, r3, #3
 8001730:	4226      	tst	r6, r4
 8001732:	d104      	bne.n	800173e <__aeabi_dadd+0x68a>
 8001734:	4665      	mov	r5, ip
 8001736:	0030      	movs	r0, r6
 8001738:	08d1      	lsrs	r1, r2, #3
 800173a:	075b      	lsls	r3, r3, #29
 800173c:	4319      	orrs	r1, r3
 800173e:	0f4f      	lsrs	r7, r1, #29
 8001740:	00c9      	lsls	r1, r1, #3
 8001742:	08c9      	lsrs	r1, r1, #3
 8001744:	077f      	lsls	r7, r7, #29
 8001746:	430f      	orrs	r7, r1
 8001748:	e618      	b.n	800137c <__aeabi_dadd+0x2c8>
 800174a:	000c      	movs	r4, r1
 800174c:	0030      	movs	r0, r6
 800174e:	3c20      	subs	r4, #32
 8001750:	40e0      	lsrs	r0, r4
 8001752:	4684      	mov	ip, r0
 8001754:	2920      	cmp	r1, #32
 8001756:	d005      	beq.n	8001764 <__aeabi_dadd+0x6b0>
 8001758:	2440      	movs	r4, #64	@ 0x40
 800175a:	1a61      	subs	r1, r4, r1
 800175c:	408e      	lsls	r6, r1
 800175e:	4649      	mov	r1, r9
 8001760:	4331      	orrs	r1, r6
 8001762:	4689      	mov	r9, r1
 8001764:	4648      	mov	r0, r9
 8001766:	1e41      	subs	r1, r0, #1
 8001768:	4188      	sbcs	r0, r1
 800176a:	4661      	mov	r1, ip
 800176c:	0007      	movs	r7, r0
 800176e:	430f      	orrs	r7, r1
 8001770:	e630      	b.n	80013d4 <__aeabi_dadd+0x320>
 8001772:	2120      	movs	r1, #32
 8001774:	2700      	movs	r7, #0
 8001776:	1a09      	subs	r1, r1, r0
 8001778:	e50e      	b.n	8001198 <__aeabi_dadd+0xe4>
 800177a:	001e      	movs	r6, r3
 800177c:	2f00      	cmp	r7, #0
 800177e:	d000      	beq.n	8001782 <__aeabi_dadd+0x6ce>
 8001780:	e522      	b.n	80011c8 <__aeabi_dadd+0x114>
 8001782:	2400      	movs	r4, #0
 8001784:	e758      	b.n	8001638 <__aeabi_dadd+0x584>
 8001786:	2500      	movs	r5, #0
 8001788:	2400      	movs	r4, #0
 800178a:	2600      	movs	r6, #0
 800178c:	e5db      	b.n	8001346 <__aeabi_dadd+0x292>
 800178e:	46c0      	nop			@ (mov r8, r8)
 8001790:	000007fe 	.word	0x000007fe
 8001794:	000007ff 	.word	0x000007ff
 8001798:	ff7fffff 	.word	0xff7fffff
 800179c:	4647      	mov	r7, r8
 800179e:	430f      	orrs	r7, r1
 80017a0:	d100      	bne.n	80017a4 <__aeabi_dadd+0x6f0>
 80017a2:	e747      	b.n	8001634 <__aeabi_dadd+0x580>
 80017a4:	000e      	movs	r6, r1
 80017a6:	46c1      	mov	r9, r8
 80017a8:	e5b5      	b.n	8001316 <__aeabi_dadd+0x262>
 80017aa:	08df      	lsrs	r7, r3, #3
 80017ac:	0764      	lsls	r4, r4, #29
 80017ae:	2102      	movs	r1, #2
 80017b0:	4327      	orrs	r7, r4
 80017b2:	0900      	lsrs	r0, r0, #4
 80017b4:	e5b5      	b.n	8001322 <__aeabi_dadd+0x26e>
 80017b6:	0019      	movs	r1, r3
 80017b8:	08c0      	lsrs	r0, r0, #3
 80017ba:	0777      	lsls	r7, r6, #29
 80017bc:	4307      	orrs	r7, r0
 80017be:	4311      	orrs	r1, r2
 80017c0:	08f0      	lsrs	r0, r6, #3
 80017c2:	2900      	cmp	r1, #0
 80017c4:	d100      	bne.n	80017c8 <__aeabi_dadd+0x714>
 80017c6:	e5d9      	b.n	800137c <__aeabi_dadd+0x2c8>
 80017c8:	2180      	movs	r1, #128	@ 0x80
 80017ca:	0309      	lsls	r1, r1, #12
 80017cc:	4208      	tst	r0, r1
 80017ce:	d007      	beq.n	80017e0 <__aeabi_dadd+0x72c>
 80017d0:	08dc      	lsrs	r4, r3, #3
 80017d2:	420c      	tst	r4, r1
 80017d4:	d104      	bne.n	80017e0 <__aeabi_dadd+0x72c>
 80017d6:	08d2      	lsrs	r2, r2, #3
 80017d8:	075b      	lsls	r3, r3, #29
 80017da:	431a      	orrs	r2, r3
 80017dc:	0017      	movs	r7, r2
 80017de:	0020      	movs	r0, r4
 80017e0:	0f7b      	lsrs	r3, r7, #29
 80017e2:	00ff      	lsls	r7, r7, #3
 80017e4:	08ff      	lsrs	r7, r7, #3
 80017e6:	075b      	lsls	r3, r3, #29
 80017e8:	431f      	orrs	r7, r3
 80017ea:	e5c7      	b.n	800137c <__aeabi_dadd+0x2c8>
 80017ec:	000f      	movs	r7, r1
 80017ee:	e5c5      	b.n	800137c <__aeabi_dadd+0x2c8>
 80017f0:	4b12      	ldr	r3, [pc, #72]	@ (800183c <__aeabi_dadd+0x788>)
 80017f2:	08d2      	lsrs	r2, r2, #3
 80017f4:	4033      	ands	r3, r6
 80017f6:	075f      	lsls	r7, r3, #29
 80017f8:	025b      	lsls	r3, r3, #9
 80017fa:	2401      	movs	r4, #1
 80017fc:	4317      	orrs	r7, r2
 80017fe:	0b1e      	lsrs	r6, r3, #12
 8001800:	e5a1      	b.n	8001346 <__aeabi_dadd+0x292>
 8001802:	4226      	tst	r6, r4
 8001804:	d012      	beq.n	800182c <__aeabi_dadd+0x778>
 8001806:	4b0d      	ldr	r3, [pc, #52]	@ (800183c <__aeabi_dadd+0x788>)
 8001808:	4665      	mov	r5, ip
 800180a:	0002      	movs	r2, r0
 800180c:	2401      	movs	r4, #1
 800180e:	401e      	ands	r6, r3
 8001810:	e4e6      	b.n	80011e0 <__aeabi_dadd+0x12c>
 8001812:	0021      	movs	r1, r4
 8001814:	e585      	b.n	8001322 <__aeabi_dadd+0x26e>
 8001816:	0017      	movs	r7, r2
 8001818:	e5a8      	b.n	800136c <__aeabi_dadd+0x2b8>
 800181a:	003a      	movs	r2, r7
 800181c:	e4d4      	b.n	80011c8 <__aeabi_dadd+0x114>
 800181e:	08db      	lsrs	r3, r3, #3
 8001820:	0764      	lsls	r4, r4, #29
 8001822:	431c      	orrs	r4, r3
 8001824:	0027      	movs	r7, r4
 8001826:	2102      	movs	r1, #2
 8001828:	0900      	lsrs	r0, r0, #4
 800182a:	e57a      	b.n	8001322 <__aeabi_dadd+0x26e>
 800182c:	08c0      	lsrs	r0, r0, #3
 800182e:	0777      	lsls	r7, r6, #29
 8001830:	4307      	orrs	r7, r0
 8001832:	4665      	mov	r5, ip
 8001834:	2100      	movs	r1, #0
 8001836:	08f0      	lsrs	r0, r6, #3
 8001838:	e573      	b.n	8001322 <__aeabi_dadd+0x26e>
 800183a:	46c0      	nop			@ (mov r8, r8)
 800183c:	ff7fffff 	.word	0xff7fffff

08001840 <__aeabi_ddiv>:
 8001840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001842:	46de      	mov	lr, fp
 8001844:	4645      	mov	r5, r8
 8001846:	4657      	mov	r7, sl
 8001848:	464e      	mov	r6, r9
 800184a:	b5e0      	push	{r5, r6, r7, lr}
 800184c:	b087      	sub	sp, #28
 800184e:	9200      	str	r2, [sp, #0]
 8001850:	9301      	str	r3, [sp, #4]
 8001852:	030b      	lsls	r3, r1, #12
 8001854:	0b1b      	lsrs	r3, r3, #12
 8001856:	469b      	mov	fp, r3
 8001858:	0fca      	lsrs	r2, r1, #31
 800185a:	004b      	lsls	r3, r1, #1
 800185c:	0004      	movs	r4, r0
 800185e:	4680      	mov	r8, r0
 8001860:	0d5b      	lsrs	r3, r3, #21
 8001862:	9202      	str	r2, [sp, #8]
 8001864:	d100      	bne.n	8001868 <__aeabi_ddiv+0x28>
 8001866:	e098      	b.n	800199a <__aeabi_ddiv+0x15a>
 8001868:	4a7c      	ldr	r2, [pc, #496]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d037      	beq.n	80018de <__aeabi_ddiv+0x9e>
 800186e:	4659      	mov	r1, fp
 8001870:	0f42      	lsrs	r2, r0, #29
 8001872:	00c9      	lsls	r1, r1, #3
 8001874:	430a      	orrs	r2, r1
 8001876:	2180      	movs	r1, #128	@ 0x80
 8001878:	0409      	lsls	r1, r1, #16
 800187a:	4311      	orrs	r1, r2
 800187c:	00c2      	lsls	r2, r0, #3
 800187e:	4690      	mov	r8, r2
 8001880:	4a77      	ldr	r2, [pc, #476]	@ (8001a60 <__aeabi_ddiv+0x220>)
 8001882:	4689      	mov	r9, r1
 8001884:	4692      	mov	sl, r2
 8001886:	449a      	add	sl, r3
 8001888:	2300      	movs	r3, #0
 800188a:	2400      	movs	r4, #0
 800188c:	9303      	str	r3, [sp, #12]
 800188e:	9e00      	ldr	r6, [sp, #0]
 8001890:	9f01      	ldr	r7, [sp, #4]
 8001892:	033b      	lsls	r3, r7, #12
 8001894:	0b1b      	lsrs	r3, r3, #12
 8001896:	469b      	mov	fp, r3
 8001898:	007b      	lsls	r3, r7, #1
 800189a:	0030      	movs	r0, r6
 800189c:	0d5b      	lsrs	r3, r3, #21
 800189e:	0ffd      	lsrs	r5, r7, #31
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d059      	beq.n	8001958 <__aeabi_ddiv+0x118>
 80018a4:	4a6d      	ldr	r2, [pc, #436]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d048      	beq.n	800193c <__aeabi_ddiv+0xfc>
 80018aa:	4659      	mov	r1, fp
 80018ac:	0f72      	lsrs	r2, r6, #29
 80018ae:	00c9      	lsls	r1, r1, #3
 80018b0:	430a      	orrs	r2, r1
 80018b2:	2180      	movs	r1, #128	@ 0x80
 80018b4:	0409      	lsls	r1, r1, #16
 80018b6:	4311      	orrs	r1, r2
 80018b8:	468b      	mov	fp, r1
 80018ba:	4969      	ldr	r1, [pc, #420]	@ (8001a60 <__aeabi_ddiv+0x220>)
 80018bc:	00f2      	lsls	r2, r6, #3
 80018be:	468c      	mov	ip, r1
 80018c0:	4651      	mov	r1, sl
 80018c2:	4463      	add	r3, ip
 80018c4:	1acb      	subs	r3, r1, r3
 80018c6:	469a      	mov	sl, r3
 80018c8:	2100      	movs	r1, #0
 80018ca:	9e02      	ldr	r6, [sp, #8]
 80018cc:	406e      	eors	r6, r5
 80018ce:	b2f6      	uxtb	r6, r6
 80018d0:	2c0f      	cmp	r4, #15
 80018d2:	d900      	bls.n	80018d6 <__aeabi_ddiv+0x96>
 80018d4:	e0ce      	b.n	8001a74 <__aeabi_ddiv+0x234>
 80018d6:	4b63      	ldr	r3, [pc, #396]	@ (8001a64 <__aeabi_ddiv+0x224>)
 80018d8:	00a4      	lsls	r4, r4, #2
 80018da:	591b      	ldr	r3, [r3, r4]
 80018dc:	469f      	mov	pc, r3
 80018de:	465a      	mov	r2, fp
 80018e0:	4302      	orrs	r2, r0
 80018e2:	4691      	mov	r9, r2
 80018e4:	d000      	beq.n	80018e8 <__aeabi_ddiv+0xa8>
 80018e6:	e090      	b.n	8001a0a <__aeabi_ddiv+0x1ca>
 80018e8:	469a      	mov	sl, r3
 80018ea:	2302      	movs	r3, #2
 80018ec:	4690      	mov	r8, r2
 80018ee:	2408      	movs	r4, #8
 80018f0:	9303      	str	r3, [sp, #12]
 80018f2:	e7cc      	b.n	800188e <__aeabi_ddiv+0x4e>
 80018f4:	46cb      	mov	fp, r9
 80018f6:	4642      	mov	r2, r8
 80018f8:	9d02      	ldr	r5, [sp, #8]
 80018fa:	9903      	ldr	r1, [sp, #12]
 80018fc:	2902      	cmp	r1, #2
 80018fe:	d100      	bne.n	8001902 <__aeabi_ddiv+0xc2>
 8001900:	e1de      	b.n	8001cc0 <__aeabi_ddiv+0x480>
 8001902:	2903      	cmp	r1, #3
 8001904:	d100      	bne.n	8001908 <__aeabi_ddiv+0xc8>
 8001906:	e08d      	b.n	8001a24 <__aeabi_ddiv+0x1e4>
 8001908:	2901      	cmp	r1, #1
 800190a:	d000      	beq.n	800190e <__aeabi_ddiv+0xce>
 800190c:	e179      	b.n	8001c02 <__aeabi_ddiv+0x3c2>
 800190e:	002e      	movs	r6, r5
 8001910:	2200      	movs	r2, #0
 8001912:	2300      	movs	r3, #0
 8001914:	2400      	movs	r4, #0
 8001916:	4690      	mov	r8, r2
 8001918:	051b      	lsls	r3, r3, #20
 800191a:	4323      	orrs	r3, r4
 800191c:	07f6      	lsls	r6, r6, #31
 800191e:	4333      	orrs	r3, r6
 8001920:	4640      	mov	r0, r8
 8001922:	0019      	movs	r1, r3
 8001924:	b007      	add	sp, #28
 8001926:	bcf0      	pop	{r4, r5, r6, r7}
 8001928:	46bb      	mov	fp, r7
 800192a:	46b2      	mov	sl, r6
 800192c:	46a9      	mov	r9, r5
 800192e:	46a0      	mov	r8, r4
 8001930:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001932:	2200      	movs	r2, #0
 8001934:	2400      	movs	r4, #0
 8001936:	4690      	mov	r8, r2
 8001938:	4b48      	ldr	r3, [pc, #288]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 800193a:	e7ed      	b.n	8001918 <__aeabi_ddiv+0xd8>
 800193c:	465a      	mov	r2, fp
 800193e:	9b00      	ldr	r3, [sp, #0]
 8001940:	431a      	orrs	r2, r3
 8001942:	4b49      	ldr	r3, [pc, #292]	@ (8001a68 <__aeabi_ddiv+0x228>)
 8001944:	469c      	mov	ip, r3
 8001946:	44e2      	add	sl, ip
 8001948:	2a00      	cmp	r2, #0
 800194a:	d159      	bne.n	8001a00 <__aeabi_ddiv+0x1c0>
 800194c:	2302      	movs	r3, #2
 800194e:	431c      	orrs	r4, r3
 8001950:	2300      	movs	r3, #0
 8001952:	2102      	movs	r1, #2
 8001954:	469b      	mov	fp, r3
 8001956:	e7b8      	b.n	80018ca <__aeabi_ddiv+0x8a>
 8001958:	465a      	mov	r2, fp
 800195a:	9b00      	ldr	r3, [sp, #0]
 800195c:	431a      	orrs	r2, r3
 800195e:	d049      	beq.n	80019f4 <__aeabi_ddiv+0x1b4>
 8001960:	465b      	mov	r3, fp
 8001962:	2b00      	cmp	r3, #0
 8001964:	d100      	bne.n	8001968 <__aeabi_ddiv+0x128>
 8001966:	e19c      	b.n	8001ca2 <__aeabi_ddiv+0x462>
 8001968:	4658      	mov	r0, fp
 800196a:	f001 fc0d 	bl	8003188 <__clzsi2>
 800196e:	0002      	movs	r2, r0
 8001970:	0003      	movs	r3, r0
 8001972:	3a0b      	subs	r2, #11
 8001974:	271d      	movs	r7, #29
 8001976:	9e00      	ldr	r6, [sp, #0]
 8001978:	1aba      	subs	r2, r7, r2
 800197a:	0019      	movs	r1, r3
 800197c:	4658      	mov	r0, fp
 800197e:	40d6      	lsrs	r6, r2
 8001980:	3908      	subs	r1, #8
 8001982:	4088      	lsls	r0, r1
 8001984:	0032      	movs	r2, r6
 8001986:	4302      	orrs	r2, r0
 8001988:	4693      	mov	fp, r2
 800198a:	9a00      	ldr	r2, [sp, #0]
 800198c:	408a      	lsls	r2, r1
 800198e:	4937      	ldr	r1, [pc, #220]	@ (8001a6c <__aeabi_ddiv+0x22c>)
 8001990:	4453      	add	r3, sl
 8001992:	468a      	mov	sl, r1
 8001994:	2100      	movs	r1, #0
 8001996:	449a      	add	sl, r3
 8001998:	e797      	b.n	80018ca <__aeabi_ddiv+0x8a>
 800199a:	465b      	mov	r3, fp
 800199c:	4303      	orrs	r3, r0
 800199e:	4699      	mov	r9, r3
 80019a0:	d021      	beq.n	80019e6 <__aeabi_ddiv+0x1a6>
 80019a2:	465b      	mov	r3, fp
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d100      	bne.n	80019aa <__aeabi_ddiv+0x16a>
 80019a8:	e169      	b.n	8001c7e <__aeabi_ddiv+0x43e>
 80019aa:	4658      	mov	r0, fp
 80019ac:	f001 fbec 	bl	8003188 <__clzsi2>
 80019b0:	230b      	movs	r3, #11
 80019b2:	425b      	negs	r3, r3
 80019b4:	469c      	mov	ip, r3
 80019b6:	0002      	movs	r2, r0
 80019b8:	4484      	add	ip, r0
 80019ba:	4666      	mov	r6, ip
 80019bc:	231d      	movs	r3, #29
 80019be:	1b9b      	subs	r3, r3, r6
 80019c0:	0026      	movs	r6, r4
 80019c2:	0011      	movs	r1, r2
 80019c4:	4658      	mov	r0, fp
 80019c6:	40de      	lsrs	r6, r3
 80019c8:	3908      	subs	r1, #8
 80019ca:	4088      	lsls	r0, r1
 80019cc:	0033      	movs	r3, r6
 80019ce:	4303      	orrs	r3, r0
 80019d0:	4699      	mov	r9, r3
 80019d2:	0023      	movs	r3, r4
 80019d4:	408b      	lsls	r3, r1
 80019d6:	4698      	mov	r8, r3
 80019d8:	4b25      	ldr	r3, [pc, #148]	@ (8001a70 <__aeabi_ddiv+0x230>)
 80019da:	2400      	movs	r4, #0
 80019dc:	1a9b      	subs	r3, r3, r2
 80019de:	469a      	mov	sl, r3
 80019e0:	2300      	movs	r3, #0
 80019e2:	9303      	str	r3, [sp, #12]
 80019e4:	e753      	b.n	800188e <__aeabi_ddiv+0x4e>
 80019e6:	2300      	movs	r3, #0
 80019e8:	4698      	mov	r8, r3
 80019ea:	469a      	mov	sl, r3
 80019ec:	3301      	adds	r3, #1
 80019ee:	2404      	movs	r4, #4
 80019f0:	9303      	str	r3, [sp, #12]
 80019f2:	e74c      	b.n	800188e <__aeabi_ddiv+0x4e>
 80019f4:	2301      	movs	r3, #1
 80019f6:	431c      	orrs	r4, r3
 80019f8:	2300      	movs	r3, #0
 80019fa:	2101      	movs	r1, #1
 80019fc:	469b      	mov	fp, r3
 80019fe:	e764      	b.n	80018ca <__aeabi_ddiv+0x8a>
 8001a00:	2303      	movs	r3, #3
 8001a02:	0032      	movs	r2, r6
 8001a04:	2103      	movs	r1, #3
 8001a06:	431c      	orrs	r4, r3
 8001a08:	e75f      	b.n	80018ca <__aeabi_ddiv+0x8a>
 8001a0a:	469a      	mov	sl, r3
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	46d9      	mov	r9, fp
 8001a10:	240c      	movs	r4, #12
 8001a12:	9303      	str	r3, [sp, #12]
 8001a14:	e73b      	b.n	800188e <__aeabi_ddiv+0x4e>
 8001a16:	2300      	movs	r3, #0
 8001a18:	2480      	movs	r4, #128	@ 0x80
 8001a1a:	4698      	mov	r8, r3
 8001a1c:	2600      	movs	r6, #0
 8001a1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 8001a20:	0324      	lsls	r4, r4, #12
 8001a22:	e779      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001a24:	2480      	movs	r4, #128	@ 0x80
 8001a26:	465b      	mov	r3, fp
 8001a28:	0324      	lsls	r4, r4, #12
 8001a2a:	431c      	orrs	r4, r3
 8001a2c:	0324      	lsls	r4, r4, #12
 8001a2e:	002e      	movs	r6, r5
 8001a30:	4690      	mov	r8, r2
 8001a32:	4b0a      	ldr	r3, [pc, #40]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 8001a34:	0b24      	lsrs	r4, r4, #12
 8001a36:	e76f      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001a38:	2480      	movs	r4, #128	@ 0x80
 8001a3a:	464b      	mov	r3, r9
 8001a3c:	0324      	lsls	r4, r4, #12
 8001a3e:	4223      	tst	r3, r4
 8001a40:	d002      	beq.n	8001a48 <__aeabi_ddiv+0x208>
 8001a42:	465b      	mov	r3, fp
 8001a44:	4223      	tst	r3, r4
 8001a46:	d0f0      	beq.n	8001a2a <__aeabi_ddiv+0x1ea>
 8001a48:	2480      	movs	r4, #128	@ 0x80
 8001a4a:	464b      	mov	r3, r9
 8001a4c:	0324      	lsls	r4, r4, #12
 8001a4e:	431c      	orrs	r4, r3
 8001a50:	0324      	lsls	r4, r4, #12
 8001a52:	9e02      	ldr	r6, [sp, #8]
 8001a54:	4b01      	ldr	r3, [pc, #4]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 8001a56:	0b24      	lsrs	r4, r4, #12
 8001a58:	e75e      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001a5a:	46c0      	nop			@ (mov r8, r8)
 8001a5c:	000007ff 	.word	0x000007ff
 8001a60:	fffffc01 	.word	0xfffffc01
 8001a64:	0800dde8 	.word	0x0800dde8
 8001a68:	fffff801 	.word	0xfffff801
 8001a6c:	000003f3 	.word	0x000003f3
 8001a70:	fffffc0d 	.word	0xfffffc0d
 8001a74:	45cb      	cmp	fp, r9
 8001a76:	d200      	bcs.n	8001a7a <__aeabi_ddiv+0x23a>
 8001a78:	e0f8      	b.n	8001c6c <__aeabi_ddiv+0x42c>
 8001a7a:	d100      	bne.n	8001a7e <__aeabi_ddiv+0x23e>
 8001a7c:	e0f3      	b.n	8001c66 <__aeabi_ddiv+0x426>
 8001a7e:	2301      	movs	r3, #1
 8001a80:	425b      	negs	r3, r3
 8001a82:	469c      	mov	ip, r3
 8001a84:	4644      	mov	r4, r8
 8001a86:	4648      	mov	r0, r9
 8001a88:	2500      	movs	r5, #0
 8001a8a:	44e2      	add	sl, ip
 8001a8c:	465b      	mov	r3, fp
 8001a8e:	0e17      	lsrs	r7, r2, #24
 8001a90:	021b      	lsls	r3, r3, #8
 8001a92:	431f      	orrs	r7, r3
 8001a94:	0c19      	lsrs	r1, r3, #16
 8001a96:	043b      	lsls	r3, r7, #16
 8001a98:	0212      	lsls	r2, r2, #8
 8001a9a:	9700      	str	r7, [sp, #0]
 8001a9c:	0c1f      	lsrs	r7, r3, #16
 8001a9e:	4691      	mov	r9, r2
 8001aa0:	9102      	str	r1, [sp, #8]
 8001aa2:	9703      	str	r7, [sp, #12]
 8001aa4:	f7fe fbce 	bl	8000244 <__aeabi_uidivmod>
 8001aa8:	0002      	movs	r2, r0
 8001aaa:	437a      	muls	r2, r7
 8001aac:	040b      	lsls	r3, r1, #16
 8001aae:	0c21      	lsrs	r1, r4, #16
 8001ab0:	4680      	mov	r8, r0
 8001ab2:	4319      	orrs	r1, r3
 8001ab4:	428a      	cmp	r2, r1
 8001ab6:	d909      	bls.n	8001acc <__aeabi_ddiv+0x28c>
 8001ab8:	9f00      	ldr	r7, [sp, #0]
 8001aba:	2301      	movs	r3, #1
 8001abc:	46bc      	mov	ip, r7
 8001abe:	425b      	negs	r3, r3
 8001ac0:	4461      	add	r1, ip
 8001ac2:	469c      	mov	ip, r3
 8001ac4:	44e0      	add	r8, ip
 8001ac6:	428f      	cmp	r7, r1
 8001ac8:	d800      	bhi.n	8001acc <__aeabi_ddiv+0x28c>
 8001aca:	e15c      	b.n	8001d86 <__aeabi_ddiv+0x546>
 8001acc:	1a88      	subs	r0, r1, r2
 8001ace:	9902      	ldr	r1, [sp, #8]
 8001ad0:	f7fe fbb8 	bl	8000244 <__aeabi_uidivmod>
 8001ad4:	9a03      	ldr	r2, [sp, #12]
 8001ad6:	0424      	lsls	r4, r4, #16
 8001ad8:	4342      	muls	r2, r0
 8001ada:	0409      	lsls	r1, r1, #16
 8001adc:	0c24      	lsrs	r4, r4, #16
 8001ade:	0003      	movs	r3, r0
 8001ae0:	430c      	orrs	r4, r1
 8001ae2:	42a2      	cmp	r2, r4
 8001ae4:	d906      	bls.n	8001af4 <__aeabi_ddiv+0x2b4>
 8001ae6:	9900      	ldr	r1, [sp, #0]
 8001ae8:	3b01      	subs	r3, #1
 8001aea:	468c      	mov	ip, r1
 8001aec:	4464      	add	r4, ip
 8001aee:	42a1      	cmp	r1, r4
 8001af0:	d800      	bhi.n	8001af4 <__aeabi_ddiv+0x2b4>
 8001af2:	e142      	b.n	8001d7a <__aeabi_ddiv+0x53a>
 8001af4:	1aa0      	subs	r0, r4, r2
 8001af6:	4642      	mov	r2, r8
 8001af8:	0412      	lsls	r2, r2, #16
 8001afa:	431a      	orrs	r2, r3
 8001afc:	4693      	mov	fp, r2
 8001afe:	464b      	mov	r3, r9
 8001b00:	4659      	mov	r1, fp
 8001b02:	0c1b      	lsrs	r3, r3, #16
 8001b04:	001f      	movs	r7, r3
 8001b06:	9304      	str	r3, [sp, #16]
 8001b08:	040b      	lsls	r3, r1, #16
 8001b0a:	4649      	mov	r1, r9
 8001b0c:	0409      	lsls	r1, r1, #16
 8001b0e:	0c09      	lsrs	r1, r1, #16
 8001b10:	000c      	movs	r4, r1
 8001b12:	0c1b      	lsrs	r3, r3, #16
 8001b14:	435c      	muls	r4, r3
 8001b16:	0c12      	lsrs	r2, r2, #16
 8001b18:	437b      	muls	r3, r7
 8001b1a:	4688      	mov	r8, r1
 8001b1c:	4351      	muls	r1, r2
 8001b1e:	437a      	muls	r2, r7
 8001b20:	0c27      	lsrs	r7, r4, #16
 8001b22:	46bc      	mov	ip, r7
 8001b24:	185b      	adds	r3, r3, r1
 8001b26:	4463      	add	r3, ip
 8001b28:	4299      	cmp	r1, r3
 8001b2a:	d903      	bls.n	8001b34 <__aeabi_ddiv+0x2f4>
 8001b2c:	2180      	movs	r1, #128	@ 0x80
 8001b2e:	0249      	lsls	r1, r1, #9
 8001b30:	468c      	mov	ip, r1
 8001b32:	4462      	add	r2, ip
 8001b34:	0c19      	lsrs	r1, r3, #16
 8001b36:	0424      	lsls	r4, r4, #16
 8001b38:	041b      	lsls	r3, r3, #16
 8001b3a:	0c24      	lsrs	r4, r4, #16
 8001b3c:	188a      	adds	r2, r1, r2
 8001b3e:	191c      	adds	r4, r3, r4
 8001b40:	4290      	cmp	r0, r2
 8001b42:	d302      	bcc.n	8001b4a <__aeabi_ddiv+0x30a>
 8001b44:	d116      	bne.n	8001b74 <__aeabi_ddiv+0x334>
 8001b46:	42a5      	cmp	r5, r4
 8001b48:	d214      	bcs.n	8001b74 <__aeabi_ddiv+0x334>
 8001b4a:	465b      	mov	r3, fp
 8001b4c:	9f00      	ldr	r7, [sp, #0]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	444d      	add	r5, r9
 8001b52:	9305      	str	r3, [sp, #20]
 8001b54:	454d      	cmp	r5, r9
 8001b56:	419b      	sbcs	r3, r3
 8001b58:	46bc      	mov	ip, r7
 8001b5a:	425b      	negs	r3, r3
 8001b5c:	4463      	add	r3, ip
 8001b5e:	18c0      	adds	r0, r0, r3
 8001b60:	4287      	cmp	r7, r0
 8001b62:	d300      	bcc.n	8001b66 <__aeabi_ddiv+0x326>
 8001b64:	e102      	b.n	8001d6c <__aeabi_ddiv+0x52c>
 8001b66:	4282      	cmp	r2, r0
 8001b68:	d900      	bls.n	8001b6c <__aeabi_ddiv+0x32c>
 8001b6a:	e129      	b.n	8001dc0 <__aeabi_ddiv+0x580>
 8001b6c:	d100      	bne.n	8001b70 <__aeabi_ddiv+0x330>
 8001b6e:	e124      	b.n	8001dba <__aeabi_ddiv+0x57a>
 8001b70:	9b05      	ldr	r3, [sp, #20]
 8001b72:	469b      	mov	fp, r3
 8001b74:	1b2c      	subs	r4, r5, r4
 8001b76:	42a5      	cmp	r5, r4
 8001b78:	41ad      	sbcs	r5, r5
 8001b7a:	9b00      	ldr	r3, [sp, #0]
 8001b7c:	1a80      	subs	r0, r0, r2
 8001b7e:	426d      	negs	r5, r5
 8001b80:	1b40      	subs	r0, r0, r5
 8001b82:	4283      	cmp	r3, r0
 8001b84:	d100      	bne.n	8001b88 <__aeabi_ddiv+0x348>
 8001b86:	e10f      	b.n	8001da8 <__aeabi_ddiv+0x568>
 8001b88:	9902      	ldr	r1, [sp, #8]
 8001b8a:	f7fe fb5b 	bl	8000244 <__aeabi_uidivmod>
 8001b8e:	9a03      	ldr	r2, [sp, #12]
 8001b90:	040b      	lsls	r3, r1, #16
 8001b92:	4342      	muls	r2, r0
 8001b94:	0c21      	lsrs	r1, r4, #16
 8001b96:	0005      	movs	r5, r0
 8001b98:	4319      	orrs	r1, r3
 8001b9a:	428a      	cmp	r2, r1
 8001b9c:	d900      	bls.n	8001ba0 <__aeabi_ddiv+0x360>
 8001b9e:	e0cb      	b.n	8001d38 <__aeabi_ddiv+0x4f8>
 8001ba0:	1a88      	subs	r0, r1, r2
 8001ba2:	9902      	ldr	r1, [sp, #8]
 8001ba4:	f7fe fb4e 	bl	8000244 <__aeabi_uidivmod>
 8001ba8:	9a03      	ldr	r2, [sp, #12]
 8001baa:	0424      	lsls	r4, r4, #16
 8001bac:	4342      	muls	r2, r0
 8001bae:	0409      	lsls	r1, r1, #16
 8001bb0:	0c24      	lsrs	r4, r4, #16
 8001bb2:	0003      	movs	r3, r0
 8001bb4:	430c      	orrs	r4, r1
 8001bb6:	42a2      	cmp	r2, r4
 8001bb8:	d900      	bls.n	8001bbc <__aeabi_ddiv+0x37c>
 8001bba:	e0ca      	b.n	8001d52 <__aeabi_ddiv+0x512>
 8001bbc:	4641      	mov	r1, r8
 8001bbe:	1aa4      	subs	r4, r4, r2
 8001bc0:	042a      	lsls	r2, r5, #16
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	9f04      	ldr	r7, [sp, #16]
 8001bc6:	0413      	lsls	r3, r2, #16
 8001bc8:	0c1b      	lsrs	r3, r3, #16
 8001bca:	4359      	muls	r1, r3
 8001bcc:	4640      	mov	r0, r8
 8001bce:	437b      	muls	r3, r7
 8001bd0:	469c      	mov	ip, r3
 8001bd2:	0c15      	lsrs	r5, r2, #16
 8001bd4:	4368      	muls	r0, r5
 8001bd6:	0c0b      	lsrs	r3, r1, #16
 8001bd8:	4484      	add	ip, r0
 8001bda:	4463      	add	r3, ip
 8001bdc:	437d      	muls	r5, r7
 8001bde:	4298      	cmp	r0, r3
 8001be0:	d903      	bls.n	8001bea <__aeabi_ddiv+0x3aa>
 8001be2:	2080      	movs	r0, #128	@ 0x80
 8001be4:	0240      	lsls	r0, r0, #9
 8001be6:	4684      	mov	ip, r0
 8001be8:	4465      	add	r5, ip
 8001bea:	0c18      	lsrs	r0, r3, #16
 8001bec:	0409      	lsls	r1, r1, #16
 8001bee:	041b      	lsls	r3, r3, #16
 8001bf0:	0c09      	lsrs	r1, r1, #16
 8001bf2:	1940      	adds	r0, r0, r5
 8001bf4:	185b      	adds	r3, r3, r1
 8001bf6:	4284      	cmp	r4, r0
 8001bf8:	d327      	bcc.n	8001c4a <__aeabi_ddiv+0x40a>
 8001bfa:	d023      	beq.n	8001c44 <__aeabi_ddiv+0x404>
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	0035      	movs	r5, r6
 8001c00:	431a      	orrs	r2, r3
 8001c02:	4b94      	ldr	r3, [pc, #592]	@ (8001e54 <__aeabi_ddiv+0x614>)
 8001c04:	4453      	add	r3, sl
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	dd60      	ble.n	8001ccc <__aeabi_ddiv+0x48c>
 8001c0a:	0751      	lsls	r1, r2, #29
 8001c0c:	d000      	beq.n	8001c10 <__aeabi_ddiv+0x3d0>
 8001c0e:	e086      	b.n	8001d1e <__aeabi_ddiv+0x4de>
 8001c10:	002e      	movs	r6, r5
 8001c12:	08d1      	lsrs	r1, r2, #3
 8001c14:	465a      	mov	r2, fp
 8001c16:	01d2      	lsls	r2, r2, #7
 8001c18:	d506      	bpl.n	8001c28 <__aeabi_ddiv+0x3e8>
 8001c1a:	465a      	mov	r2, fp
 8001c1c:	4b8e      	ldr	r3, [pc, #568]	@ (8001e58 <__aeabi_ddiv+0x618>)
 8001c1e:	401a      	ands	r2, r3
 8001c20:	2380      	movs	r3, #128	@ 0x80
 8001c22:	4693      	mov	fp, r2
 8001c24:	00db      	lsls	r3, r3, #3
 8001c26:	4453      	add	r3, sl
 8001c28:	4a8c      	ldr	r2, [pc, #560]	@ (8001e5c <__aeabi_ddiv+0x61c>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	dd00      	ble.n	8001c30 <__aeabi_ddiv+0x3f0>
 8001c2e:	e680      	b.n	8001932 <__aeabi_ddiv+0xf2>
 8001c30:	465a      	mov	r2, fp
 8001c32:	0752      	lsls	r2, r2, #29
 8001c34:	430a      	orrs	r2, r1
 8001c36:	4690      	mov	r8, r2
 8001c38:	465a      	mov	r2, fp
 8001c3a:	055b      	lsls	r3, r3, #21
 8001c3c:	0254      	lsls	r4, r2, #9
 8001c3e:	0b24      	lsrs	r4, r4, #12
 8001c40:	0d5b      	lsrs	r3, r3, #21
 8001c42:	e669      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001c44:	0035      	movs	r5, r6
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0db      	beq.n	8001c02 <__aeabi_ddiv+0x3c2>
 8001c4a:	9d00      	ldr	r5, [sp, #0]
 8001c4c:	1e51      	subs	r1, r2, #1
 8001c4e:	46ac      	mov	ip, r5
 8001c50:	4464      	add	r4, ip
 8001c52:	42ac      	cmp	r4, r5
 8001c54:	d200      	bcs.n	8001c58 <__aeabi_ddiv+0x418>
 8001c56:	e09e      	b.n	8001d96 <__aeabi_ddiv+0x556>
 8001c58:	4284      	cmp	r4, r0
 8001c5a:	d200      	bcs.n	8001c5e <__aeabi_ddiv+0x41e>
 8001c5c:	e0e1      	b.n	8001e22 <__aeabi_ddiv+0x5e2>
 8001c5e:	d100      	bne.n	8001c62 <__aeabi_ddiv+0x422>
 8001c60:	e0ee      	b.n	8001e40 <__aeabi_ddiv+0x600>
 8001c62:	000a      	movs	r2, r1
 8001c64:	e7ca      	b.n	8001bfc <__aeabi_ddiv+0x3bc>
 8001c66:	4542      	cmp	r2, r8
 8001c68:	d900      	bls.n	8001c6c <__aeabi_ddiv+0x42c>
 8001c6a:	e708      	b.n	8001a7e <__aeabi_ddiv+0x23e>
 8001c6c:	464b      	mov	r3, r9
 8001c6e:	07dc      	lsls	r4, r3, #31
 8001c70:	0858      	lsrs	r0, r3, #1
 8001c72:	4643      	mov	r3, r8
 8001c74:	085b      	lsrs	r3, r3, #1
 8001c76:	431c      	orrs	r4, r3
 8001c78:	4643      	mov	r3, r8
 8001c7a:	07dd      	lsls	r5, r3, #31
 8001c7c:	e706      	b.n	8001a8c <__aeabi_ddiv+0x24c>
 8001c7e:	f001 fa83 	bl	8003188 <__clzsi2>
 8001c82:	2315      	movs	r3, #21
 8001c84:	469c      	mov	ip, r3
 8001c86:	4484      	add	ip, r0
 8001c88:	0002      	movs	r2, r0
 8001c8a:	4663      	mov	r3, ip
 8001c8c:	3220      	adds	r2, #32
 8001c8e:	2b1c      	cmp	r3, #28
 8001c90:	dc00      	bgt.n	8001c94 <__aeabi_ddiv+0x454>
 8001c92:	e692      	b.n	80019ba <__aeabi_ddiv+0x17a>
 8001c94:	0023      	movs	r3, r4
 8001c96:	3808      	subs	r0, #8
 8001c98:	4083      	lsls	r3, r0
 8001c9a:	4699      	mov	r9, r3
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	4698      	mov	r8, r3
 8001ca0:	e69a      	b.n	80019d8 <__aeabi_ddiv+0x198>
 8001ca2:	f001 fa71 	bl	8003188 <__clzsi2>
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	0003      	movs	r3, r0
 8001caa:	3215      	adds	r2, #21
 8001cac:	3320      	adds	r3, #32
 8001cae:	2a1c      	cmp	r2, #28
 8001cb0:	dc00      	bgt.n	8001cb4 <__aeabi_ddiv+0x474>
 8001cb2:	e65f      	b.n	8001974 <__aeabi_ddiv+0x134>
 8001cb4:	9900      	ldr	r1, [sp, #0]
 8001cb6:	3808      	subs	r0, #8
 8001cb8:	4081      	lsls	r1, r0
 8001cba:	2200      	movs	r2, #0
 8001cbc:	468b      	mov	fp, r1
 8001cbe:	e666      	b.n	800198e <__aeabi_ddiv+0x14e>
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	002e      	movs	r6, r5
 8001cc4:	2400      	movs	r4, #0
 8001cc6:	4690      	mov	r8, r2
 8001cc8:	4b65      	ldr	r3, [pc, #404]	@ (8001e60 <__aeabi_ddiv+0x620>)
 8001cca:	e625      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001ccc:	002e      	movs	r6, r5
 8001cce:	2101      	movs	r1, #1
 8001cd0:	1ac9      	subs	r1, r1, r3
 8001cd2:	2938      	cmp	r1, #56	@ 0x38
 8001cd4:	dd00      	ble.n	8001cd8 <__aeabi_ddiv+0x498>
 8001cd6:	e61b      	b.n	8001910 <__aeabi_ddiv+0xd0>
 8001cd8:	291f      	cmp	r1, #31
 8001cda:	dc7e      	bgt.n	8001dda <__aeabi_ddiv+0x59a>
 8001cdc:	4861      	ldr	r0, [pc, #388]	@ (8001e64 <__aeabi_ddiv+0x624>)
 8001cde:	0014      	movs	r4, r2
 8001ce0:	4450      	add	r0, sl
 8001ce2:	465b      	mov	r3, fp
 8001ce4:	4082      	lsls	r2, r0
 8001ce6:	4083      	lsls	r3, r0
 8001ce8:	40cc      	lsrs	r4, r1
 8001cea:	1e50      	subs	r0, r2, #1
 8001cec:	4182      	sbcs	r2, r0
 8001cee:	4323      	orrs	r3, r4
 8001cf0:	431a      	orrs	r2, r3
 8001cf2:	465b      	mov	r3, fp
 8001cf4:	40cb      	lsrs	r3, r1
 8001cf6:	0751      	lsls	r1, r2, #29
 8001cf8:	d009      	beq.n	8001d0e <__aeabi_ddiv+0x4ce>
 8001cfa:	210f      	movs	r1, #15
 8001cfc:	4011      	ands	r1, r2
 8001cfe:	2904      	cmp	r1, #4
 8001d00:	d005      	beq.n	8001d0e <__aeabi_ddiv+0x4ce>
 8001d02:	1d11      	adds	r1, r2, #4
 8001d04:	4291      	cmp	r1, r2
 8001d06:	4192      	sbcs	r2, r2
 8001d08:	4252      	negs	r2, r2
 8001d0a:	189b      	adds	r3, r3, r2
 8001d0c:	000a      	movs	r2, r1
 8001d0e:	0219      	lsls	r1, r3, #8
 8001d10:	d400      	bmi.n	8001d14 <__aeabi_ddiv+0x4d4>
 8001d12:	e09b      	b.n	8001e4c <__aeabi_ddiv+0x60c>
 8001d14:	2200      	movs	r2, #0
 8001d16:	2301      	movs	r3, #1
 8001d18:	2400      	movs	r4, #0
 8001d1a:	4690      	mov	r8, r2
 8001d1c:	e5fc      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001d1e:	210f      	movs	r1, #15
 8001d20:	4011      	ands	r1, r2
 8001d22:	2904      	cmp	r1, #4
 8001d24:	d100      	bne.n	8001d28 <__aeabi_ddiv+0x4e8>
 8001d26:	e773      	b.n	8001c10 <__aeabi_ddiv+0x3d0>
 8001d28:	1d11      	adds	r1, r2, #4
 8001d2a:	4291      	cmp	r1, r2
 8001d2c:	4192      	sbcs	r2, r2
 8001d2e:	4252      	negs	r2, r2
 8001d30:	002e      	movs	r6, r5
 8001d32:	08c9      	lsrs	r1, r1, #3
 8001d34:	4493      	add	fp, r2
 8001d36:	e76d      	b.n	8001c14 <__aeabi_ddiv+0x3d4>
 8001d38:	9b00      	ldr	r3, [sp, #0]
 8001d3a:	3d01      	subs	r5, #1
 8001d3c:	469c      	mov	ip, r3
 8001d3e:	4461      	add	r1, ip
 8001d40:	428b      	cmp	r3, r1
 8001d42:	d900      	bls.n	8001d46 <__aeabi_ddiv+0x506>
 8001d44:	e72c      	b.n	8001ba0 <__aeabi_ddiv+0x360>
 8001d46:	428a      	cmp	r2, r1
 8001d48:	d800      	bhi.n	8001d4c <__aeabi_ddiv+0x50c>
 8001d4a:	e729      	b.n	8001ba0 <__aeabi_ddiv+0x360>
 8001d4c:	1e85      	subs	r5, r0, #2
 8001d4e:	4461      	add	r1, ip
 8001d50:	e726      	b.n	8001ba0 <__aeabi_ddiv+0x360>
 8001d52:	9900      	ldr	r1, [sp, #0]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	468c      	mov	ip, r1
 8001d58:	4464      	add	r4, ip
 8001d5a:	42a1      	cmp	r1, r4
 8001d5c:	d900      	bls.n	8001d60 <__aeabi_ddiv+0x520>
 8001d5e:	e72d      	b.n	8001bbc <__aeabi_ddiv+0x37c>
 8001d60:	42a2      	cmp	r2, r4
 8001d62:	d800      	bhi.n	8001d66 <__aeabi_ddiv+0x526>
 8001d64:	e72a      	b.n	8001bbc <__aeabi_ddiv+0x37c>
 8001d66:	1e83      	subs	r3, r0, #2
 8001d68:	4464      	add	r4, ip
 8001d6a:	e727      	b.n	8001bbc <__aeabi_ddiv+0x37c>
 8001d6c:	4287      	cmp	r7, r0
 8001d6e:	d000      	beq.n	8001d72 <__aeabi_ddiv+0x532>
 8001d70:	e6fe      	b.n	8001b70 <__aeabi_ddiv+0x330>
 8001d72:	45a9      	cmp	r9, r5
 8001d74:	d900      	bls.n	8001d78 <__aeabi_ddiv+0x538>
 8001d76:	e6fb      	b.n	8001b70 <__aeabi_ddiv+0x330>
 8001d78:	e6f5      	b.n	8001b66 <__aeabi_ddiv+0x326>
 8001d7a:	42a2      	cmp	r2, r4
 8001d7c:	d800      	bhi.n	8001d80 <__aeabi_ddiv+0x540>
 8001d7e:	e6b9      	b.n	8001af4 <__aeabi_ddiv+0x2b4>
 8001d80:	1e83      	subs	r3, r0, #2
 8001d82:	4464      	add	r4, ip
 8001d84:	e6b6      	b.n	8001af4 <__aeabi_ddiv+0x2b4>
 8001d86:	428a      	cmp	r2, r1
 8001d88:	d800      	bhi.n	8001d8c <__aeabi_ddiv+0x54c>
 8001d8a:	e69f      	b.n	8001acc <__aeabi_ddiv+0x28c>
 8001d8c:	46bc      	mov	ip, r7
 8001d8e:	1e83      	subs	r3, r0, #2
 8001d90:	4698      	mov	r8, r3
 8001d92:	4461      	add	r1, ip
 8001d94:	e69a      	b.n	8001acc <__aeabi_ddiv+0x28c>
 8001d96:	000a      	movs	r2, r1
 8001d98:	4284      	cmp	r4, r0
 8001d9a:	d000      	beq.n	8001d9e <__aeabi_ddiv+0x55e>
 8001d9c:	e72e      	b.n	8001bfc <__aeabi_ddiv+0x3bc>
 8001d9e:	454b      	cmp	r3, r9
 8001da0:	d000      	beq.n	8001da4 <__aeabi_ddiv+0x564>
 8001da2:	e72b      	b.n	8001bfc <__aeabi_ddiv+0x3bc>
 8001da4:	0035      	movs	r5, r6
 8001da6:	e72c      	b.n	8001c02 <__aeabi_ddiv+0x3c2>
 8001da8:	4b2a      	ldr	r3, [pc, #168]	@ (8001e54 <__aeabi_ddiv+0x614>)
 8001daa:	4a2f      	ldr	r2, [pc, #188]	@ (8001e68 <__aeabi_ddiv+0x628>)
 8001dac:	4453      	add	r3, sl
 8001dae:	4592      	cmp	sl, r2
 8001db0:	db43      	blt.n	8001e3a <__aeabi_ddiv+0x5fa>
 8001db2:	2201      	movs	r2, #1
 8001db4:	2100      	movs	r1, #0
 8001db6:	4493      	add	fp, r2
 8001db8:	e72c      	b.n	8001c14 <__aeabi_ddiv+0x3d4>
 8001dba:	42ac      	cmp	r4, r5
 8001dbc:	d800      	bhi.n	8001dc0 <__aeabi_ddiv+0x580>
 8001dbe:	e6d7      	b.n	8001b70 <__aeabi_ddiv+0x330>
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	425b      	negs	r3, r3
 8001dc4:	469c      	mov	ip, r3
 8001dc6:	9900      	ldr	r1, [sp, #0]
 8001dc8:	444d      	add	r5, r9
 8001dca:	454d      	cmp	r5, r9
 8001dcc:	419b      	sbcs	r3, r3
 8001dce:	44e3      	add	fp, ip
 8001dd0:	468c      	mov	ip, r1
 8001dd2:	425b      	negs	r3, r3
 8001dd4:	4463      	add	r3, ip
 8001dd6:	18c0      	adds	r0, r0, r3
 8001dd8:	e6cc      	b.n	8001b74 <__aeabi_ddiv+0x334>
 8001dda:	201f      	movs	r0, #31
 8001ddc:	4240      	negs	r0, r0
 8001dde:	1ac3      	subs	r3, r0, r3
 8001de0:	4658      	mov	r0, fp
 8001de2:	40d8      	lsrs	r0, r3
 8001de4:	2920      	cmp	r1, #32
 8001de6:	d004      	beq.n	8001df2 <__aeabi_ddiv+0x5b2>
 8001de8:	4659      	mov	r1, fp
 8001dea:	4b20      	ldr	r3, [pc, #128]	@ (8001e6c <__aeabi_ddiv+0x62c>)
 8001dec:	4453      	add	r3, sl
 8001dee:	4099      	lsls	r1, r3
 8001df0:	430a      	orrs	r2, r1
 8001df2:	1e53      	subs	r3, r2, #1
 8001df4:	419a      	sbcs	r2, r3
 8001df6:	2307      	movs	r3, #7
 8001df8:	0019      	movs	r1, r3
 8001dfa:	4302      	orrs	r2, r0
 8001dfc:	2400      	movs	r4, #0
 8001dfe:	4011      	ands	r1, r2
 8001e00:	4213      	tst	r3, r2
 8001e02:	d009      	beq.n	8001e18 <__aeabi_ddiv+0x5d8>
 8001e04:	3308      	adds	r3, #8
 8001e06:	4013      	ands	r3, r2
 8001e08:	2b04      	cmp	r3, #4
 8001e0a:	d01d      	beq.n	8001e48 <__aeabi_ddiv+0x608>
 8001e0c:	1d13      	adds	r3, r2, #4
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	4189      	sbcs	r1, r1
 8001e12:	001a      	movs	r2, r3
 8001e14:	4249      	negs	r1, r1
 8001e16:	0749      	lsls	r1, r1, #29
 8001e18:	08d2      	lsrs	r2, r2, #3
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	4690      	mov	r8, r2
 8001e1e:	2300      	movs	r3, #0
 8001e20:	e57a      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001e22:	4649      	mov	r1, r9
 8001e24:	9f00      	ldr	r7, [sp, #0]
 8001e26:	004d      	lsls	r5, r1, #1
 8001e28:	454d      	cmp	r5, r9
 8001e2a:	4189      	sbcs	r1, r1
 8001e2c:	46bc      	mov	ip, r7
 8001e2e:	4249      	negs	r1, r1
 8001e30:	4461      	add	r1, ip
 8001e32:	46a9      	mov	r9, r5
 8001e34:	3a02      	subs	r2, #2
 8001e36:	1864      	adds	r4, r4, r1
 8001e38:	e7ae      	b.n	8001d98 <__aeabi_ddiv+0x558>
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	4252      	negs	r2, r2
 8001e3e:	e746      	b.n	8001cce <__aeabi_ddiv+0x48e>
 8001e40:	4599      	cmp	r9, r3
 8001e42:	d3ee      	bcc.n	8001e22 <__aeabi_ddiv+0x5e2>
 8001e44:	000a      	movs	r2, r1
 8001e46:	e7aa      	b.n	8001d9e <__aeabi_ddiv+0x55e>
 8001e48:	2100      	movs	r1, #0
 8001e4a:	e7e5      	b.n	8001e18 <__aeabi_ddiv+0x5d8>
 8001e4c:	0759      	lsls	r1, r3, #29
 8001e4e:	025b      	lsls	r3, r3, #9
 8001e50:	0b1c      	lsrs	r4, r3, #12
 8001e52:	e7e1      	b.n	8001e18 <__aeabi_ddiv+0x5d8>
 8001e54:	000003ff 	.word	0x000003ff
 8001e58:	feffffff 	.word	0xfeffffff
 8001e5c:	000007fe 	.word	0x000007fe
 8001e60:	000007ff 	.word	0x000007ff
 8001e64:	0000041e 	.word	0x0000041e
 8001e68:	fffffc02 	.word	0xfffffc02
 8001e6c:	0000043e 	.word	0x0000043e

08001e70 <__eqdf2>:
 8001e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e72:	4657      	mov	r7, sl
 8001e74:	46de      	mov	lr, fp
 8001e76:	464e      	mov	r6, r9
 8001e78:	4645      	mov	r5, r8
 8001e7a:	b5e0      	push	{r5, r6, r7, lr}
 8001e7c:	000d      	movs	r5, r1
 8001e7e:	0004      	movs	r4, r0
 8001e80:	0fe8      	lsrs	r0, r5, #31
 8001e82:	4683      	mov	fp, r0
 8001e84:	0309      	lsls	r1, r1, #12
 8001e86:	0fd8      	lsrs	r0, r3, #31
 8001e88:	0b09      	lsrs	r1, r1, #12
 8001e8a:	4682      	mov	sl, r0
 8001e8c:	4819      	ldr	r0, [pc, #100]	@ (8001ef4 <__eqdf2+0x84>)
 8001e8e:	468c      	mov	ip, r1
 8001e90:	031f      	lsls	r7, r3, #12
 8001e92:	0069      	lsls	r1, r5, #1
 8001e94:	005e      	lsls	r6, r3, #1
 8001e96:	0d49      	lsrs	r1, r1, #21
 8001e98:	0b3f      	lsrs	r7, r7, #12
 8001e9a:	0d76      	lsrs	r6, r6, #21
 8001e9c:	4281      	cmp	r1, r0
 8001e9e:	d018      	beq.n	8001ed2 <__eqdf2+0x62>
 8001ea0:	4286      	cmp	r6, r0
 8001ea2:	d00f      	beq.n	8001ec4 <__eqdf2+0x54>
 8001ea4:	2001      	movs	r0, #1
 8001ea6:	42b1      	cmp	r1, r6
 8001ea8:	d10d      	bne.n	8001ec6 <__eqdf2+0x56>
 8001eaa:	45bc      	cmp	ip, r7
 8001eac:	d10b      	bne.n	8001ec6 <__eqdf2+0x56>
 8001eae:	4294      	cmp	r4, r2
 8001eb0:	d109      	bne.n	8001ec6 <__eqdf2+0x56>
 8001eb2:	45d3      	cmp	fp, sl
 8001eb4:	d01c      	beq.n	8001ef0 <__eqdf2+0x80>
 8001eb6:	2900      	cmp	r1, #0
 8001eb8:	d105      	bne.n	8001ec6 <__eqdf2+0x56>
 8001eba:	4660      	mov	r0, ip
 8001ebc:	4320      	orrs	r0, r4
 8001ebe:	1e43      	subs	r3, r0, #1
 8001ec0:	4198      	sbcs	r0, r3
 8001ec2:	e000      	b.n	8001ec6 <__eqdf2+0x56>
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	bcf0      	pop	{r4, r5, r6, r7}
 8001ec8:	46bb      	mov	fp, r7
 8001eca:	46b2      	mov	sl, r6
 8001ecc:	46a9      	mov	r9, r5
 8001ece:	46a0      	mov	r8, r4
 8001ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ed2:	2001      	movs	r0, #1
 8001ed4:	428e      	cmp	r6, r1
 8001ed6:	d1f6      	bne.n	8001ec6 <__eqdf2+0x56>
 8001ed8:	4661      	mov	r1, ip
 8001eda:	4339      	orrs	r1, r7
 8001edc:	000f      	movs	r7, r1
 8001ede:	4317      	orrs	r7, r2
 8001ee0:	4327      	orrs	r7, r4
 8001ee2:	d1f0      	bne.n	8001ec6 <__eqdf2+0x56>
 8001ee4:	465b      	mov	r3, fp
 8001ee6:	4652      	mov	r2, sl
 8001ee8:	1a98      	subs	r0, r3, r2
 8001eea:	1e43      	subs	r3, r0, #1
 8001eec:	4198      	sbcs	r0, r3
 8001eee:	e7ea      	b.n	8001ec6 <__eqdf2+0x56>
 8001ef0:	2000      	movs	r0, #0
 8001ef2:	e7e8      	b.n	8001ec6 <__eqdf2+0x56>
 8001ef4:	000007ff 	.word	0x000007ff

08001ef8 <__gedf2>:
 8001ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001efa:	4657      	mov	r7, sl
 8001efc:	464e      	mov	r6, r9
 8001efe:	4645      	mov	r5, r8
 8001f00:	46de      	mov	lr, fp
 8001f02:	b5e0      	push	{r5, r6, r7, lr}
 8001f04:	000d      	movs	r5, r1
 8001f06:	030e      	lsls	r6, r1, #12
 8001f08:	0049      	lsls	r1, r1, #1
 8001f0a:	0d49      	lsrs	r1, r1, #21
 8001f0c:	468a      	mov	sl, r1
 8001f0e:	0fdf      	lsrs	r7, r3, #31
 8001f10:	0fe9      	lsrs	r1, r5, #31
 8001f12:	46bc      	mov	ip, r7
 8001f14:	b083      	sub	sp, #12
 8001f16:	4f2f      	ldr	r7, [pc, #188]	@ (8001fd4 <__gedf2+0xdc>)
 8001f18:	0004      	movs	r4, r0
 8001f1a:	4680      	mov	r8, r0
 8001f1c:	9101      	str	r1, [sp, #4]
 8001f1e:	0058      	lsls	r0, r3, #1
 8001f20:	0319      	lsls	r1, r3, #12
 8001f22:	4691      	mov	r9, r2
 8001f24:	0b36      	lsrs	r6, r6, #12
 8001f26:	0b09      	lsrs	r1, r1, #12
 8001f28:	0d40      	lsrs	r0, r0, #21
 8001f2a:	45ba      	cmp	sl, r7
 8001f2c:	d01d      	beq.n	8001f6a <__gedf2+0x72>
 8001f2e:	42b8      	cmp	r0, r7
 8001f30:	d00d      	beq.n	8001f4e <__gedf2+0x56>
 8001f32:	4657      	mov	r7, sl
 8001f34:	2f00      	cmp	r7, #0
 8001f36:	d12a      	bne.n	8001f8e <__gedf2+0x96>
 8001f38:	4334      	orrs	r4, r6
 8001f3a:	2800      	cmp	r0, #0
 8001f3c:	d124      	bne.n	8001f88 <__gedf2+0x90>
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	d036      	beq.n	8001fb0 <__gedf2+0xb8>
 8001f42:	2c00      	cmp	r4, #0
 8001f44:	d141      	bne.n	8001fca <__gedf2+0xd2>
 8001f46:	4663      	mov	r3, ip
 8001f48:	0058      	lsls	r0, r3, #1
 8001f4a:	3801      	subs	r0, #1
 8001f4c:	e015      	b.n	8001f7a <__gedf2+0x82>
 8001f4e:	4311      	orrs	r1, r2
 8001f50:	d138      	bne.n	8001fc4 <__gedf2+0xcc>
 8001f52:	4653      	mov	r3, sl
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d101      	bne.n	8001f5c <__gedf2+0x64>
 8001f58:	4326      	orrs	r6, r4
 8001f5a:	d0f4      	beq.n	8001f46 <__gedf2+0x4e>
 8001f5c:	9b01      	ldr	r3, [sp, #4]
 8001f5e:	4563      	cmp	r3, ip
 8001f60:	d107      	bne.n	8001f72 <__gedf2+0x7a>
 8001f62:	9b01      	ldr	r3, [sp, #4]
 8001f64:	0058      	lsls	r0, r3, #1
 8001f66:	3801      	subs	r0, #1
 8001f68:	e007      	b.n	8001f7a <__gedf2+0x82>
 8001f6a:	4326      	orrs	r6, r4
 8001f6c:	d12a      	bne.n	8001fc4 <__gedf2+0xcc>
 8001f6e:	4550      	cmp	r0, sl
 8001f70:	d021      	beq.n	8001fb6 <__gedf2+0xbe>
 8001f72:	2001      	movs	r0, #1
 8001f74:	9b01      	ldr	r3, [sp, #4]
 8001f76:	425f      	negs	r7, r3
 8001f78:	4338      	orrs	r0, r7
 8001f7a:	b003      	add	sp, #12
 8001f7c:	bcf0      	pop	{r4, r5, r6, r7}
 8001f7e:	46bb      	mov	fp, r7
 8001f80:	46b2      	mov	sl, r6
 8001f82:	46a9      	mov	r9, r5
 8001f84:	46a0      	mov	r8, r4
 8001f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f88:	2c00      	cmp	r4, #0
 8001f8a:	d0dc      	beq.n	8001f46 <__gedf2+0x4e>
 8001f8c:	e7e6      	b.n	8001f5c <__gedf2+0x64>
 8001f8e:	2800      	cmp	r0, #0
 8001f90:	d0ef      	beq.n	8001f72 <__gedf2+0x7a>
 8001f92:	9b01      	ldr	r3, [sp, #4]
 8001f94:	4563      	cmp	r3, ip
 8001f96:	d1ec      	bne.n	8001f72 <__gedf2+0x7a>
 8001f98:	4582      	cmp	sl, r0
 8001f9a:	dcea      	bgt.n	8001f72 <__gedf2+0x7a>
 8001f9c:	dbe1      	blt.n	8001f62 <__gedf2+0x6a>
 8001f9e:	428e      	cmp	r6, r1
 8001fa0:	d8e7      	bhi.n	8001f72 <__gedf2+0x7a>
 8001fa2:	d1de      	bne.n	8001f62 <__gedf2+0x6a>
 8001fa4:	45c8      	cmp	r8, r9
 8001fa6:	d8e4      	bhi.n	8001f72 <__gedf2+0x7a>
 8001fa8:	2000      	movs	r0, #0
 8001faa:	45c8      	cmp	r8, r9
 8001fac:	d2e5      	bcs.n	8001f7a <__gedf2+0x82>
 8001fae:	e7d8      	b.n	8001f62 <__gedf2+0x6a>
 8001fb0:	2c00      	cmp	r4, #0
 8001fb2:	d0e2      	beq.n	8001f7a <__gedf2+0x82>
 8001fb4:	e7dd      	b.n	8001f72 <__gedf2+0x7a>
 8001fb6:	4311      	orrs	r1, r2
 8001fb8:	d104      	bne.n	8001fc4 <__gedf2+0xcc>
 8001fba:	9b01      	ldr	r3, [sp, #4]
 8001fbc:	4563      	cmp	r3, ip
 8001fbe:	d1d8      	bne.n	8001f72 <__gedf2+0x7a>
 8001fc0:	2000      	movs	r0, #0
 8001fc2:	e7da      	b.n	8001f7a <__gedf2+0x82>
 8001fc4:	2002      	movs	r0, #2
 8001fc6:	4240      	negs	r0, r0
 8001fc8:	e7d7      	b.n	8001f7a <__gedf2+0x82>
 8001fca:	9b01      	ldr	r3, [sp, #4]
 8001fcc:	4563      	cmp	r3, ip
 8001fce:	d0e6      	beq.n	8001f9e <__gedf2+0xa6>
 8001fd0:	e7cf      	b.n	8001f72 <__gedf2+0x7a>
 8001fd2:	46c0      	nop			@ (mov r8, r8)
 8001fd4:	000007ff 	.word	0x000007ff

08001fd8 <__ledf2>:
 8001fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fda:	4657      	mov	r7, sl
 8001fdc:	464e      	mov	r6, r9
 8001fde:	4645      	mov	r5, r8
 8001fe0:	46de      	mov	lr, fp
 8001fe2:	b5e0      	push	{r5, r6, r7, lr}
 8001fe4:	000d      	movs	r5, r1
 8001fe6:	030e      	lsls	r6, r1, #12
 8001fe8:	0049      	lsls	r1, r1, #1
 8001fea:	0d49      	lsrs	r1, r1, #21
 8001fec:	468a      	mov	sl, r1
 8001fee:	0fdf      	lsrs	r7, r3, #31
 8001ff0:	0fe9      	lsrs	r1, r5, #31
 8001ff2:	46bc      	mov	ip, r7
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	4f2e      	ldr	r7, [pc, #184]	@ (80020b0 <__ledf2+0xd8>)
 8001ff8:	0004      	movs	r4, r0
 8001ffa:	4680      	mov	r8, r0
 8001ffc:	9101      	str	r1, [sp, #4]
 8001ffe:	0058      	lsls	r0, r3, #1
 8002000:	0319      	lsls	r1, r3, #12
 8002002:	4691      	mov	r9, r2
 8002004:	0b36      	lsrs	r6, r6, #12
 8002006:	0b09      	lsrs	r1, r1, #12
 8002008:	0d40      	lsrs	r0, r0, #21
 800200a:	45ba      	cmp	sl, r7
 800200c:	d01e      	beq.n	800204c <__ledf2+0x74>
 800200e:	42b8      	cmp	r0, r7
 8002010:	d00d      	beq.n	800202e <__ledf2+0x56>
 8002012:	4657      	mov	r7, sl
 8002014:	2f00      	cmp	r7, #0
 8002016:	d127      	bne.n	8002068 <__ledf2+0x90>
 8002018:	4334      	orrs	r4, r6
 800201a:	2800      	cmp	r0, #0
 800201c:	d133      	bne.n	8002086 <__ledf2+0xae>
 800201e:	430a      	orrs	r2, r1
 8002020:	d034      	beq.n	800208c <__ledf2+0xb4>
 8002022:	2c00      	cmp	r4, #0
 8002024:	d140      	bne.n	80020a8 <__ledf2+0xd0>
 8002026:	4663      	mov	r3, ip
 8002028:	0058      	lsls	r0, r3, #1
 800202a:	3801      	subs	r0, #1
 800202c:	e015      	b.n	800205a <__ledf2+0x82>
 800202e:	4311      	orrs	r1, r2
 8002030:	d112      	bne.n	8002058 <__ledf2+0x80>
 8002032:	4653      	mov	r3, sl
 8002034:	2b00      	cmp	r3, #0
 8002036:	d101      	bne.n	800203c <__ledf2+0x64>
 8002038:	4326      	orrs	r6, r4
 800203a:	d0f4      	beq.n	8002026 <__ledf2+0x4e>
 800203c:	9b01      	ldr	r3, [sp, #4]
 800203e:	4563      	cmp	r3, ip
 8002040:	d01d      	beq.n	800207e <__ledf2+0xa6>
 8002042:	2001      	movs	r0, #1
 8002044:	9b01      	ldr	r3, [sp, #4]
 8002046:	425f      	negs	r7, r3
 8002048:	4338      	orrs	r0, r7
 800204a:	e006      	b.n	800205a <__ledf2+0x82>
 800204c:	4326      	orrs	r6, r4
 800204e:	d103      	bne.n	8002058 <__ledf2+0x80>
 8002050:	4550      	cmp	r0, sl
 8002052:	d1f6      	bne.n	8002042 <__ledf2+0x6a>
 8002054:	4311      	orrs	r1, r2
 8002056:	d01c      	beq.n	8002092 <__ledf2+0xba>
 8002058:	2002      	movs	r0, #2
 800205a:	b003      	add	sp, #12
 800205c:	bcf0      	pop	{r4, r5, r6, r7}
 800205e:	46bb      	mov	fp, r7
 8002060:	46b2      	mov	sl, r6
 8002062:	46a9      	mov	r9, r5
 8002064:	46a0      	mov	r8, r4
 8002066:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002068:	2800      	cmp	r0, #0
 800206a:	d0ea      	beq.n	8002042 <__ledf2+0x6a>
 800206c:	9b01      	ldr	r3, [sp, #4]
 800206e:	4563      	cmp	r3, ip
 8002070:	d1e7      	bne.n	8002042 <__ledf2+0x6a>
 8002072:	4582      	cmp	sl, r0
 8002074:	dce5      	bgt.n	8002042 <__ledf2+0x6a>
 8002076:	db02      	blt.n	800207e <__ledf2+0xa6>
 8002078:	428e      	cmp	r6, r1
 800207a:	d8e2      	bhi.n	8002042 <__ledf2+0x6a>
 800207c:	d00e      	beq.n	800209c <__ledf2+0xc4>
 800207e:	9b01      	ldr	r3, [sp, #4]
 8002080:	0058      	lsls	r0, r3, #1
 8002082:	3801      	subs	r0, #1
 8002084:	e7e9      	b.n	800205a <__ledf2+0x82>
 8002086:	2c00      	cmp	r4, #0
 8002088:	d0cd      	beq.n	8002026 <__ledf2+0x4e>
 800208a:	e7d7      	b.n	800203c <__ledf2+0x64>
 800208c:	2c00      	cmp	r4, #0
 800208e:	d0e4      	beq.n	800205a <__ledf2+0x82>
 8002090:	e7d7      	b.n	8002042 <__ledf2+0x6a>
 8002092:	9b01      	ldr	r3, [sp, #4]
 8002094:	2000      	movs	r0, #0
 8002096:	4563      	cmp	r3, ip
 8002098:	d0df      	beq.n	800205a <__ledf2+0x82>
 800209a:	e7d2      	b.n	8002042 <__ledf2+0x6a>
 800209c:	45c8      	cmp	r8, r9
 800209e:	d8d0      	bhi.n	8002042 <__ledf2+0x6a>
 80020a0:	2000      	movs	r0, #0
 80020a2:	45c8      	cmp	r8, r9
 80020a4:	d2d9      	bcs.n	800205a <__ledf2+0x82>
 80020a6:	e7ea      	b.n	800207e <__ledf2+0xa6>
 80020a8:	9b01      	ldr	r3, [sp, #4]
 80020aa:	4563      	cmp	r3, ip
 80020ac:	d0e4      	beq.n	8002078 <__ledf2+0xa0>
 80020ae:	e7c8      	b.n	8002042 <__ledf2+0x6a>
 80020b0:	000007ff 	.word	0x000007ff

080020b4 <__aeabi_dmul>:
 80020b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020b6:	4657      	mov	r7, sl
 80020b8:	464e      	mov	r6, r9
 80020ba:	46de      	mov	lr, fp
 80020bc:	4645      	mov	r5, r8
 80020be:	b5e0      	push	{r5, r6, r7, lr}
 80020c0:	001f      	movs	r7, r3
 80020c2:	030b      	lsls	r3, r1, #12
 80020c4:	0b1b      	lsrs	r3, r3, #12
 80020c6:	0016      	movs	r6, r2
 80020c8:	469a      	mov	sl, r3
 80020ca:	0fca      	lsrs	r2, r1, #31
 80020cc:	004b      	lsls	r3, r1, #1
 80020ce:	0004      	movs	r4, r0
 80020d0:	4691      	mov	r9, r2
 80020d2:	b085      	sub	sp, #20
 80020d4:	0d5b      	lsrs	r3, r3, #21
 80020d6:	d100      	bne.n	80020da <__aeabi_dmul+0x26>
 80020d8:	e1cf      	b.n	800247a <__aeabi_dmul+0x3c6>
 80020da:	4acd      	ldr	r2, [pc, #820]	@ (8002410 <__aeabi_dmul+0x35c>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d055      	beq.n	800218c <__aeabi_dmul+0xd8>
 80020e0:	4651      	mov	r1, sl
 80020e2:	0f42      	lsrs	r2, r0, #29
 80020e4:	00c9      	lsls	r1, r1, #3
 80020e6:	430a      	orrs	r2, r1
 80020e8:	2180      	movs	r1, #128	@ 0x80
 80020ea:	0409      	lsls	r1, r1, #16
 80020ec:	4311      	orrs	r1, r2
 80020ee:	00c2      	lsls	r2, r0, #3
 80020f0:	4690      	mov	r8, r2
 80020f2:	4ac8      	ldr	r2, [pc, #800]	@ (8002414 <__aeabi_dmul+0x360>)
 80020f4:	468a      	mov	sl, r1
 80020f6:	4693      	mov	fp, r2
 80020f8:	449b      	add	fp, r3
 80020fa:	2300      	movs	r3, #0
 80020fc:	2500      	movs	r5, #0
 80020fe:	9302      	str	r3, [sp, #8]
 8002100:	033c      	lsls	r4, r7, #12
 8002102:	007b      	lsls	r3, r7, #1
 8002104:	0ffa      	lsrs	r2, r7, #31
 8002106:	9601      	str	r6, [sp, #4]
 8002108:	0b24      	lsrs	r4, r4, #12
 800210a:	0d5b      	lsrs	r3, r3, #21
 800210c:	9200      	str	r2, [sp, #0]
 800210e:	d100      	bne.n	8002112 <__aeabi_dmul+0x5e>
 8002110:	e188      	b.n	8002424 <__aeabi_dmul+0x370>
 8002112:	4abf      	ldr	r2, [pc, #764]	@ (8002410 <__aeabi_dmul+0x35c>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d100      	bne.n	800211a <__aeabi_dmul+0x66>
 8002118:	e092      	b.n	8002240 <__aeabi_dmul+0x18c>
 800211a:	4abe      	ldr	r2, [pc, #760]	@ (8002414 <__aeabi_dmul+0x360>)
 800211c:	4694      	mov	ip, r2
 800211e:	4463      	add	r3, ip
 8002120:	449b      	add	fp, r3
 8002122:	2d0a      	cmp	r5, #10
 8002124:	dc42      	bgt.n	80021ac <__aeabi_dmul+0xf8>
 8002126:	00e4      	lsls	r4, r4, #3
 8002128:	0f73      	lsrs	r3, r6, #29
 800212a:	4323      	orrs	r3, r4
 800212c:	2480      	movs	r4, #128	@ 0x80
 800212e:	4649      	mov	r1, r9
 8002130:	0424      	lsls	r4, r4, #16
 8002132:	431c      	orrs	r4, r3
 8002134:	00f3      	lsls	r3, r6, #3
 8002136:	9301      	str	r3, [sp, #4]
 8002138:	9b00      	ldr	r3, [sp, #0]
 800213a:	2000      	movs	r0, #0
 800213c:	4059      	eors	r1, r3
 800213e:	b2cb      	uxtb	r3, r1
 8002140:	9303      	str	r3, [sp, #12]
 8002142:	2d02      	cmp	r5, #2
 8002144:	dc00      	bgt.n	8002148 <__aeabi_dmul+0x94>
 8002146:	e094      	b.n	8002272 <__aeabi_dmul+0x1be>
 8002148:	2301      	movs	r3, #1
 800214a:	40ab      	lsls	r3, r5
 800214c:	001d      	movs	r5, r3
 800214e:	23a6      	movs	r3, #166	@ 0xa6
 8002150:	002a      	movs	r2, r5
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	401a      	ands	r2, r3
 8002156:	421d      	tst	r5, r3
 8002158:	d000      	beq.n	800215c <__aeabi_dmul+0xa8>
 800215a:	e229      	b.n	80025b0 <__aeabi_dmul+0x4fc>
 800215c:	2390      	movs	r3, #144	@ 0x90
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	421d      	tst	r5, r3
 8002162:	d100      	bne.n	8002166 <__aeabi_dmul+0xb2>
 8002164:	e24d      	b.n	8002602 <__aeabi_dmul+0x54e>
 8002166:	2300      	movs	r3, #0
 8002168:	2480      	movs	r4, #128	@ 0x80
 800216a:	4699      	mov	r9, r3
 800216c:	0324      	lsls	r4, r4, #12
 800216e:	4ba8      	ldr	r3, [pc, #672]	@ (8002410 <__aeabi_dmul+0x35c>)
 8002170:	0010      	movs	r0, r2
 8002172:	464a      	mov	r2, r9
 8002174:	051b      	lsls	r3, r3, #20
 8002176:	4323      	orrs	r3, r4
 8002178:	07d2      	lsls	r2, r2, #31
 800217a:	4313      	orrs	r3, r2
 800217c:	0019      	movs	r1, r3
 800217e:	b005      	add	sp, #20
 8002180:	bcf0      	pop	{r4, r5, r6, r7}
 8002182:	46bb      	mov	fp, r7
 8002184:	46b2      	mov	sl, r6
 8002186:	46a9      	mov	r9, r5
 8002188:	46a0      	mov	r8, r4
 800218a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800218c:	4652      	mov	r2, sl
 800218e:	4302      	orrs	r2, r0
 8002190:	4690      	mov	r8, r2
 8002192:	d000      	beq.n	8002196 <__aeabi_dmul+0xe2>
 8002194:	e1ac      	b.n	80024f0 <__aeabi_dmul+0x43c>
 8002196:	469b      	mov	fp, r3
 8002198:	2302      	movs	r3, #2
 800219a:	4692      	mov	sl, r2
 800219c:	2508      	movs	r5, #8
 800219e:	9302      	str	r3, [sp, #8]
 80021a0:	e7ae      	b.n	8002100 <__aeabi_dmul+0x4c>
 80021a2:	9b00      	ldr	r3, [sp, #0]
 80021a4:	46a2      	mov	sl, r4
 80021a6:	4699      	mov	r9, r3
 80021a8:	9b01      	ldr	r3, [sp, #4]
 80021aa:	4698      	mov	r8, r3
 80021ac:	9b02      	ldr	r3, [sp, #8]
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d100      	bne.n	80021b4 <__aeabi_dmul+0x100>
 80021b2:	e1ca      	b.n	800254a <__aeabi_dmul+0x496>
 80021b4:	2b03      	cmp	r3, #3
 80021b6:	d100      	bne.n	80021ba <__aeabi_dmul+0x106>
 80021b8:	e192      	b.n	80024e0 <__aeabi_dmul+0x42c>
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d110      	bne.n	80021e0 <__aeabi_dmul+0x12c>
 80021be:	2300      	movs	r3, #0
 80021c0:	2400      	movs	r4, #0
 80021c2:	2200      	movs	r2, #0
 80021c4:	e7d4      	b.n	8002170 <__aeabi_dmul+0xbc>
 80021c6:	2201      	movs	r2, #1
 80021c8:	087b      	lsrs	r3, r7, #1
 80021ca:	403a      	ands	r2, r7
 80021cc:	4313      	orrs	r3, r2
 80021ce:	4652      	mov	r2, sl
 80021d0:	07d2      	lsls	r2, r2, #31
 80021d2:	4313      	orrs	r3, r2
 80021d4:	4698      	mov	r8, r3
 80021d6:	4653      	mov	r3, sl
 80021d8:	085b      	lsrs	r3, r3, #1
 80021da:	469a      	mov	sl, r3
 80021dc:	9b03      	ldr	r3, [sp, #12]
 80021de:	4699      	mov	r9, r3
 80021e0:	465b      	mov	r3, fp
 80021e2:	1c58      	adds	r0, r3, #1
 80021e4:	2380      	movs	r3, #128	@ 0x80
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	445b      	add	r3, fp
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	dc00      	bgt.n	80021f0 <__aeabi_dmul+0x13c>
 80021ee:	e1b1      	b.n	8002554 <__aeabi_dmul+0x4a0>
 80021f0:	4642      	mov	r2, r8
 80021f2:	0752      	lsls	r2, r2, #29
 80021f4:	d00b      	beq.n	800220e <__aeabi_dmul+0x15a>
 80021f6:	220f      	movs	r2, #15
 80021f8:	4641      	mov	r1, r8
 80021fa:	400a      	ands	r2, r1
 80021fc:	2a04      	cmp	r2, #4
 80021fe:	d006      	beq.n	800220e <__aeabi_dmul+0x15a>
 8002200:	4642      	mov	r2, r8
 8002202:	1d11      	adds	r1, r2, #4
 8002204:	4541      	cmp	r1, r8
 8002206:	4192      	sbcs	r2, r2
 8002208:	4688      	mov	r8, r1
 800220a:	4252      	negs	r2, r2
 800220c:	4492      	add	sl, r2
 800220e:	4652      	mov	r2, sl
 8002210:	01d2      	lsls	r2, r2, #7
 8002212:	d506      	bpl.n	8002222 <__aeabi_dmul+0x16e>
 8002214:	4652      	mov	r2, sl
 8002216:	4b80      	ldr	r3, [pc, #512]	@ (8002418 <__aeabi_dmul+0x364>)
 8002218:	401a      	ands	r2, r3
 800221a:	2380      	movs	r3, #128	@ 0x80
 800221c:	4692      	mov	sl, r2
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	18c3      	adds	r3, r0, r3
 8002222:	4a7e      	ldr	r2, [pc, #504]	@ (800241c <__aeabi_dmul+0x368>)
 8002224:	4293      	cmp	r3, r2
 8002226:	dd00      	ble.n	800222a <__aeabi_dmul+0x176>
 8002228:	e18f      	b.n	800254a <__aeabi_dmul+0x496>
 800222a:	4642      	mov	r2, r8
 800222c:	08d1      	lsrs	r1, r2, #3
 800222e:	4652      	mov	r2, sl
 8002230:	0752      	lsls	r2, r2, #29
 8002232:	430a      	orrs	r2, r1
 8002234:	4651      	mov	r1, sl
 8002236:	055b      	lsls	r3, r3, #21
 8002238:	024c      	lsls	r4, r1, #9
 800223a:	0b24      	lsrs	r4, r4, #12
 800223c:	0d5b      	lsrs	r3, r3, #21
 800223e:	e797      	b.n	8002170 <__aeabi_dmul+0xbc>
 8002240:	4b73      	ldr	r3, [pc, #460]	@ (8002410 <__aeabi_dmul+0x35c>)
 8002242:	4326      	orrs	r6, r4
 8002244:	469c      	mov	ip, r3
 8002246:	44e3      	add	fp, ip
 8002248:	2e00      	cmp	r6, #0
 800224a:	d100      	bne.n	800224e <__aeabi_dmul+0x19a>
 800224c:	e16f      	b.n	800252e <__aeabi_dmul+0x47a>
 800224e:	2303      	movs	r3, #3
 8002250:	4649      	mov	r1, r9
 8002252:	431d      	orrs	r5, r3
 8002254:	9b00      	ldr	r3, [sp, #0]
 8002256:	4059      	eors	r1, r3
 8002258:	b2cb      	uxtb	r3, r1
 800225a:	9303      	str	r3, [sp, #12]
 800225c:	2d0a      	cmp	r5, #10
 800225e:	dd00      	ble.n	8002262 <__aeabi_dmul+0x1ae>
 8002260:	e133      	b.n	80024ca <__aeabi_dmul+0x416>
 8002262:	2301      	movs	r3, #1
 8002264:	40ab      	lsls	r3, r5
 8002266:	001d      	movs	r5, r3
 8002268:	2303      	movs	r3, #3
 800226a:	9302      	str	r3, [sp, #8]
 800226c:	2288      	movs	r2, #136	@ 0x88
 800226e:	422a      	tst	r2, r5
 8002270:	d197      	bne.n	80021a2 <__aeabi_dmul+0xee>
 8002272:	4642      	mov	r2, r8
 8002274:	4643      	mov	r3, r8
 8002276:	0412      	lsls	r2, r2, #16
 8002278:	0c12      	lsrs	r2, r2, #16
 800227a:	0016      	movs	r6, r2
 800227c:	9801      	ldr	r0, [sp, #4]
 800227e:	0c1d      	lsrs	r5, r3, #16
 8002280:	0c03      	lsrs	r3, r0, #16
 8002282:	0400      	lsls	r0, r0, #16
 8002284:	0c00      	lsrs	r0, r0, #16
 8002286:	4346      	muls	r6, r0
 8002288:	46b4      	mov	ip, r6
 800228a:	001e      	movs	r6, r3
 800228c:	436e      	muls	r6, r5
 800228e:	9600      	str	r6, [sp, #0]
 8002290:	0016      	movs	r6, r2
 8002292:	0007      	movs	r7, r0
 8002294:	435e      	muls	r6, r3
 8002296:	4661      	mov	r1, ip
 8002298:	46b0      	mov	r8, r6
 800229a:	436f      	muls	r7, r5
 800229c:	0c0e      	lsrs	r6, r1, #16
 800229e:	44b8      	add	r8, r7
 80022a0:	4446      	add	r6, r8
 80022a2:	42b7      	cmp	r7, r6
 80022a4:	d905      	bls.n	80022b2 <__aeabi_dmul+0x1fe>
 80022a6:	2180      	movs	r1, #128	@ 0x80
 80022a8:	0249      	lsls	r1, r1, #9
 80022aa:	4688      	mov	r8, r1
 80022ac:	9f00      	ldr	r7, [sp, #0]
 80022ae:	4447      	add	r7, r8
 80022b0:	9700      	str	r7, [sp, #0]
 80022b2:	4661      	mov	r1, ip
 80022b4:	0409      	lsls	r1, r1, #16
 80022b6:	0c09      	lsrs	r1, r1, #16
 80022b8:	0c37      	lsrs	r7, r6, #16
 80022ba:	0436      	lsls	r6, r6, #16
 80022bc:	468c      	mov	ip, r1
 80022be:	0031      	movs	r1, r6
 80022c0:	4461      	add	r1, ip
 80022c2:	9101      	str	r1, [sp, #4]
 80022c4:	0011      	movs	r1, r2
 80022c6:	0c26      	lsrs	r6, r4, #16
 80022c8:	0424      	lsls	r4, r4, #16
 80022ca:	0c24      	lsrs	r4, r4, #16
 80022cc:	4361      	muls	r1, r4
 80022ce:	468c      	mov	ip, r1
 80022d0:	0021      	movs	r1, r4
 80022d2:	4369      	muls	r1, r5
 80022d4:	4689      	mov	r9, r1
 80022d6:	4661      	mov	r1, ip
 80022d8:	0c09      	lsrs	r1, r1, #16
 80022da:	4688      	mov	r8, r1
 80022dc:	4372      	muls	r2, r6
 80022de:	444a      	add	r2, r9
 80022e0:	4442      	add	r2, r8
 80022e2:	4375      	muls	r5, r6
 80022e4:	4591      	cmp	r9, r2
 80022e6:	d903      	bls.n	80022f0 <__aeabi_dmul+0x23c>
 80022e8:	2180      	movs	r1, #128	@ 0x80
 80022ea:	0249      	lsls	r1, r1, #9
 80022ec:	4688      	mov	r8, r1
 80022ee:	4445      	add	r5, r8
 80022f0:	0c11      	lsrs	r1, r2, #16
 80022f2:	4688      	mov	r8, r1
 80022f4:	4661      	mov	r1, ip
 80022f6:	0409      	lsls	r1, r1, #16
 80022f8:	0c09      	lsrs	r1, r1, #16
 80022fa:	468c      	mov	ip, r1
 80022fc:	0412      	lsls	r2, r2, #16
 80022fe:	4462      	add	r2, ip
 8002300:	18b9      	adds	r1, r7, r2
 8002302:	9102      	str	r1, [sp, #8]
 8002304:	4651      	mov	r1, sl
 8002306:	0c09      	lsrs	r1, r1, #16
 8002308:	468c      	mov	ip, r1
 800230a:	4651      	mov	r1, sl
 800230c:	040f      	lsls	r7, r1, #16
 800230e:	0c3f      	lsrs	r7, r7, #16
 8002310:	0039      	movs	r1, r7
 8002312:	4341      	muls	r1, r0
 8002314:	4445      	add	r5, r8
 8002316:	4688      	mov	r8, r1
 8002318:	4661      	mov	r1, ip
 800231a:	4341      	muls	r1, r0
 800231c:	468a      	mov	sl, r1
 800231e:	4641      	mov	r1, r8
 8002320:	4660      	mov	r0, ip
 8002322:	0c09      	lsrs	r1, r1, #16
 8002324:	4689      	mov	r9, r1
 8002326:	4358      	muls	r0, r3
 8002328:	437b      	muls	r3, r7
 800232a:	4453      	add	r3, sl
 800232c:	444b      	add	r3, r9
 800232e:	459a      	cmp	sl, r3
 8002330:	d903      	bls.n	800233a <__aeabi_dmul+0x286>
 8002332:	2180      	movs	r1, #128	@ 0x80
 8002334:	0249      	lsls	r1, r1, #9
 8002336:	4689      	mov	r9, r1
 8002338:	4448      	add	r0, r9
 800233a:	0c19      	lsrs	r1, r3, #16
 800233c:	4689      	mov	r9, r1
 800233e:	4641      	mov	r1, r8
 8002340:	0409      	lsls	r1, r1, #16
 8002342:	0c09      	lsrs	r1, r1, #16
 8002344:	4688      	mov	r8, r1
 8002346:	0039      	movs	r1, r7
 8002348:	4361      	muls	r1, r4
 800234a:	041b      	lsls	r3, r3, #16
 800234c:	4443      	add	r3, r8
 800234e:	4688      	mov	r8, r1
 8002350:	4661      	mov	r1, ip
 8002352:	434c      	muls	r4, r1
 8002354:	4371      	muls	r1, r6
 8002356:	468c      	mov	ip, r1
 8002358:	4641      	mov	r1, r8
 800235a:	4377      	muls	r7, r6
 800235c:	0c0e      	lsrs	r6, r1, #16
 800235e:	193f      	adds	r7, r7, r4
 8002360:	19f6      	adds	r6, r6, r7
 8002362:	4448      	add	r0, r9
 8002364:	42b4      	cmp	r4, r6
 8002366:	d903      	bls.n	8002370 <__aeabi_dmul+0x2bc>
 8002368:	2180      	movs	r1, #128	@ 0x80
 800236a:	0249      	lsls	r1, r1, #9
 800236c:	4689      	mov	r9, r1
 800236e:	44cc      	add	ip, r9
 8002370:	9902      	ldr	r1, [sp, #8]
 8002372:	9f00      	ldr	r7, [sp, #0]
 8002374:	4689      	mov	r9, r1
 8002376:	0431      	lsls	r1, r6, #16
 8002378:	444f      	add	r7, r9
 800237a:	4689      	mov	r9, r1
 800237c:	4641      	mov	r1, r8
 800237e:	4297      	cmp	r7, r2
 8002380:	4192      	sbcs	r2, r2
 8002382:	040c      	lsls	r4, r1, #16
 8002384:	0c24      	lsrs	r4, r4, #16
 8002386:	444c      	add	r4, r9
 8002388:	18ff      	adds	r7, r7, r3
 800238a:	4252      	negs	r2, r2
 800238c:	1964      	adds	r4, r4, r5
 800238e:	18a1      	adds	r1, r4, r2
 8002390:	429f      	cmp	r7, r3
 8002392:	419b      	sbcs	r3, r3
 8002394:	4688      	mov	r8, r1
 8002396:	4682      	mov	sl, r0
 8002398:	425b      	negs	r3, r3
 800239a:	4699      	mov	r9, r3
 800239c:	4590      	cmp	r8, r2
 800239e:	4192      	sbcs	r2, r2
 80023a0:	42ac      	cmp	r4, r5
 80023a2:	41a4      	sbcs	r4, r4
 80023a4:	44c2      	add	sl, r8
 80023a6:	44d1      	add	r9, sl
 80023a8:	4252      	negs	r2, r2
 80023aa:	4264      	negs	r4, r4
 80023ac:	4314      	orrs	r4, r2
 80023ae:	4599      	cmp	r9, r3
 80023b0:	419b      	sbcs	r3, r3
 80023b2:	4582      	cmp	sl, r0
 80023b4:	4192      	sbcs	r2, r2
 80023b6:	425b      	negs	r3, r3
 80023b8:	4252      	negs	r2, r2
 80023ba:	4313      	orrs	r3, r2
 80023bc:	464a      	mov	r2, r9
 80023be:	0c36      	lsrs	r6, r6, #16
 80023c0:	19a4      	adds	r4, r4, r6
 80023c2:	18e3      	adds	r3, r4, r3
 80023c4:	4463      	add	r3, ip
 80023c6:	025b      	lsls	r3, r3, #9
 80023c8:	0dd2      	lsrs	r2, r2, #23
 80023ca:	431a      	orrs	r2, r3
 80023cc:	9901      	ldr	r1, [sp, #4]
 80023ce:	4692      	mov	sl, r2
 80023d0:	027a      	lsls	r2, r7, #9
 80023d2:	430a      	orrs	r2, r1
 80023d4:	1e50      	subs	r0, r2, #1
 80023d6:	4182      	sbcs	r2, r0
 80023d8:	0dff      	lsrs	r7, r7, #23
 80023da:	4317      	orrs	r7, r2
 80023dc:	464a      	mov	r2, r9
 80023de:	0252      	lsls	r2, r2, #9
 80023e0:	4317      	orrs	r7, r2
 80023e2:	46b8      	mov	r8, r7
 80023e4:	01db      	lsls	r3, r3, #7
 80023e6:	d500      	bpl.n	80023ea <__aeabi_dmul+0x336>
 80023e8:	e6ed      	b.n	80021c6 <__aeabi_dmul+0x112>
 80023ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <__aeabi_dmul+0x36c>)
 80023ec:	9a03      	ldr	r2, [sp, #12]
 80023ee:	445b      	add	r3, fp
 80023f0:	4691      	mov	r9, r2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	dc00      	bgt.n	80023f8 <__aeabi_dmul+0x344>
 80023f6:	e0ac      	b.n	8002552 <__aeabi_dmul+0x49e>
 80023f8:	003a      	movs	r2, r7
 80023fa:	0752      	lsls	r2, r2, #29
 80023fc:	d100      	bne.n	8002400 <__aeabi_dmul+0x34c>
 80023fe:	e710      	b.n	8002222 <__aeabi_dmul+0x16e>
 8002400:	220f      	movs	r2, #15
 8002402:	4658      	mov	r0, fp
 8002404:	403a      	ands	r2, r7
 8002406:	2a04      	cmp	r2, #4
 8002408:	d000      	beq.n	800240c <__aeabi_dmul+0x358>
 800240a:	e6f9      	b.n	8002200 <__aeabi_dmul+0x14c>
 800240c:	e709      	b.n	8002222 <__aeabi_dmul+0x16e>
 800240e:	46c0      	nop			@ (mov r8, r8)
 8002410:	000007ff 	.word	0x000007ff
 8002414:	fffffc01 	.word	0xfffffc01
 8002418:	feffffff 	.word	0xfeffffff
 800241c:	000007fe 	.word	0x000007fe
 8002420:	000003ff 	.word	0x000003ff
 8002424:	0022      	movs	r2, r4
 8002426:	4332      	orrs	r2, r6
 8002428:	d06f      	beq.n	800250a <__aeabi_dmul+0x456>
 800242a:	2c00      	cmp	r4, #0
 800242c:	d100      	bne.n	8002430 <__aeabi_dmul+0x37c>
 800242e:	e0c2      	b.n	80025b6 <__aeabi_dmul+0x502>
 8002430:	0020      	movs	r0, r4
 8002432:	f000 fea9 	bl	8003188 <__clzsi2>
 8002436:	0002      	movs	r2, r0
 8002438:	0003      	movs	r3, r0
 800243a:	3a0b      	subs	r2, #11
 800243c:	201d      	movs	r0, #29
 800243e:	1a82      	subs	r2, r0, r2
 8002440:	0030      	movs	r0, r6
 8002442:	0019      	movs	r1, r3
 8002444:	40d0      	lsrs	r0, r2
 8002446:	3908      	subs	r1, #8
 8002448:	408c      	lsls	r4, r1
 800244a:	0002      	movs	r2, r0
 800244c:	4322      	orrs	r2, r4
 800244e:	0034      	movs	r4, r6
 8002450:	408c      	lsls	r4, r1
 8002452:	4659      	mov	r1, fp
 8002454:	1acb      	subs	r3, r1, r3
 8002456:	4986      	ldr	r1, [pc, #536]	@ (8002670 <__aeabi_dmul+0x5bc>)
 8002458:	468b      	mov	fp, r1
 800245a:	449b      	add	fp, r3
 800245c:	2d0a      	cmp	r5, #10
 800245e:	dd00      	ble.n	8002462 <__aeabi_dmul+0x3ae>
 8002460:	e6a4      	b.n	80021ac <__aeabi_dmul+0xf8>
 8002462:	4649      	mov	r1, r9
 8002464:	9b00      	ldr	r3, [sp, #0]
 8002466:	9401      	str	r4, [sp, #4]
 8002468:	4059      	eors	r1, r3
 800246a:	b2cb      	uxtb	r3, r1
 800246c:	0014      	movs	r4, r2
 800246e:	2000      	movs	r0, #0
 8002470:	9303      	str	r3, [sp, #12]
 8002472:	2d02      	cmp	r5, #2
 8002474:	dd00      	ble.n	8002478 <__aeabi_dmul+0x3c4>
 8002476:	e667      	b.n	8002148 <__aeabi_dmul+0x94>
 8002478:	e6fb      	b.n	8002272 <__aeabi_dmul+0x1be>
 800247a:	4653      	mov	r3, sl
 800247c:	4303      	orrs	r3, r0
 800247e:	4698      	mov	r8, r3
 8002480:	d03c      	beq.n	80024fc <__aeabi_dmul+0x448>
 8002482:	4653      	mov	r3, sl
 8002484:	2b00      	cmp	r3, #0
 8002486:	d100      	bne.n	800248a <__aeabi_dmul+0x3d6>
 8002488:	e0a3      	b.n	80025d2 <__aeabi_dmul+0x51e>
 800248a:	4650      	mov	r0, sl
 800248c:	f000 fe7c 	bl	8003188 <__clzsi2>
 8002490:	230b      	movs	r3, #11
 8002492:	425b      	negs	r3, r3
 8002494:	469c      	mov	ip, r3
 8002496:	0002      	movs	r2, r0
 8002498:	4484      	add	ip, r0
 800249a:	0011      	movs	r1, r2
 800249c:	4650      	mov	r0, sl
 800249e:	3908      	subs	r1, #8
 80024a0:	4088      	lsls	r0, r1
 80024a2:	231d      	movs	r3, #29
 80024a4:	4680      	mov	r8, r0
 80024a6:	4660      	mov	r0, ip
 80024a8:	1a1b      	subs	r3, r3, r0
 80024aa:	0020      	movs	r0, r4
 80024ac:	40d8      	lsrs	r0, r3
 80024ae:	0003      	movs	r3, r0
 80024b0:	4640      	mov	r0, r8
 80024b2:	4303      	orrs	r3, r0
 80024b4:	469a      	mov	sl, r3
 80024b6:	0023      	movs	r3, r4
 80024b8:	408b      	lsls	r3, r1
 80024ba:	4698      	mov	r8, r3
 80024bc:	4b6c      	ldr	r3, [pc, #432]	@ (8002670 <__aeabi_dmul+0x5bc>)
 80024be:	2500      	movs	r5, #0
 80024c0:	1a9b      	subs	r3, r3, r2
 80024c2:	469b      	mov	fp, r3
 80024c4:	2300      	movs	r3, #0
 80024c6:	9302      	str	r3, [sp, #8]
 80024c8:	e61a      	b.n	8002100 <__aeabi_dmul+0x4c>
 80024ca:	2d0f      	cmp	r5, #15
 80024cc:	d000      	beq.n	80024d0 <__aeabi_dmul+0x41c>
 80024ce:	e0c9      	b.n	8002664 <__aeabi_dmul+0x5b0>
 80024d0:	2380      	movs	r3, #128	@ 0x80
 80024d2:	4652      	mov	r2, sl
 80024d4:	031b      	lsls	r3, r3, #12
 80024d6:	421a      	tst	r2, r3
 80024d8:	d002      	beq.n	80024e0 <__aeabi_dmul+0x42c>
 80024da:	421c      	tst	r4, r3
 80024dc:	d100      	bne.n	80024e0 <__aeabi_dmul+0x42c>
 80024de:	e092      	b.n	8002606 <__aeabi_dmul+0x552>
 80024e0:	2480      	movs	r4, #128	@ 0x80
 80024e2:	4653      	mov	r3, sl
 80024e4:	0324      	lsls	r4, r4, #12
 80024e6:	431c      	orrs	r4, r3
 80024e8:	0324      	lsls	r4, r4, #12
 80024ea:	4642      	mov	r2, r8
 80024ec:	0b24      	lsrs	r4, r4, #12
 80024ee:	e63e      	b.n	800216e <__aeabi_dmul+0xba>
 80024f0:	469b      	mov	fp, r3
 80024f2:	2303      	movs	r3, #3
 80024f4:	4680      	mov	r8, r0
 80024f6:	250c      	movs	r5, #12
 80024f8:	9302      	str	r3, [sp, #8]
 80024fa:	e601      	b.n	8002100 <__aeabi_dmul+0x4c>
 80024fc:	2300      	movs	r3, #0
 80024fe:	469a      	mov	sl, r3
 8002500:	469b      	mov	fp, r3
 8002502:	3301      	adds	r3, #1
 8002504:	2504      	movs	r5, #4
 8002506:	9302      	str	r3, [sp, #8]
 8002508:	e5fa      	b.n	8002100 <__aeabi_dmul+0x4c>
 800250a:	2101      	movs	r1, #1
 800250c:	430d      	orrs	r5, r1
 800250e:	2d0a      	cmp	r5, #10
 8002510:	dd00      	ble.n	8002514 <__aeabi_dmul+0x460>
 8002512:	e64b      	b.n	80021ac <__aeabi_dmul+0xf8>
 8002514:	4649      	mov	r1, r9
 8002516:	9800      	ldr	r0, [sp, #0]
 8002518:	4041      	eors	r1, r0
 800251a:	b2c9      	uxtb	r1, r1
 800251c:	9103      	str	r1, [sp, #12]
 800251e:	2d02      	cmp	r5, #2
 8002520:	dc00      	bgt.n	8002524 <__aeabi_dmul+0x470>
 8002522:	e096      	b.n	8002652 <__aeabi_dmul+0x59e>
 8002524:	2300      	movs	r3, #0
 8002526:	2400      	movs	r4, #0
 8002528:	2001      	movs	r0, #1
 800252a:	9301      	str	r3, [sp, #4]
 800252c:	e60c      	b.n	8002148 <__aeabi_dmul+0x94>
 800252e:	4649      	mov	r1, r9
 8002530:	2302      	movs	r3, #2
 8002532:	9a00      	ldr	r2, [sp, #0]
 8002534:	432b      	orrs	r3, r5
 8002536:	4051      	eors	r1, r2
 8002538:	b2ca      	uxtb	r2, r1
 800253a:	9203      	str	r2, [sp, #12]
 800253c:	2b0a      	cmp	r3, #10
 800253e:	dd00      	ble.n	8002542 <__aeabi_dmul+0x48e>
 8002540:	e634      	b.n	80021ac <__aeabi_dmul+0xf8>
 8002542:	2d00      	cmp	r5, #0
 8002544:	d157      	bne.n	80025f6 <__aeabi_dmul+0x542>
 8002546:	9b03      	ldr	r3, [sp, #12]
 8002548:	4699      	mov	r9, r3
 800254a:	2400      	movs	r4, #0
 800254c:	2200      	movs	r2, #0
 800254e:	4b49      	ldr	r3, [pc, #292]	@ (8002674 <__aeabi_dmul+0x5c0>)
 8002550:	e60e      	b.n	8002170 <__aeabi_dmul+0xbc>
 8002552:	4658      	mov	r0, fp
 8002554:	2101      	movs	r1, #1
 8002556:	1ac9      	subs	r1, r1, r3
 8002558:	2938      	cmp	r1, #56	@ 0x38
 800255a:	dd00      	ble.n	800255e <__aeabi_dmul+0x4aa>
 800255c:	e62f      	b.n	80021be <__aeabi_dmul+0x10a>
 800255e:	291f      	cmp	r1, #31
 8002560:	dd56      	ble.n	8002610 <__aeabi_dmul+0x55c>
 8002562:	221f      	movs	r2, #31
 8002564:	4654      	mov	r4, sl
 8002566:	4252      	negs	r2, r2
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	40dc      	lsrs	r4, r3
 800256c:	2920      	cmp	r1, #32
 800256e:	d007      	beq.n	8002580 <__aeabi_dmul+0x4cc>
 8002570:	4b41      	ldr	r3, [pc, #260]	@ (8002678 <__aeabi_dmul+0x5c4>)
 8002572:	4642      	mov	r2, r8
 8002574:	469c      	mov	ip, r3
 8002576:	4653      	mov	r3, sl
 8002578:	4460      	add	r0, ip
 800257a:	4083      	lsls	r3, r0
 800257c:	431a      	orrs	r2, r3
 800257e:	4690      	mov	r8, r2
 8002580:	4642      	mov	r2, r8
 8002582:	2107      	movs	r1, #7
 8002584:	1e53      	subs	r3, r2, #1
 8002586:	419a      	sbcs	r2, r3
 8002588:	000b      	movs	r3, r1
 800258a:	4322      	orrs	r2, r4
 800258c:	4013      	ands	r3, r2
 800258e:	2400      	movs	r4, #0
 8002590:	4211      	tst	r1, r2
 8002592:	d009      	beq.n	80025a8 <__aeabi_dmul+0x4f4>
 8002594:	230f      	movs	r3, #15
 8002596:	4013      	ands	r3, r2
 8002598:	2b04      	cmp	r3, #4
 800259a:	d05d      	beq.n	8002658 <__aeabi_dmul+0x5a4>
 800259c:	1d11      	adds	r1, r2, #4
 800259e:	4291      	cmp	r1, r2
 80025a0:	419b      	sbcs	r3, r3
 80025a2:	000a      	movs	r2, r1
 80025a4:	425b      	negs	r3, r3
 80025a6:	075b      	lsls	r3, r3, #29
 80025a8:	08d2      	lsrs	r2, r2, #3
 80025aa:	431a      	orrs	r2, r3
 80025ac:	2300      	movs	r3, #0
 80025ae:	e5df      	b.n	8002170 <__aeabi_dmul+0xbc>
 80025b0:	9b03      	ldr	r3, [sp, #12]
 80025b2:	4699      	mov	r9, r3
 80025b4:	e5fa      	b.n	80021ac <__aeabi_dmul+0xf8>
 80025b6:	9801      	ldr	r0, [sp, #4]
 80025b8:	f000 fde6 	bl	8003188 <__clzsi2>
 80025bc:	0002      	movs	r2, r0
 80025be:	0003      	movs	r3, r0
 80025c0:	3215      	adds	r2, #21
 80025c2:	3320      	adds	r3, #32
 80025c4:	2a1c      	cmp	r2, #28
 80025c6:	dc00      	bgt.n	80025ca <__aeabi_dmul+0x516>
 80025c8:	e738      	b.n	800243c <__aeabi_dmul+0x388>
 80025ca:	9a01      	ldr	r2, [sp, #4]
 80025cc:	3808      	subs	r0, #8
 80025ce:	4082      	lsls	r2, r0
 80025d0:	e73f      	b.n	8002452 <__aeabi_dmul+0x39e>
 80025d2:	f000 fdd9 	bl	8003188 <__clzsi2>
 80025d6:	2315      	movs	r3, #21
 80025d8:	469c      	mov	ip, r3
 80025da:	4484      	add	ip, r0
 80025dc:	0002      	movs	r2, r0
 80025de:	4663      	mov	r3, ip
 80025e0:	3220      	adds	r2, #32
 80025e2:	2b1c      	cmp	r3, #28
 80025e4:	dc00      	bgt.n	80025e8 <__aeabi_dmul+0x534>
 80025e6:	e758      	b.n	800249a <__aeabi_dmul+0x3e6>
 80025e8:	2300      	movs	r3, #0
 80025ea:	4698      	mov	r8, r3
 80025ec:	0023      	movs	r3, r4
 80025ee:	3808      	subs	r0, #8
 80025f0:	4083      	lsls	r3, r0
 80025f2:	469a      	mov	sl, r3
 80025f4:	e762      	b.n	80024bc <__aeabi_dmul+0x408>
 80025f6:	001d      	movs	r5, r3
 80025f8:	2300      	movs	r3, #0
 80025fa:	2400      	movs	r4, #0
 80025fc:	2002      	movs	r0, #2
 80025fe:	9301      	str	r3, [sp, #4]
 8002600:	e5a2      	b.n	8002148 <__aeabi_dmul+0x94>
 8002602:	9002      	str	r0, [sp, #8]
 8002604:	e632      	b.n	800226c <__aeabi_dmul+0x1b8>
 8002606:	431c      	orrs	r4, r3
 8002608:	9b00      	ldr	r3, [sp, #0]
 800260a:	9a01      	ldr	r2, [sp, #4]
 800260c:	4699      	mov	r9, r3
 800260e:	e5ae      	b.n	800216e <__aeabi_dmul+0xba>
 8002610:	4b1a      	ldr	r3, [pc, #104]	@ (800267c <__aeabi_dmul+0x5c8>)
 8002612:	4652      	mov	r2, sl
 8002614:	18c3      	adds	r3, r0, r3
 8002616:	4640      	mov	r0, r8
 8002618:	409a      	lsls	r2, r3
 800261a:	40c8      	lsrs	r0, r1
 800261c:	4302      	orrs	r2, r0
 800261e:	4640      	mov	r0, r8
 8002620:	4098      	lsls	r0, r3
 8002622:	0003      	movs	r3, r0
 8002624:	1e58      	subs	r0, r3, #1
 8002626:	4183      	sbcs	r3, r0
 8002628:	4654      	mov	r4, sl
 800262a:	431a      	orrs	r2, r3
 800262c:	40cc      	lsrs	r4, r1
 800262e:	0753      	lsls	r3, r2, #29
 8002630:	d009      	beq.n	8002646 <__aeabi_dmul+0x592>
 8002632:	230f      	movs	r3, #15
 8002634:	4013      	ands	r3, r2
 8002636:	2b04      	cmp	r3, #4
 8002638:	d005      	beq.n	8002646 <__aeabi_dmul+0x592>
 800263a:	1d13      	adds	r3, r2, #4
 800263c:	4293      	cmp	r3, r2
 800263e:	4192      	sbcs	r2, r2
 8002640:	4252      	negs	r2, r2
 8002642:	18a4      	adds	r4, r4, r2
 8002644:	001a      	movs	r2, r3
 8002646:	0223      	lsls	r3, r4, #8
 8002648:	d508      	bpl.n	800265c <__aeabi_dmul+0x5a8>
 800264a:	2301      	movs	r3, #1
 800264c:	2400      	movs	r4, #0
 800264e:	2200      	movs	r2, #0
 8002650:	e58e      	b.n	8002170 <__aeabi_dmul+0xbc>
 8002652:	4689      	mov	r9, r1
 8002654:	2400      	movs	r4, #0
 8002656:	e58b      	b.n	8002170 <__aeabi_dmul+0xbc>
 8002658:	2300      	movs	r3, #0
 800265a:	e7a5      	b.n	80025a8 <__aeabi_dmul+0x4f4>
 800265c:	0763      	lsls	r3, r4, #29
 800265e:	0264      	lsls	r4, r4, #9
 8002660:	0b24      	lsrs	r4, r4, #12
 8002662:	e7a1      	b.n	80025a8 <__aeabi_dmul+0x4f4>
 8002664:	9b00      	ldr	r3, [sp, #0]
 8002666:	46a2      	mov	sl, r4
 8002668:	4699      	mov	r9, r3
 800266a:	9b01      	ldr	r3, [sp, #4]
 800266c:	4698      	mov	r8, r3
 800266e:	e737      	b.n	80024e0 <__aeabi_dmul+0x42c>
 8002670:	fffffc0d 	.word	0xfffffc0d
 8002674:	000007ff 	.word	0x000007ff
 8002678:	0000043e 	.word	0x0000043e
 800267c:	0000041e 	.word	0x0000041e

08002680 <__aeabi_dsub>:
 8002680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002682:	4657      	mov	r7, sl
 8002684:	464e      	mov	r6, r9
 8002686:	4645      	mov	r5, r8
 8002688:	46de      	mov	lr, fp
 800268a:	b5e0      	push	{r5, r6, r7, lr}
 800268c:	b083      	sub	sp, #12
 800268e:	9000      	str	r0, [sp, #0]
 8002690:	9101      	str	r1, [sp, #4]
 8002692:	030c      	lsls	r4, r1, #12
 8002694:	004d      	lsls	r5, r1, #1
 8002696:	0fce      	lsrs	r6, r1, #31
 8002698:	0a61      	lsrs	r1, r4, #9
 800269a:	9c00      	ldr	r4, [sp, #0]
 800269c:	005f      	lsls	r7, r3, #1
 800269e:	0f64      	lsrs	r4, r4, #29
 80026a0:	430c      	orrs	r4, r1
 80026a2:	9900      	ldr	r1, [sp, #0]
 80026a4:	9200      	str	r2, [sp, #0]
 80026a6:	9301      	str	r3, [sp, #4]
 80026a8:	00c8      	lsls	r0, r1, #3
 80026aa:	0319      	lsls	r1, r3, #12
 80026ac:	0d7b      	lsrs	r3, r7, #21
 80026ae:	4699      	mov	r9, r3
 80026b0:	9b01      	ldr	r3, [sp, #4]
 80026b2:	4fcc      	ldr	r7, [pc, #816]	@ (80029e4 <__aeabi_dsub+0x364>)
 80026b4:	0fdb      	lsrs	r3, r3, #31
 80026b6:	469c      	mov	ip, r3
 80026b8:	0a4b      	lsrs	r3, r1, #9
 80026ba:	9900      	ldr	r1, [sp, #0]
 80026bc:	4680      	mov	r8, r0
 80026be:	0f49      	lsrs	r1, r1, #29
 80026c0:	4319      	orrs	r1, r3
 80026c2:	9b00      	ldr	r3, [sp, #0]
 80026c4:	468b      	mov	fp, r1
 80026c6:	00da      	lsls	r2, r3, #3
 80026c8:	4692      	mov	sl, r2
 80026ca:	0d6d      	lsrs	r5, r5, #21
 80026cc:	45b9      	cmp	r9, r7
 80026ce:	d100      	bne.n	80026d2 <__aeabi_dsub+0x52>
 80026d0:	e0bf      	b.n	8002852 <__aeabi_dsub+0x1d2>
 80026d2:	2301      	movs	r3, #1
 80026d4:	4661      	mov	r1, ip
 80026d6:	4059      	eors	r1, r3
 80026d8:	464b      	mov	r3, r9
 80026da:	468c      	mov	ip, r1
 80026dc:	1aeb      	subs	r3, r5, r3
 80026de:	428e      	cmp	r6, r1
 80026e0:	d075      	beq.n	80027ce <__aeabi_dsub+0x14e>
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	dc00      	bgt.n	80026e8 <__aeabi_dsub+0x68>
 80026e6:	e2a3      	b.n	8002c30 <__aeabi_dsub+0x5b0>
 80026e8:	4649      	mov	r1, r9
 80026ea:	2900      	cmp	r1, #0
 80026ec:	d100      	bne.n	80026f0 <__aeabi_dsub+0x70>
 80026ee:	e0ce      	b.n	800288e <__aeabi_dsub+0x20e>
 80026f0:	42bd      	cmp	r5, r7
 80026f2:	d100      	bne.n	80026f6 <__aeabi_dsub+0x76>
 80026f4:	e200      	b.n	8002af8 <__aeabi_dsub+0x478>
 80026f6:	2701      	movs	r7, #1
 80026f8:	2b38      	cmp	r3, #56	@ 0x38
 80026fa:	dc19      	bgt.n	8002730 <__aeabi_dsub+0xb0>
 80026fc:	2780      	movs	r7, #128	@ 0x80
 80026fe:	4659      	mov	r1, fp
 8002700:	043f      	lsls	r7, r7, #16
 8002702:	4339      	orrs	r1, r7
 8002704:	468b      	mov	fp, r1
 8002706:	2b1f      	cmp	r3, #31
 8002708:	dd00      	ble.n	800270c <__aeabi_dsub+0x8c>
 800270a:	e1fa      	b.n	8002b02 <__aeabi_dsub+0x482>
 800270c:	2720      	movs	r7, #32
 800270e:	1af9      	subs	r1, r7, r3
 8002710:	468c      	mov	ip, r1
 8002712:	4659      	mov	r1, fp
 8002714:	4667      	mov	r7, ip
 8002716:	40b9      	lsls	r1, r7
 8002718:	000f      	movs	r7, r1
 800271a:	0011      	movs	r1, r2
 800271c:	40d9      	lsrs	r1, r3
 800271e:	430f      	orrs	r7, r1
 8002720:	4661      	mov	r1, ip
 8002722:	408a      	lsls	r2, r1
 8002724:	1e51      	subs	r1, r2, #1
 8002726:	418a      	sbcs	r2, r1
 8002728:	4659      	mov	r1, fp
 800272a:	40d9      	lsrs	r1, r3
 800272c:	4317      	orrs	r7, r2
 800272e:	1a64      	subs	r4, r4, r1
 8002730:	1bc7      	subs	r7, r0, r7
 8002732:	42b8      	cmp	r0, r7
 8002734:	4180      	sbcs	r0, r0
 8002736:	4240      	negs	r0, r0
 8002738:	1a24      	subs	r4, r4, r0
 800273a:	0223      	lsls	r3, r4, #8
 800273c:	d400      	bmi.n	8002740 <__aeabi_dsub+0xc0>
 800273e:	e140      	b.n	80029c2 <__aeabi_dsub+0x342>
 8002740:	0264      	lsls	r4, r4, #9
 8002742:	0a64      	lsrs	r4, r4, #9
 8002744:	2c00      	cmp	r4, #0
 8002746:	d100      	bne.n	800274a <__aeabi_dsub+0xca>
 8002748:	e154      	b.n	80029f4 <__aeabi_dsub+0x374>
 800274a:	0020      	movs	r0, r4
 800274c:	f000 fd1c 	bl	8003188 <__clzsi2>
 8002750:	0003      	movs	r3, r0
 8002752:	3b08      	subs	r3, #8
 8002754:	2120      	movs	r1, #32
 8002756:	0038      	movs	r0, r7
 8002758:	1aca      	subs	r2, r1, r3
 800275a:	40d0      	lsrs	r0, r2
 800275c:	409c      	lsls	r4, r3
 800275e:	0002      	movs	r2, r0
 8002760:	409f      	lsls	r7, r3
 8002762:	4322      	orrs	r2, r4
 8002764:	429d      	cmp	r5, r3
 8002766:	dd00      	ble.n	800276a <__aeabi_dsub+0xea>
 8002768:	e1a6      	b.n	8002ab8 <__aeabi_dsub+0x438>
 800276a:	1b58      	subs	r0, r3, r5
 800276c:	3001      	adds	r0, #1
 800276e:	1a09      	subs	r1, r1, r0
 8002770:	003c      	movs	r4, r7
 8002772:	408f      	lsls	r7, r1
 8002774:	40c4      	lsrs	r4, r0
 8002776:	1e7b      	subs	r3, r7, #1
 8002778:	419f      	sbcs	r7, r3
 800277a:	0013      	movs	r3, r2
 800277c:	408b      	lsls	r3, r1
 800277e:	4327      	orrs	r7, r4
 8002780:	431f      	orrs	r7, r3
 8002782:	40c2      	lsrs	r2, r0
 8002784:	003b      	movs	r3, r7
 8002786:	0014      	movs	r4, r2
 8002788:	2500      	movs	r5, #0
 800278a:	4313      	orrs	r3, r2
 800278c:	d100      	bne.n	8002790 <__aeabi_dsub+0x110>
 800278e:	e1f7      	b.n	8002b80 <__aeabi_dsub+0x500>
 8002790:	077b      	lsls	r3, r7, #29
 8002792:	d100      	bne.n	8002796 <__aeabi_dsub+0x116>
 8002794:	e377      	b.n	8002e86 <__aeabi_dsub+0x806>
 8002796:	230f      	movs	r3, #15
 8002798:	0038      	movs	r0, r7
 800279a:	403b      	ands	r3, r7
 800279c:	2b04      	cmp	r3, #4
 800279e:	d004      	beq.n	80027aa <__aeabi_dsub+0x12a>
 80027a0:	1d38      	adds	r0, r7, #4
 80027a2:	42b8      	cmp	r0, r7
 80027a4:	41bf      	sbcs	r7, r7
 80027a6:	427f      	negs	r7, r7
 80027a8:	19e4      	adds	r4, r4, r7
 80027aa:	0223      	lsls	r3, r4, #8
 80027ac:	d400      	bmi.n	80027b0 <__aeabi_dsub+0x130>
 80027ae:	e368      	b.n	8002e82 <__aeabi_dsub+0x802>
 80027b0:	4b8c      	ldr	r3, [pc, #560]	@ (80029e4 <__aeabi_dsub+0x364>)
 80027b2:	3501      	adds	r5, #1
 80027b4:	429d      	cmp	r5, r3
 80027b6:	d100      	bne.n	80027ba <__aeabi_dsub+0x13a>
 80027b8:	e0f4      	b.n	80029a4 <__aeabi_dsub+0x324>
 80027ba:	4b8b      	ldr	r3, [pc, #556]	@ (80029e8 <__aeabi_dsub+0x368>)
 80027bc:	056d      	lsls	r5, r5, #21
 80027be:	401c      	ands	r4, r3
 80027c0:	0d6d      	lsrs	r5, r5, #21
 80027c2:	0767      	lsls	r7, r4, #29
 80027c4:	08c0      	lsrs	r0, r0, #3
 80027c6:	0264      	lsls	r4, r4, #9
 80027c8:	4307      	orrs	r7, r0
 80027ca:	0b24      	lsrs	r4, r4, #12
 80027cc:	e0ec      	b.n	80029a8 <__aeabi_dsub+0x328>
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	dc00      	bgt.n	80027d4 <__aeabi_dsub+0x154>
 80027d2:	e329      	b.n	8002e28 <__aeabi_dsub+0x7a8>
 80027d4:	4649      	mov	r1, r9
 80027d6:	2900      	cmp	r1, #0
 80027d8:	d000      	beq.n	80027dc <__aeabi_dsub+0x15c>
 80027da:	e0d6      	b.n	800298a <__aeabi_dsub+0x30a>
 80027dc:	4659      	mov	r1, fp
 80027de:	4311      	orrs	r1, r2
 80027e0:	d100      	bne.n	80027e4 <__aeabi_dsub+0x164>
 80027e2:	e12e      	b.n	8002a42 <__aeabi_dsub+0x3c2>
 80027e4:	1e59      	subs	r1, r3, #1
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d100      	bne.n	80027ec <__aeabi_dsub+0x16c>
 80027ea:	e1e6      	b.n	8002bba <__aeabi_dsub+0x53a>
 80027ec:	42bb      	cmp	r3, r7
 80027ee:	d100      	bne.n	80027f2 <__aeabi_dsub+0x172>
 80027f0:	e182      	b.n	8002af8 <__aeabi_dsub+0x478>
 80027f2:	2701      	movs	r7, #1
 80027f4:	000b      	movs	r3, r1
 80027f6:	2938      	cmp	r1, #56	@ 0x38
 80027f8:	dc14      	bgt.n	8002824 <__aeabi_dsub+0x1a4>
 80027fa:	2b1f      	cmp	r3, #31
 80027fc:	dd00      	ble.n	8002800 <__aeabi_dsub+0x180>
 80027fe:	e23c      	b.n	8002c7a <__aeabi_dsub+0x5fa>
 8002800:	2720      	movs	r7, #32
 8002802:	1af9      	subs	r1, r7, r3
 8002804:	468c      	mov	ip, r1
 8002806:	4659      	mov	r1, fp
 8002808:	4667      	mov	r7, ip
 800280a:	40b9      	lsls	r1, r7
 800280c:	000f      	movs	r7, r1
 800280e:	0011      	movs	r1, r2
 8002810:	40d9      	lsrs	r1, r3
 8002812:	430f      	orrs	r7, r1
 8002814:	4661      	mov	r1, ip
 8002816:	408a      	lsls	r2, r1
 8002818:	1e51      	subs	r1, r2, #1
 800281a:	418a      	sbcs	r2, r1
 800281c:	4659      	mov	r1, fp
 800281e:	40d9      	lsrs	r1, r3
 8002820:	4317      	orrs	r7, r2
 8002822:	1864      	adds	r4, r4, r1
 8002824:	183f      	adds	r7, r7, r0
 8002826:	4287      	cmp	r7, r0
 8002828:	4180      	sbcs	r0, r0
 800282a:	4240      	negs	r0, r0
 800282c:	1824      	adds	r4, r4, r0
 800282e:	0223      	lsls	r3, r4, #8
 8002830:	d400      	bmi.n	8002834 <__aeabi_dsub+0x1b4>
 8002832:	e0c6      	b.n	80029c2 <__aeabi_dsub+0x342>
 8002834:	4b6b      	ldr	r3, [pc, #428]	@ (80029e4 <__aeabi_dsub+0x364>)
 8002836:	3501      	adds	r5, #1
 8002838:	429d      	cmp	r5, r3
 800283a:	d100      	bne.n	800283e <__aeabi_dsub+0x1be>
 800283c:	e0b2      	b.n	80029a4 <__aeabi_dsub+0x324>
 800283e:	2101      	movs	r1, #1
 8002840:	4b69      	ldr	r3, [pc, #420]	@ (80029e8 <__aeabi_dsub+0x368>)
 8002842:	087a      	lsrs	r2, r7, #1
 8002844:	401c      	ands	r4, r3
 8002846:	4039      	ands	r1, r7
 8002848:	430a      	orrs	r2, r1
 800284a:	07e7      	lsls	r7, r4, #31
 800284c:	4317      	orrs	r7, r2
 800284e:	0864      	lsrs	r4, r4, #1
 8002850:	e79e      	b.n	8002790 <__aeabi_dsub+0x110>
 8002852:	4b66      	ldr	r3, [pc, #408]	@ (80029ec <__aeabi_dsub+0x36c>)
 8002854:	4311      	orrs	r1, r2
 8002856:	468a      	mov	sl, r1
 8002858:	18eb      	adds	r3, r5, r3
 800285a:	2900      	cmp	r1, #0
 800285c:	d028      	beq.n	80028b0 <__aeabi_dsub+0x230>
 800285e:	4566      	cmp	r6, ip
 8002860:	d02c      	beq.n	80028bc <__aeabi_dsub+0x23c>
 8002862:	2b00      	cmp	r3, #0
 8002864:	d05b      	beq.n	800291e <__aeabi_dsub+0x29e>
 8002866:	2d00      	cmp	r5, #0
 8002868:	d100      	bne.n	800286c <__aeabi_dsub+0x1ec>
 800286a:	e12c      	b.n	8002ac6 <__aeabi_dsub+0x446>
 800286c:	465b      	mov	r3, fp
 800286e:	4666      	mov	r6, ip
 8002870:	075f      	lsls	r7, r3, #29
 8002872:	08d2      	lsrs	r2, r2, #3
 8002874:	4317      	orrs	r7, r2
 8002876:	08dd      	lsrs	r5, r3, #3
 8002878:	003b      	movs	r3, r7
 800287a:	432b      	orrs	r3, r5
 800287c:	d100      	bne.n	8002880 <__aeabi_dsub+0x200>
 800287e:	e0e2      	b.n	8002a46 <__aeabi_dsub+0x3c6>
 8002880:	2480      	movs	r4, #128	@ 0x80
 8002882:	0324      	lsls	r4, r4, #12
 8002884:	432c      	orrs	r4, r5
 8002886:	0324      	lsls	r4, r4, #12
 8002888:	4d56      	ldr	r5, [pc, #344]	@ (80029e4 <__aeabi_dsub+0x364>)
 800288a:	0b24      	lsrs	r4, r4, #12
 800288c:	e08c      	b.n	80029a8 <__aeabi_dsub+0x328>
 800288e:	4659      	mov	r1, fp
 8002890:	4311      	orrs	r1, r2
 8002892:	d100      	bne.n	8002896 <__aeabi_dsub+0x216>
 8002894:	e0d5      	b.n	8002a42 <__aeabi_dsub+0x3c2>
 8002896:	1e59      	subs	r1, r3, #1
 8002898:	2b01      	cmp	r3, #1
 800289a:	d100      	bne.n	800289e <__aeabi_dsub+0x21e>
 800289c:	e1b9      	b.n	8002c12 <__aeabi_dsub+0x592>
 800289e:	42bb      	cmp	r3, r7
 80028a0:	d100      	bne.n	80028a4 <__aeabi_dsub+0x224>
 80028a2:	e1b1      	b.n	8002c08 <__aeabi_dsub+0x588>
 80028a4:	2701      	movs	r7, #1
 80028a6:	000b      	movs	r3, r1
 80028a8:	2938      	cmp	r1, #56	@ 0x38
 80028aa:	dd00      	ble.n	80028ae <__aeabi_dsub+0x22e>
 80028ac:	e740      	b.n	8002730 <__aeabi_dsub+0xb0>
 80028ae:	e72a      	b.n	8002706 <__aeabi_dsub+0x86>
 80028b0:	4661      	mov	r1, ip
 80028b2:	2701      	movs	r7, #1
 80028b4:	4079      	eors	r1, r7
 80028b6:	468c      	mov	ip, r1
 80028b8:	4566      	cmp	r6, ip
 80028ba:	d1d2      	bne.n	8002862 <__aeabi_dsub+0x1e2>
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d100      	bne.n	80028c2 <__aeabi_dsub+0x242>
 80028c0:	e0c5      	b.n	8002a4e <__aeabi_dsub+0x3ce>
 80028c2:	2d00      	cmp	r5, #0
 80028c4:	d000      	beq.n	80028c8 <__aeabi_dsub+0x248>
 80028c6:	e155      	b.n	8002b74 <__aeabi_dsub+0x4f4>
 80028c8:	464b      	mov	r3, r9
 80028ca:	0025      	movs	r5, r4
 80028cc:	4305      	orrs	r5, r0
 80028ce:	d100      	bne.n	80028d2 <__aeabi_dsub+0x252>
 80028d0:	e212      	b.n	8002cf8 <__aeabi_dsub+0x678>
 80028d2:	1e59      	subs	r1, r3, #1
 80028d4:	468c      	mov	ip, r1
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d100      	bne.n	80028dc <__aeabi_dsub+0x25c>
 80028da:	e249      	b.n	8002d70 <__aeabi_dsub+0x6f0>
 80028dc:	4d41      	ldr	r5, [pc, #260]	@ (80029e4 <__aeabi_dsub+0x364>)
 80028de:	42ab      	cmp	r3, r5
 80028e0:	d100      	bne.n	80028e4 <__aeabi_dsub+0x264>
 80028e2:	e28f      	b.n	8002e04 <__aeabi_dsub+0x784>
 80028e4:	2701      	movs	r7, #1
 80028e6:	2938      	cmp	r1, #56	@ 0x38
 80028e8:	dc11      	bgt.n	800290e <__aeabi_dsub+0x28e>
 80028ea:	4663      	mov	r3, ip
 80028ec:	2b1f      	cmp	r3, #31
 80028ee:	dd00      	ble.n	80028f2 <__aeabi_dsub+0x272>
 80028f0:	e25b      	b.n	8002daa <__aeabi_dsub+0x72a>
 80028f2:	4661      	mov	r1, ip
 80028f4:	2320      	movs	r3, #32
 80028f6:	0027      	movs	r7, r4
 80028f8:	1a5b      	subs	r3, r3, r1
 80028fa:	0005      	movs	r5, r0
 80028fc:	4098      	lsls	r0, r3
 80028fe:	409f      	lsls	r7, r3
 8002900:	40cd      	lsrs	r5, r1
 8002902:	1e43      	subs	r3, r0, #1
 8002904:	4198      	sbcs	r0, r3
 8002906:	40cc      	lsrs	r4, r1
 8002908:	432f      	orrs	r7, r5
 800290a:	4307      	orrs	r7, r0
 800290c:	44a3      	add	fp, r4
 800290e:	18bf      	adds	r7, r7, r2
 8002910:	4297      	cmp	r7, r2
 8002912:	4192      	sbcs	r2, r2
 8002914:	4252      	negs	r2, r2
 8002916:	445a      	add	r2, fp
 8002918:	0014      	movs	r4, r2
 800291a:	464d      	mov	r5, r9
 800291c:	e787      	b.n	800282e <__aeabi_dsub+0x1ae>
 800291e:	4f34      	ldr	r7, [pc, #208]	@ (80029f0 <__aeabi_dsub+0x370>)
 8002920:	1c6b      	adds	r3, r5, #1
 8002922:	423b      	tst	r3, r7
 8002924:	d000      	beq.n	8002928 <__aeabi_dsub+0x2a8>
 8002926:	e0b6      	b.n	8002a96 <__aeabi_dsub+0x416>
 8002928:	4659      	mov	r1, fp
 800292a:	0023      	movs	r3, r4
 800292c:	4311      	orrs	r1, r2
 800292e:	000f      	movs	r7, r1
 8002930:	4303      	orrs	r3, r0
 8002932:	2d00      	cmp	r5, #0
 8002934:	d000      	beq.n	8002938 <__aeabi_dsub+0x2b8>
 8002936:	e126      	b.n	8002b86 <__aeabi_dsub+0x506>
 8002938:	2b00      	cmp	r3, #0
 800293a:	d100      	bne.n	800293e <__aeabi_dsub+0x2be>
 800293c:	e1c0      	b.n	8002cc0 <__aeabi_dsub+0x640>
 800293e:	2900      	cmp	r1, #0
 8002940:	d100      	bne.n	8002944 <__aeabi_dsub+0x2c4>
 8002942:	e0a1      	b.n	8002a88 <__aeabi_dsub+0x408>
 8002944:	1a83      	subs	r3, r0, r2
 8002946:	4698      	mov	r8, r3
 8002948:	465b      	mov	r3, fp
 800294a:	4540      	cmp	r0, r8
 800294c:	41ad      	sbcs	r5, r5
 800294e:	1ae3      	subs	r3, r4, r3
 8002950:	426d      	negs	r5, r5
 8002952:	1b5b      	subs	r3, r3, r5
 8002954:	2580      	movs	r5, #128	@ 0x80
 8002956:	042d      	lsls	r5, r5, #16
 8002958:	422b      	tst	r3, r5
 800295a:	d100      	bne.n	800295e <__aeabi_dsub+0x2de>
 800295c:	e14b      	b.n	8002bf6 <__aeabi_dsub+0x576>
 800295e:	465b      	mov	r3, fp
 8002960:	1a10      	subs	r0, r2, r0
 8002962:	4282      	cmp	r2, r0
 8002964:	4192      	sbcs	r2, r2
 8002966:	1b1c      	subs	r4, r3, r4
 8002968:	0007      	movs	r7, r0
 800296a:	2601      	movs	r6, #1
 800296c:	4663      	mov	r3, ip
 800296e:	4252      	negs	r2, r2
 8002970:	1aa4      	subs	r4, r4, r2
 8002972:	4327      	orrs	r7, r4
 8002974:	401e      	ands	r6, r3
 8002976:	2f00      	cmp	r7, #0
 8002978:	d100      	bne.n	800297c <__aeabi_dsub+0x2fc>
 800297a:	e142      	b.n	8002c02 <__aeabi_dsub+0x582>
 800297c:	422c      	tst	r4, r5
 800297e:	d100      	bne.n	8002982 <__aeabi_dsub+0x302>
 8002980:	e26d      	b.n	8002e5e <__aeabi_dsub+0x7de>
 8002982:	4b19      	ldr	r3, [pc, #100]	@ (80029e8 <__aeabi_dsub+0x368>)
 8002984:	2501      	movs	r5, #1
 8002986:	401c      	ands	r4, r3
 8002988:	e71b      	b.n	80027c2 <__aeabi_dsub+0x142>
 800298a:	42bd      	cmp	r5, r7
 800298c:	d100      	bne.n	8002990 <__aeabi_dsub+0x310>
 800298e:	e13b      	b.n	8002c08 <__aeabi_dsub+0x588>
 8002990:	2701      	movs	r7, #1
 8002992:	2b38      	cmp	r3, #56	@ 0x38
 8002994:	dd00      	ble.n	8002998 <__aeabi_dsub+0x318>
 8002996:	e745      	b.n	8002824 <__aeabi_dsub+0x1a4>
 8002998:	2780      	movs	r7, #128	@ 0x80
 800299a:	4659      	mov	r1, fp
 800299c:	043f      	lsls	r7, r7, #16
 800299e:	4339      	orrs	r1, r7
 80029a0:	468b      	mov	fp, r1
 80029a2:	e72a      	b.n	80027fa <__aeabi_dsub+0x17a>
 80029a4:	2400      	movs	r4, #0
 80029a6:	2700      	movs	r7, #0
 80029a8:	052d      	lsls	r5, r5, #20
 80029aa:	4325      	orrs	r5, r4
 80029ac:	07f6      	lsls	r6, r6, #31
 80029ae:	4335      	orrs	r5, r6
 80029b0:	0038      	movs	r0, r7
 80029b2:	0029      	movs	r1, r5
 80029b4:	b003      	add	sp, #12
 80029b6:	bcf0      	pop	{r4, r5, r6, r7}
 80029b8:	46bb      	mov	fp, r7
 80029ba:	46b2      	mov	sl, r6
 80029bc:	46a9      	mov	r9, r5
 80029be:	46a0      	mov	r8, r4
 80029c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029c2:	077b      	lsls	r3, r7, #29
 80029c4:	d004      	beq.n	80029d0 <__aeabi_dsub+0x350>
 80029c6:	230f      	movs	r3, #15
 80029c8:	403b      	ands	r3, r7
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	d000      	beq.n	80029d0 <__aeabi_dsub+0x350>
 80029ce:	e6e7      	b.n	80027a0 <__aeabi_dsub+0x120>
 80029d0:	002b      	movs	r3, r5
 80029d2:	08f8      	lsrs	r0, r7, #3
 80029d4:	4a03      	ldr	r2, [pc, #12]	@ (80029e4 <__aeabi_dsub+0x364>)
 80029d6:	0767      	lsls	r7, r4, #29
 80029d8:	4307      	orrs	r7, r0
 80029da:	08e5      	lsrs	r5, r4, #3
 80029dc:	4293      	cmp	r3, r2
 80029de:	d100      	bne.n	80029e2 <__aeabi_dsub+0x362>
 80029e0:	e74a      	b.n	8002878 <__aeabi_dsub+0x1f8>
 80029e2:	e0a5      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 80029e4:	000007ff 	.word	0x000007ff
 80029e8:	ff7fffff 	.word	0xff7fffff
 80029ec:	fffff801 	.word	0xfffff801
 80029f0:	000007fe 	.word	0x000007fe
 80029f4:	0038      	movs	r0, r7
 80029f6:	f000 fbc7 	bl	8003188 <__clzsi2>
 80029fa:	0003      	movs	r3, r0
 80029fc:	3318      	adds	r3, #24
 80029fe:	2b1f      	cmp	r3, #31
 8002a00:	dc00      	bgt.n	8002a04 <__aeabi_dsub+0x384>
 8002a02:	e6a7      	b.n	8002754 <__aeabi_dsub+0xd4>
 8002a04:	003a      	movs	r2, r7
 8002a06:	3808      	subs	r0, #8
 8002a08:	4082      	lsls	r2, r0
 8002a0a:	429d      	cmp	r5, r3
 8002a0c:	dd00      	ble.n	8002a10 <__aeabi_dsub+0x390>
 8002a0e:	e08a      	b.n	8002b26 <__aeabi_dsub+0x4a6>
 8002a10:	1b5b      	subs	r3, r3, r5
 8002a12:	1c58      	adds	r0, r3, #1
 8002a14:	281f      	cmp	r0, #31
 8002a16:	dc00      	bgt.n	8002a1a <__aeabi_dsub+0x39a>
 8002a18:	e1d8      	b.n	8002dcc <__aeabi_dsub+0x74c>
 8002a1a:	0017      	movs	r7, r2
 8002a1c:	3b1f      	subs	r3, #31
 8002a1e:	40df      	lsrs	r7, r3
 8002a20:	2820      	cmp	r0, #32
 8002a22:	d005      	beq.n	8002a30 <__aeabi_dsub+0x3b0>
 8002a24:	2340      	movs	r3, #64	@ 0x40
 8002a26:	1a1b      	subs	r3, r3, r0
 8002a28:	409a      	lsls	r2, r3
 8002a2a:	1e53      	subs	r3, r2, #1
 8002a2c:	419a      	sbcs	r2, r3
 8002a2e:	4317      	orrs	r7, r2
 8002a30:	2500      	movs	r5, #0
 8002a32:	2f00      	cmp	r7, #0
 8002a34:	d100      	bne.n	8002a38 <__aeabi_dsub+0x3b8>
 8002a36:	e0e5      	b.n	8002c04 <__aeabi_dsub+0x584>
 8002a38:	077b      	lsls	r3, r7, #29
 8002a3a:	d000      	beq.n	8002a3e <__aeabi_dsub+0x3be>
 8002a3c:	e6ab      	b.n	8002796 <__aeabi_dsub+0x116>
 8002a3e:	002c      	movs	r4, r5
 8002a40:	e7c6      	b.n	80029d0 <__aeabi_dsub+0x350>
 8002a42:	08c0      	lsrs	r0, r0, #3
 8002a44:	e7c6      	b.n	80029d4 <__aeabi_dsub+0x354>
 8002a46:	2700      	movs	r7, #0
 8002a48:	2400      	movs	r4, #0
 8002a4a:	4dd1      	ldr	r5, [pc, #836]	@ (8002d90 <__aeabi_dsub+0x710>)
 8002a4c:	e7ac      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002a4e:	4fd1      	ldr	r7, [pc, #836]	@ (8002d94 <__aeabi_dsub+0x714>)
 8002a50:	1c6b      	adds	r3, r5, #1
 8002a52:	423b      	tst	r3, r7
 8002a54:	d171      	bne.n	8002b3a <__aeabi_dsub+0x4ba>
 8002a56:	0023      	movs	r3, r4
 8002a58:	4303      	orrs	r3, r0
 8002a5a:	2d00      	cmp	r5, #0
 8002a5c:	d000      	beq.n	8002a60 <__aeabi_dsub+0x3e0>
 8002a5e:	e14e      	b.n	8002cfe <__aeabi_dsub+0x67e>
 8002a60:	4657      	mov	r7, sl
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d100      	bne.n	8002a68 <__aeabi_dsub+0x3e8>
 8002a66:	e1b5      	b.n	8002dd4 <__aeabi_dsub+0x754>
 8002a68:	2f00      	cmp	r7, #0
 8002a6a:	d00d      	beq.n	8002a88 <__aeabi_dsub+0x408>
 8002a6c:	1883      	adds	r3, r0, r2
 8002a6e:	4283      	cmp	r3, r0
 8002a70:	4180      	sbcs	r0, r0
 8002a72:	445c      	add	r4, fp
 8002a74:	4240      	negs	r0, r0
 8002a76:	1824      	adds	r4, r4, r0
 8002a78:	0222      	lsls	r2, r4, #8
 8002a7a:	d500      	bpl.n	8002a7e <__aeabi_dsub+0x3fe>
 8002a7c:	e1c8      	b.n	8002e10 <__aeabi_dsub+0x790>
 8002a7e:	001f      	movs	r7, r3
 8002a80:	4698      	mov	r8, r3
 8002a82:	4327      	orrs	r7, r4
 8002a84:	d100      	bne.n	8002a88 <__aeabi_dsub+0x408>
 8002a86:	e0bc      	b.n	8002c02 <__aeabi_dsub+0x582>
 8002a88:	4643      	mov	r3, r8
 8002a8a:	0767      	lsls	r7, r4, #29
 8002a8c:	08db      	lsrs	r3, r3, #3
 8002a8e:	431f      	orrs	r7, r3
 8002a90:	08e5      	lsrs	r5, r4, #3
 8002a92:	2300      	movs	r3, #0
 8002a94:	e04c      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002a96:	1a83      	subs	r3, r0, r2
 8002a98:	4698      	mov	r8, r3
 8002a9a:	465b      	mov	r3, fp
 8002a9c:	4540      	cmp	r0, r8
 8002a9e:	41bf      	sbcs	r7, r7
 8002aa0:	1ae3      	subs	r3, r4, r3
 8002aa2:	427f      	negs	r7, r7
 8002aa4:	1bdb      	subs	r3, r3, r7
 8002aa6:	021f      	lsls	r7, r3, #8
 8002aa8:	d47c      	bmi.n	8002ba4 <__aeabi_dsub+0x524>
 8002aaa:	4647      	mov	r7, r8
 8002aac:	431f      	orrs	r7, r3
 8002aae:	d100      	bne.n	8002ab2 <__aeabi_dsub+0x432>
 8002ab0:	e0a6      	b.n	8002c00 <__aeabi_dsub+0x580>
 8002ab2:	001c      	movs	r4, r3
 8002ab4:	4647      	mov	r7, r8
 8002ab6:	e645      	b.n	8002744 <__aeabi_dsub+0xc4>
 8002ab8:	4cb7      	ldr	r4, [pc, #732]	@ (8002d98 <__aeabi_dsub+0x718>)
 8002aba:	1aed      	subs	r5, r5, r3
 8002abc:	4014      	ands	r4, r2
 8002abe:	077b      	lsls	r3, r7, #29
 8002ac0:	d000      	beq.n	8002ac4 <__aeabi_dsub+0x444>
 8002ac2:	e780      	b.n	80029c6 <__aeabi_dsub+0x346>
 8002ac4:	e784      	b.n	80029d0 <__aeabi_dsub+0x350>
 8002ac6:	464b      	mov	r3, r9
 8002ac8:	0025      	movs	r5, r4
 8002aca:	4305      	orrs	r5, r0
 8002acc:	d066      	beq.n	8002b9c <__aeabi_dsub+0x51c>
 8002ace:	1e5f      	subs	r7, r3, #1
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d100      	bne.n	8002ad6 <__aeabi_dsub+0x456>
 8002ad4:	e0fc      	b.n	8002cd0 <__aeabi_dsub+0x650>
 8002ad6:	4dae      	ldr	r5, [pc, #696]	@ (8002d90 <__aeabi_dsub+0x710>)
 8002ad8:	42ab      	cmp	r3, r5
 8002ada:	d100      	bne.n	8002ade <__aeabi_dsub+0x45e>
 8002adc:	e15e      	b.n	8002d9c <__aeabi_dsub+0x71c>
 8002ade:	4666      	mov	r6, ip
 8002ae0:	2f38      	cmp	r7, #56	@ 0x38
 8002ae2:	dc00      	bgt.n	8002ae6 <__aeabi_dsub+0x466>
 8002ae4:	e0b4      	b.n	8002c50 <__aeabi_dsub+0x5d0>
 8002ae6:	2001      	movs	r0, #1
 8002ae8:	1a17      	subs	r7, r2, r0
 8002aea:	42ba      	cmp	r2, r7
 8002aec:	4192      	sbcs	r2, r2
 8002aee:	465b      	mov	r3, fp
 8002af0:	4252      	negs	r2, r2
 8002af2:	464d      	mov	r5, r9
 8002af4:	1a9c      	subs	r4, r3, r2
 8002af6:	e620      	b.n	800273a <__aeabi_dsub+0xba>
 8002af8:	0767      	lsls	r7, r4, #29
 8002afa:	08c0      	lsrs	r0, r0, #3
 8002afc:	4307      	orrs	r7, r0
 8002afe:	08e5      	lsrs	r5, r4, #3
 8002b00:	e6ba      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002b02:	001f      	movs	r7, r3
 8002b04:	4659      	mov	r1, fp
 8002b06:	3f20      	subs	r7, #32
 8002b08:	40f9      	lsrs	r1, r7
 8002b0a:	000f      	movs	r7, r1
 8002b0c:	2b20      	cmp	r3, #32
 8002b0e:	d005      	beq.n	8002b1c <__aeabi_dsub+0x49c>
 8002b10:	2140      	movs	r1, #64	@ 0x40
 8002b12:	1acb      	subs	r3, r1, r3
 8002b14:	4659      	mov	r1, fp
 8002b16:	4099      	lsls	r1, r3
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	4692      	mov	sl, r2
 8002b1c:	4653      	mov	r3, sl
 8002b1e:	1e5a      	subs	r2, r3, #1
 8002b20:	4193      	sbcs	r3, r2
 8002b22:	431f      	orrs	r7, r3
 8002b24:	e604      	b.n	8002730 <__aeabi_dsub+0xb0>
 8002b26:	1aeb      	subs	r3, r5, r3
 8002b28:	4d9b      	ldr	r5, [pc, #620]	@ (8002d98 <__aeabi_dsub+0x718>)
 8002b2a:	4015      	ands	r5, r2
 8002b2c:	076f      	lsls	r7, r5, #29
 8002b2e:	08ed      	lsrs	r5, r5, #3
 8002b30:	032c      	lsls	r4, r5, #12
 8002b32:	055d      	lsls	r5, r3, #21
 8002b34:	0b24      	lsrs	r4, r4, #12
 8002b36:	0d6d      	lsrs	r5, r5, #21
 8002b38:	e736      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002b3a:	4d95      	ldr	r5, [pc, #596]	@ (8002d90 <__aeabi_dsub+0x710>)
 8002b3c:	42ab      	cmp	r3, r5
 8002b3e:	d100      	bne.n	8002b42 <__aeabi_dsub+0x4c2>
 8002b40:	e0d6      	b.n	8002cf0 <__aeabi_dsub+0x670>
 8002b42:	1882      	adds	r2, r0, r2
 8002b44:	0021      	movs	r1, r4
 8002b46:	4282      	cmp	r2, r0
 8002b48:	4180      	sbcs	r0, r0
 8002b4a:	4459      	add	r1, fp
 8002b4c:	4240      	negs	r0, r0
 8002b4e:	1808      	adds	r0, r1, r0
 8002b50:	07c7      	lsls	r7, r0, #31
 8002b52:	0852      	lsrs	r2, r2, #1
 8002b54:	4317      	orrs	r7, r2
 8002b56:	0844      	lsrs	r4, r0, #1
 8002b58:	0752      	lsls	r2, r2, #29
 8002b5a:	d400      	bmi.n	8002b5e <__aeabi_dsub+0x4de>
 8002b5c:	e185      	b.n	8002e6a <__aeabi_dsub+0x7ea>
 8002b5e:	220f      	movs	r2, #15
 8002b60:	001d      	movs	r5, r3
 8002b62:	403a      	ands	r2, r7
 8002b64:	2a04      	cmp	r2, #4
 8002b66:	d000      	beq.n	8002b6a <__aeabi_dsub+0x4ea>
 8002b68:	e61a      	b.n	80027a0 <__aeabi_dsub+0x120>
 8002b6a:	08ff      	lsrs	r7, r7, #3
 8002b6c:	0764      	lsls	r4, r4, #29
 8002b6e:	4327      	orrs	r7, r4
 8002b70:	0905      	lsrs	r5, r0, #4
 8002b72:	e7dd      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002b74:	465b      	mov	r3, fp
 8002b76:	08d2      	lsrs	r2, r2, #3
 8002b78:	075f      	lsls	r7, r3, #29
 8002b7a:	4317      	orrs	r7, r2
 8002b7c:	08dd      	lsrs	r5, r3, #3
 8002b7e:	e67b      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002b80:	2700      	movs	r7, #0
 8002b82:	2400      	movs	r4, #0
 8002b84:	e710      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d000      	beq.n	8002b8c <__aeabi_dsub+0x50c>
 8002b8a:	e0d6      	b.n	8002d3a <__aeabi_dsub+0x6ba>
 8002b8c:	2900      	cmp	r1, #0
 8002b8e:	d000      	beq.n	8002b92 <__aeabi_dsub+0x512>
 8002b90:	e12f      	b.n	8002df2 <__aeabi_dsub+0x772>
 8002b92:	2480      	movs	r4, #128	@ 0x80
 8002b94:	2600      	movs	r6, #0
 8002b96:	4d7e      	ldr	r5, [pc, #504]	@ (8002d90 <__aeabi_dsub+0x710>)
 8002b98:	0324      	lsls	r4, r4, #12
 8002b9a:	e705      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002b9c:	4666      	mov	r6, ip
 8002b9e:	465c      	mov	r4, fp
 8002ba0:	08d0      	lsrs	r0, r2, #3
 8002ba2:	e717      	b.n	80029d4 <__aeabi_dsub+0x354>
 8002ba4:	465b      	mov	r3, fp
 8002ba6:	1a17      	subs	r7, r2, r0
 8002ba8:	42ba      	cmp	r2, r7
 8002baa:	4192      	sbcs	r2, r2
 8002bac:	1b1c      	subs	r4, r3, r4
 8002bae:	2601      	movs	r6, #1
 8002bb0:	4663      	mov	r3, ip
 8002bb2:	4252      	negs	r2, r2
 8002bb4:	1aa4      	subs	r4, r4, r2
 8002bb6:	401e      	ands	r6, r3
 8002bb8:	e5c4      	b.n	8002744 <__aeabi_dsub+0xc4>
 8002bba:	1883      	adds	r3, r0, r2
 8002bbc:	4283      	cmp	r3, r0
 8002bbe:	4180      	sbcs	r0, r0
 8002bc0:	445c      	add	r4, fp
 8002bc2:	4240      	negs	r0, r0
 8002bc4:	1825      	adds	r5, r4, r0
 8002bc6:	022a      	lsls	r2, r5, #8
 8002bc8:	d400      	bmi.n	8002bcc <__aeabi_dsub+0x54c>
 8002bca:	e0da      	b.n	8002d82 <__aeabi_dsub+0x702>
 8002bcc:	4a72      	ldr	r2, [pc, #456]	@ (8002d98 <__aeabi_dsub+0x718>)
 8002bce:	085b      	lsrs	r3, r3, #1
 8002bd0:	4015      	ands	r5, r2
 8002bd2:	07ea      	lsls	r2, r5, #31
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	0869      	lsrs	r1, r5, #1
 8002bd8:	075b      	lsls	r3, r3, #29
 8002bda:	d400      	bmi.n	8002bde <__aeabi_dsub+0x55e>
 8002bdc:	e14a      	b.n	8002e74 <__aeabi_dsub+0x7f4>
 8002bde:	230f      	movs	r3, #15
 8002be0:	4013      	ands	r3, r2
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d100      	bne.n	8002be8 <__aeabi_dsub+0x568>
 8002be6:	e0fc      	b.n	8002de2 <__aeabi_dsub+0x762>
 8002be8:	1d17      	adds	r7, r2, #4
 8002bea:	4297      	cmp	r7, r2
 8002bec:	41a4      	sbcs	r4, r4
 8002bee:	4264      	negs	r4, r4
 8002bf0:	2502      	movs	r5, #2
 8002bf2:	1864      	adds	r4, r4, r1
 8002bf4:	e6ec      	b.n	80029d0 <__aeabi_dsub+0x350>
 8002bf6:	4647      	mov	r7, r8
 8002bf8:	001c      	movs	r4, r3
 8002bfa:	431f      	orrs	r7, r3
 8002bfc:	d000      	beq.n	8002c00 <__aeabi_dsub+0x580>
 8002bfe:	e743      	b.n	8002a88 <__aeabi_dsub+0x408>
 8002c00:	2600      	movs	r6, #0
 8002c02:	2500      	movs	r5, #0
 8002c04:	2400      	movs	r4, #0
 8002c06:	e6cf      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002c08:	08c0      	lsrs	r0, r0, #3
 8002c0a:	0767      	lsls	r7, r4, #29
 8002c0c:	4307      	orrs	r7, r0
 8002c0e:	08e5      	lsrs	r5, r4, #3
 8002c10:	e632      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002c12:	1a87      	subs	r7, r0, r2
 8002c14:	465b      	mov	r3, fp
 8002c16:	42b8      	cmp	r0, r7
 8002c18:	4180      	sbcs	r0, r0
 8002c1a:	1ae4      	subs	r4, r4, r3
 8002c1c:	4240      	negs	r0, r0
 8002c1e:	1a24      	subs	r4, r4, r0
 8002c20:	0223      	lsls	r3, r4, #8
 8002c22:	d428      	bmi.n	8002c76 <__aeabi_dsub+0x5f6>
 8002c24:	0763      	lsls	r3, r4, #29
 8002c26:	08ff      	lsrs	r7, r7, #3
 8002c28:	431f      	orrs	r7, r3
 8002c2a:	08e5      	lsrs	r5, r4, #3
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e77f      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d100      	bne.n	8002c36 <__aeabi_dsub+0x5b6>
 8002c34:	e673      	b.n	800291e <__aeabi_dsub+0x29e>
 8002c36:	464b      	mov	r3, r9
 8002c38:	1b5f      	subs	r7, r3, r5
 8002c3a:	003b      	movs	r3, r7
 8002c3c:	2d00      	cmp	r5, #0
 8002c3e:	d100      	bne.n	8002c42 <__aeabi_dsub+0x5c2>
 8002c40:	e742      	b.n	8002ac8 <__aeabi_dsub+0x448>
 8002c42:	2f38      	cmp	r7, #56	@ 0x38
 8002c44:	dd00      	ble.n	8002c48 <__aeabi_dsub+0x5c8>
 8002c46:	e0ec      	b.n	8002e22 <__aeabi_dsub+0x7a2>
 8002c48:	2380      	movs	r3, #128	@ 0x80
 8002c4a:	000e      	movs	r6, r1
 8002c4c:	041b      	lsls	r3, r3, #16
 8002c4e:	431c      	orrs	r4, r3
 8002c50:	2f1f      	cmp	r7, #31
 8002c52:	dc25      	bgt.n	8002ca0 <__aeabi_dsub+0x620>
 8002c54:	2520      	movs	r5, #32
 8002c56:	0023      	movs	r3, r4
 8002c58:	1bed      	subs	r5, r5, r7
 8002c5a:	0001      	movs	r1, r0
 8002c5c:	40a8      	lsls	r0, r5
 8002c5e:	40ab      	lsls	r3, r5
 8002c60:	40f9      	lsrs	r1, r7
 8002c62:	1e45      	subs	r5, r0, #1
 8002c64:	41a8      	sbcs	r0, r5
 8002c66:	430b      	orrs	r3, r1
 8002c68:	40fc      	lsrs	r4, r7
 8002c6a:	4318      	orrs	r0, r3
 8002c6c:	465b      	mov	r3, fp
 8002c6e:	1b1b      	subs	r3, r3, r4
 8002c70:	469b      	mov	fp, r3
 8002c72:	e739      	b.n	8002ae8 <__aeabi_dsub+0x468>
 8002c74:	4666      	mov	r6, ip
 8002c76:	2501      	movs	r5, #1
 8002c78:	e562      	b.n	8002740 <__aeabi_dsub+0xc0>
 8002c7a:	001f      	movs	r7, r3
 8002c7c:	4659      	mov	r1, fp
 8002c7e:	3f20      	subs	r7, #32
 8002c80:	40f9      	lsrs	r1, r7
 8002c82:	468c      	mov	ip, r1
 8002c84:	2b20      	cmp	r3, #32
 8002c86:	d005      	beq.n	8002c94 <__aeabi_dsub+0x614>
 8002c88:	2740      	movs	r7, #64	@ 0x40
 8002c8a:	4659      	mov	r1, fp
 8002c8c:	1afb      	subs	r3, r7, r3
 8002c8e:	4099      	lsls	r1, r3
 8002c90:	430a      	orrs	r2, r1
 8002c92:	4692      	mov	sl, r2
 8002c94:	4657      	mov	r7, sl
 8002c96:	1e7b      	subs	r3, r7, #1
 8002c98:	419f      	sbcs	r7, r3
 8002c9a:	4663      	mov	r3, ip
 8002c9c:	431f      	orrs	r7, r3
 8002c9e:	e5c1      	b.n	8002824 <__aeabi_dsub+0x1a4>
 8002ca0:	003b      	movs	r3, r7
 8002ca2:	0025      	movs	r5, r4
 8002ca4:	3b20      	subs	r3, #32
 8002ca6:	40dd      	lsrs	r5, r3
 8002ca8:	2f20      	cmp	r7, #32
 8002caa:	d004      	beq.n	8002cb6 <__aeabi_dsub+0x636>
 8002cac:	2340      	movs	r3, #64	@ 0x40
 8002cae:	1bdb      	subs	r3, r3, r7
 8002cb0:	409c      	lsls	r4, r3
 8002cb2:	4320      	orrs	r0, r4
 8002cb4:	4680      	mov	r8, r0
 8002cb6:	4640      	mov	r0, r8
 8002cb8:	1e43      	subs	r3, r0, #1
 8002cba:	4198      	sbcs	r0, r3
 8002cbc:	4328      	orrs	r0, r5
 8002cbe:	e713      	b.n	8002ae8 <__aeabi_dsub+0x468>
 8002cc0:	2900      	cmp	r1, #0
 8002cc2:	d09d      	beq.n	8002c00 <__aeabi_dsub+0x580>
 8002cc4:	2601      	movs	r6, #1
 8002cc6:	4663      	mov	r3, ip
 8002cc8:	465c      	mov	r4, fp
 8002cca:	4690      	mov	r8, r2
 8002ccc:	401e      	ands	r6, r3
 8002cce:	e6db      	b.n	8002a88 <__aeabi_dsub+0x408>
 8002cd0:	1a17      	subs	r7, r2, r0
 8002cd2:	465b      	mov	r3, fp
 8002cd4:	42ba      	cmp	r2, r7
 8002cd6:	4192      	sbcs	r2, r2
 8002cd8:	1b1c      	subs	r4, r3, r4
 8002cda:	4252      	negs	r2, r2
 8002cdc:	1aa4      	subs	r4, r4, r2
 8002cde:	0223      	lsls	r3, r4, #8
 8002ce0:	d4c8      	bmi.n	8002c74 <__aeabi_dsub+0x5f4>
 8002ce2:	0763      	lsls	r3, r4, #29
 8002ce4:	08ff      	lsrs	r7, r7, #3
 8002ce6:	431f      	orrs	r7, r3
 8002ce8:	4666      	mov	r6, ip
 8002cea:	2301      	movs	r3, #1
 8002cec:	08e5      	lsrs	r5, r4, #3
 8002cee:	e71f      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002cf0:	001d      	movs	r5, r3
 8002cf2:	2400      	movs	r4, #0
 8002cf4:	2700      	movs	r7, #0
 8002cf6:	e657      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002cf8:	465c      	mov	r4, fp
 8002cfa:	08d0      	lsrs	r0, r2, #3
 8002cfc:	e66a      	b.n	80029d4 <__aeabi_dsub+0x354>
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d100      	bne.n	8002d04 <__aeabi_dsub+0x684>
 8002d02:	e737      	b.n	8002b74 <__aeabi_dsub+0x4f4>
 8002d04:	4653      	mov	r3, sl
 8002d06:	08c0      	lsrs	r0, r0, #3
 8002d08:	0767      	lsls	r7, r4, #29
 8002d0a:	4307      	orrs	r7, r0
 8002d0c:	08e5      	lsrs	r5, r4, #3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d100      	bne.n	8002d14 <__aeabi_dsub+0x694>
 8002d12:	e5b1      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002d14:	2380      	movs	r3, #128	@ 0x80
 8002d16:	031b      	lsls	r3, r3, #12
 8002d18:	421d      	tst	r5, r3
 8002d1a:	d008      	beq.n	8002d2e <__aeabi_dsub+0x6ae>
 8002d1c:	4659      	mov	r1, fp
 8002d1e:	08c8      	lsrs	r0, r1, #3
 8002d20:	4218      	tst	r0, r3
 8002d22:	d104      	bne.n	8002d2e <__aeabi_dsub+0x6ae>
 8002d24:	08d2      	lsrs	r2, r2, #3
 8002d26:	0749      	lsls	r1, r1, #29
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	0017      	movs	r7, r2
 8002d2c:	0005      	movs	r5, r0
 8002d2e:	0f7b      	lsrs	r3, r7, #29
 8002d30:	00ff      	lsls	r7, r7, #3
 8002d32:	08ff      	lsrs	r7, r7, #3
 8002d34:	075b      	lsls	r3, r3, #29
 8002d36:	431f      	orrs	r7, r3
 8002d38:	e59e      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002d3a:	08c0      	lsrs	r0, r0, #3
 8002d3c:	0763      	lsls	r3, r4, #29
 8002d3e:	4318      	orrs	r0, r3
 8002d40:	08e5      	lsrs	r5, r4, #3
 8002d42:	2900      	cmp	r1, #0
 8002d44:	d053      	beq.n	8002dee <__aeabi_dsub+0x76e>
 8002d46:	2380      	movs	r3, #128	@ 0x80
 8002d48:	031b      	lsls	r3, r3, #12
 8002d4a:	421d      	tst	r5, r3
 8002d4c:	d00a      	beq.n	8002d64 <__aeabi_dsub+0x6e4>
 8002d4e:	4659      	mov	r1, fp
 8002d50:	08cc      	lsrs	r4, r1, #3
 8002d52:	421c      	tst	r4, r3
 8002d54:	d106      	bne.n	8002d64 <__aeabi_dsub+0x6e4>
 8002d56:	2601      	movs	r6, #1
 8002d58:	4663      	mov	r3, ip
 8002d5a:	0025      	movs	r5, r4
 8002d5c:	08d0      	lsrs	r0, r2, #3
 8002d5e:	0749      	lsls	r1, r1, #29
 8002d60:	4308      	orrs	r0, r1
 8002d62:	401e      	ands	r6, r3
 8002d64:	0f47      	lsrs	r7, r0, #29
 8002d66:	00c0      	lsls	r0, r0, #3
 8002d68:	08c0      	lsrs	r0, r0, #3
 8002d6a:	077f      	lsls	r7, r7, #29
 8002d6c:	4307      	orrs	r7, r0
 8002d6e:	e583      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002d70:	1883      	adds	r3, r0, r2
 8002d72:	4293      	cmp	r3, r2
 8002d74:	4192      	sbcs	r2, r2
 8002d76:	445c      	add	r4, fp
 8002d78:	4252      	negs	r2, r2
 8002d7a:	18a5      	adds	r5, r4, r2
 8002d7c:	022a      	lsls	r2, r5, #8
 8002d7e:	d500      	bpl.n	8002d82 <__aeabi_dsub+0x702>
 8002d80:	e724      	b.n	8002bcc <__aeabi_dsub+0x54c>
 8002d82:	076f      	lsls	r7, r5, #29
 8002d84:	08db      	lsrs	r3, r3, #3
 8002d86:	431f      	orrs	r7, r3
 8002d88:	08ed      	lsrs	r5, r5, #3
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e6d0      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	000007ff 	.word	0x000007ff
 8002d94:	000007fe 	.word	0x000007fe
 8002d98:	ff7fffff 	.word	0xff7fffff
 8002d9c:	465b      	mov	r3, fp
 8002d9e:	08d2      	lsrs	r2, r2, #3
 8002da0:	075f      	lsls	r7, r3, #29
 8002da2:	4666      	mov	r6, ip
 8002da4:	4317      	orrs	r7, r2
 8002da6:	08dd      	lsrs	r5, r3, #3
 8002da8:	e566      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002daa:	0025      	movs	r5, r4
 8002dac:	3b20      	subs	r3, #32
 8002dae:	40dd      	lsrs	r5, r3
 8002db0:	4663      	mov	r3, ip
 8002db2:	2b20      	cmp	r3, #32
 8002db4:	d005      	beq.n	8002dc2 <__aeabi_dsub+0x742>
 8002db6:	2340      	movs	r3, #64	@ 0x40
 8002db8:	4661      	mov	r1, ip
 8002dba:	1a5b      	subs	r3, r3, r1
 8002dbc:	409c      	lsls	r4, r3
 8002dbe:	4320      	orrs	r0, r4
 8002dc0:	4680      	mov	r8, r0
 8002dc2:	4647      	mov	r7, r8
 8002dc4:	1e7b      	subs	r3, r7, #1
 8002dc6:	419f      	sbcs	r7, r3
 8002dc8:	432f      	orrs	r7, r5
 8002dca:	e5a0      	b.n	800290e <__aeabi_dsub+0x28e>
 8002dcc:	2120      	movs	r1, #32
 8002dce:	2700      	movs	r7, #0
 8002dd0:	1a09      	subs	r1, r1, r0
 8002dd2:	e4d2      	b.n	800277a <__aeabi_dsub+0xfa>
 8002dd4:	2f00      	cmp	r7, #0
 8002dd6:	d100      	bne.n	8002dda <__aeabi_dsub+0x75a>
 8002dd8:	e713      	b.n	8002c02 <__aeabi_dsub+0x582>
 8002dda:	465c      	mov	r4, fp
 8002ddc:	0017      	movs	r7, r2
 8002dde:	2500      	movs	r5, #0
 8002de0:	e5f6      	b.n	80029d0 <__aeabi_dsub+0x350>
 8002de2:	08d7      	lsrs	r7, r2, #3
 8002de4:	0749      	lsls	r1, r1, #29
 8002de6:	2302      	movs	r3, #2
 8002de8:	430f      	orrs	r7, r1
 8002dea:	092d      	lsrs	r5, r5, #4
 8002dec:	e6a0      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002dee:	0007      	movs	r7, r0
 8002df0:	e542      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002df2:	465b      	mov	r3, fp
 8002df4:	2601      	movs	r6, #1
 8002df6:	075f      	lsls	r7, r3, #29
 8002df8:	08dd      	lsrs	r5, r3, #3
 8002dfa:	4663      	mov	r3, ip
 8002dfc:	08d2      	lsrs	r2, r2, #3
 8002dfe:	4317      	orrs	r7, r2
 8002e00:	401e      	ands	r6, r3
 8002e02:	e539      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002e04:	465b      	mov	r3, fp
 8002e06:	08d2      	lsrs	r2, r2, #3
 8002e08:	075f      	lsls	r7, r3, #29
 8002e0a:	4317      	orrs	r7, r2
 8002e0c:	08dd      	lsrs	r5, r3, #3
 8002e0e:	e533      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002e10:	4a1e      	ldr	r2, [pc, #120]	@ (8002e8c <__aeabi_dsub+0x80c>)
 8002e12:	08db      	lsrs	r3, r3, #3
 8002e14:	4022      	ands	r2, r4
 8002e16:	0757      	lsls	r7, r2, #29
 8002e18:	0252      	lsls	r2, r2, #9
 8002e1a:	2501      	movs	r5, #1
 8002e1c:	431f      	orrs	r7, r3
 8002e1e:	0b14      	lsrs	r4, r2, #12
 8002e20:	e5c2      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002e22:	000e      	movs	r6, r1
 8002e24:	2001      	movs	r0, #1
 8002e26:	e65f      	b.n	8002ae8 <__aeabi_dsub+0x468>
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00d      	beq.n	8002e48 <__aeabi_dsub+0x7c8>
 8002e2c:	464b      	mov	r3, r9
 8002e2e:	1b5b      	subs	r3, r3, r5
 8002e30:	469c      	mov	ip, r3
 8002e32:	2d00      	cmp	r5, #0
 8002e34:	d100      	bne.n	8002e38 <__aeabi_dsub+0x7b8>
 8002e36:	e548      	b.n	80028ca <__aeabi_dsub+0x24a>
 8002e38:	2701      	movs	r7, #1
 8002e3a:	2b38      	cmp	r3, #56	@ 0x38
 8002e3c:	dd00      	ble.n	8002e40 <__aeabi_dsub+0x7c0>
 8002e3e:	e566      	b.n	800290e <__aeabi_dsub+0x28e>
 8002e40:	2380      	movs	r3, #128	@ 0x80
 8002e42:	041b      	lsls	r3, r3, #16
 8002e44:	431c      	orrs	r4, r3
 8002e46:	e550      	b.n	80028ea <__aeabi_dsub+0x26a>
 8002e48:	1c6b      	adds	r3, r5, #1
 8002e4a:	4d11      	ldr	r5, [pc, #68]	@ (8002e90 <__aeabi_dsub+0x810>)
 8002e4c:	422b      	tst	r3, r5
 8002e4e:	d000      	beq.n	8002e52 <__aeabi_dsub+0x7d2>
 8002e50:	e673      	b.n	8002b3a <__aeabi_dsub+0x4ba>
 8002e52:	4659      	mov	r1, fp
 8002e54:	0023      	movs	r3, r4
 8002e56:	4311      	orrs	r1, r2
 8002e58:	468a      	mov	sl, r1
 8002e5a:	4303      	orrs	r3, r0
 8002e5c:	e600      	b.n	8002a60 <__aeabi_dsub+0x3e0>
 8002e5e:	0767      	lsls	r7, r4, #29
 8002e60:	08c0      	lsrs	r0, r0, #3
 8002e62:	2300      	movs	r3, #0
 8002e64:	4307      	orrs	r7, r0
 8002e66:	08e5      	lsrs	r5, r4, #3
 8002e68:	e662      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002e6a:	0764      	lsls	r4, r4, #29
 8002e6c:	08ff      	lsrs	r7, r7, #3
 8002e6e:	4327      	orrs	r7, r4
 8002e70:	0905      	lsrs	r5, r0, #4
 8002e72:	e65d      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002e74:	08d2      	lsrs	r2, r2, #3
 8002e76:	0749      	lsls	r1, r1, #29
 8002e78:	4311      	orrs	r1, r2
 8002e7a:	000f      	movs	r7, r1
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	092d      	lsrs	r5, r5, #4
 8002e80:	e656      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002e82:	0007      	movs	r7, r0
 8002e84:	e5a4      	b.n	80029d0 <__aeabi_dsub+0x350>
 8002e86:	0038      	movs	r0, r7
 8002e88:	e48f      	b.n	80027aa <__aeabi_dsub+0x12a>
 8002e8a:	46c0      	nop			@ (mov r8, r8)
 8002e8c:	ff7fffff 	.word	0xff7fffff
 8002e90:	000007fe 	.word	0x000007fe

08002e94 <__aeabi_dcmpun>:
 8002e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e96:	46c6      	mov	lr, r8
 8002e98:	031e      	lsls	r6, r3, #12
 8002e9a:	0b36      	lsrs	r6, r6, #12
 8002e9c:	46b0      	mov	r8, r6
 8002e9e:	4e0d      	ldr	r6, [pc, #52]	@ (8002ed4 <__aeabi_dcmpun+0x40>)
 8002ea0:	030c      	lsls	r4, r1, #12
 8002ea2:	004d      	lsls	r5, r1, #1
 8002ea4:	005f      	lsls	r7, r3, #1
 8002ea6:	b500      	push	{lr}
 8002ea8:	0b24      	lsrs	r4, r4, #12
 8002eaa:	0d6d      	lsrs	r5, r5, #21
 8002eac:	0d7f      	lsrs	r7, r7, #21
 8002eae:	42b5      	cmp	r5, r6
 8002eb0:	d00b      	beq.n	8002eca <__aeabi_dcmpun+0x36>
 8002eb2:	4908      	ldr	r1, [pc, #32]	@ (8002ed4 <__aeabi_dcmpun+0x40>)
 8002eb4:	2000      	movs	r0, #0
 8002eb6:	428f      	cmp	r7, r1
 8002eb8:	d104      	bne.n	8002ec4 <__aeabi_dcmpun+0x30>
 8002eba:	4646      	mov	r6, r8
 8002ebc:	4316      	orrs	r6, r2
 8002ebe:	0030      	movs	r0, r6
 8002ec0:	1e43      	subs	r3, r0, #1
 8002ec2:	4198      	sbcs	r0, r3
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	46b8      	mov	r8, r7
 8002ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002eca:	4304      	orrs	r4, r0
 8002ecc:	2001      	movs	r0, #1
 8002ece:	2c00      	cmp	r4, #0
 8002ed0:	d1f8      	bne.n	8002ec4 <__aeabi_dcmpun+0x30>
 8002ed2:	e7ee      	b.n	8002eb2 <__aeabi_dcmpun+0x1e>
 8002ed4:	000007ff 	.word	0x000007ff

08002ed8 <__aeabi_d2iz>:
 8002ed8:	000b      	movs	r3, r1
 8002eda:	0002      	movs	r2, r0
 8002edc:	b570      	push	{r4, r5, r6, lr}
 8002ede:	4d16      	ldr	r5, [pc, #88]	@ (8002f38 <__aeabi_d2iz+0x60>)
 8002ee0:	030c      	lsls	r4, r1, #12
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	0049      	lsls	r1, r1, #1
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	9200      	str	r2, [sp, #0]
 8002eea:	9301      	str	r3, [sp, #4]
 8002eec:	0b24      	lsrs	r4, r4, #12
 8002eee:	0d49      	lsrs	r1, r1, #21
 8002ef0:	0fde      	lsrs	r6, r3, #31
 8002ef2:	42a9      	cmp	r1, r5
 8002ef4:	dd04      	ble.n	8002f00 <__aeabi_d2iz+0x28>
 8002ef6:	4811      	ldr	r0, [pc, #68]	@ (8002f3c <__aeabi_d2iz+0x64>)
 8002ef8:	4281      	cmp	r1, r0
 8002efa:	dd03      	ble.n	8002f04 <__aeabi_d2iz+0x2c>
 8002efc:	4b10      	ldr	r3, [pc, #64]	@ (8002f40 <__aeabi_d2iz+0x68>)
 8002efe:	18f0      	adds	r0, r6, r3
 8002f00:	b002      	add	sp, #8
 8002f02:	bd70      	pop	{r4, r5, r6, pc}
 8002f04:	2080      	movs	r0, #128	@ 0x80
 8002f06:	0340      	lsls	r0, r0, #13
 8002f08:	4320      	orrs	r0, r4
 8002f0a:	4c0e      	ldr	r4, [pc, #56]	@ (8002f44 <__aeabi_d2iz+0x6c>)
 8002f0c:	1a64      	subs	r4, r4, r1
 8002f0e:	2c1f      	cmp	r4, #31
 8002f10:	dd08      	ble.n	8002f24 <__aeabi_d2iz+0x4c>
 8002f12:	4b0d      	ldr	r3, [pc, #52]	@ (8002f48 <__aeabi_d2iz+0x70>)
 8002f14:	1a5b      	subs	r3, r3, r1
 8002f16:	40d8      	lsrs	r0, r3
 8002f18:	0003      	movs	r3, r0
 8002f1a:	4258      	negs	r0, r3
 8002f1c:	2e00      	cmp	r6, #0
 8002f1e:	d1ef      	bne.n	8002f00 <__aeabi_d2iz+0x28>
 8002f20:	0018      	movs	r0, r3
 8002f22:	e7ed      	b.n	8002f00 <__aeabi_d2iz+0x28>
 8002f24:	4b09      	ldr	r3, [pc, #36]	@ (8002f4c <__aeabi_d2iz+0x74>)
 8002f26:	9a00      	ldr	r2, [sp, #0]
 8002f28:	469c      	mov	ip, r3
 8002f2a:	0003      	movs	r3, r0
 8002f2c:	4461      	add	r1, ip
 8002f2e:	408b      	lsls	r3, r1
 8002f30:	40e2      	lsrs	r2, r4
 8002f32:	4313      	orrs	r3, r2
 8002f34:	e7f1      	b.n	8002f1a <__aeabi_d2iz+0x42>
 8002f36:	46c0      	nop			@ (mov r8, r8)
 8002f38:	000003fe 	.word	0x000003fe
 8002f3c:	0000041d 	.word	0x0000041d
 8002f40:	7fffffff 	.word	0x7fffffff
 8002f44:	00000433 	.word	0x00000433
 8002f48:	00000413 	.word	0x00000413
 8002f4c:	fffffbed 	.word	0xfffffbed

08002f50 <__aeabi_i2d>:
 8002f50:	b570      	push	{r4, r5, r6, lr}
 8002f52:	2800      	cmp	r0, #0
 8002f54:	d016      	beq.n	8002f84 <__aeabi_i2d+0x34>
 8002f56:	17c3      	asrs	r3, r0, #31
 8002f58:	18c5      	adds	r5, r0, r3
 8002f5a:	405d      	eors	r5, r3
 8002f5c:	0fc4      	lsrs	r4, r0, #31
 8002f5e:	0028      	movs	r0, r5
 8002f60:	f000 f912 	bl	8003188 <__clzsi2>
 8002f64:	4b10      	ldr	r3, [pc, #64]	@ (8002fa8 <__aeabi_i2d+0x58>)
 8002f66:	1a1b      	subs	r3, r3, r0
 8002f68:	055b      	lsls	r3, r3, #21
 8002f6a:	0d5b      	lsrs	r3, r3, #21
 8002f6c:	280a      	cmp	r0, #10
 8002f6e:	dc14      	bgt.n	8002f9a <__aeabi_i2d+0x4a>
 8002f70:	0002      	movs	r2, r0
 8002f72:	002e      	movs	r6, r5
 8002f74:	3215      	adds	r2, #21
 8002f76:	4096      	lsls	r6, r2
 8002f78:	220b      	movs	r2, #11
 8002f7a:	1a12      	subs	r2, r2, r0
 8002f7c:	40d5      	lsrs	r5, r2
 8002f7e:	032d      	lsls	r5, r5, #12
 8002f80:	0b2d      	lsrs	r5, r5, #12
 8002f82:	e003      	b.n	8002f8c <__aeabi_i2d+0x3c>
 8002f84:	2400      	movs	r4, #0
 8002f86:	2300      	movs	r3, #0
 8002f88:	2500      	movs	r5, #0
 8002f8a:	2600      	movs	r6, #0
 8002f8c:	051b      	lsls	r3, r3, #20
 8002f8e:	432b      	orrs	r3, r5
 8002f90:	07e4      	lsls	r4, r4, #31
 8002f92:	4323      	orrs	r3, r4
 8002f94:	0030      	movs	r0, r6
 8002f96:	0019      	movs	r1, r3
 8002f98:	bd70      	pop	{r4, r5, r6, pc}
 8002f9a:	380b      	subs	r0, #11
 8002f9c:	4085      	lsls	r5, r0
 8002f9e:	032d      	lsls	r5, r5, #12
 8002fa0:	2600      	movs	r6, #0
 8002fa2:	0b2d      	lsrs	r5, r5, #12
 8002fa4:	e7f2      	b.n	8002f8c <__aeabi_i2d+0x3c>
 8002fa6:	46c0      	nop			@ (mov r8, r8)
 8002fa8:	0000041e 	.word	0x0000041e

08002fac <__aeabi_ui2d>:
 8002fac:	b510      	push	{r4, lr}
 8002fae:	1e04      	subs	r4, r0, #0
 8002fb0:	d010      	beq.n	8002fd4 <__aeabi_ui2d+0x28>
 8002fb2:	f000 f8e9 	bl	8003188 <__clzsi2>
 8002fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff0 <__aeabi_ui2d+0x44>)
 8002fb8:	1a1b      	subs	r3, r3, r0
 8002fba:	055b      	lsls	r3, r3, #21
 8002fbc:	0d5b      	lsrs	r3, r3, #21
 8002fbe:	280a      	cmp	r0, #10
 8002fc0:	dc0f      	bgt.n	8002fe2 <__aeabi_ui2d+0x36>
 8002fc2:	220b      	movs	r2, #11
 8002fc4:	0021      	movs	r1, r4
 8002fc6:	1a12      	subs	r2, r2, r0
 8002fc8:	40d1      	lsrs	r1, r2
 8002fca:	3015      	adds	r0, #21
 8002fcc:	030a      	lsls	r2, r1, #12
 8002fce:	4084      	lsls	r4, r0
 8002fd0:	0b12      	lsrs	r2, r2, #12
 8002fd2:	e001      	b.n	8002fd8 <__aeabi_ui2d+0x2c>
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	051b      	lsls	r3, r3, #20
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	0020      	movs	r0, r4
 8002fde:	0019      	movs	r1, r3
 8002fe0:	bd10      	pop	{r4, pc}
 8002fe2:	0022      	movs	r2, r4
 8002fe4:	380b      	subs	r0, #11
 8002fe6:	4082      	lsls	r2, r0
 8002fe8:	0312      	lsls	r2, r2, #12
 8002fea:	2400      	movs	r4, #0
 8002fec:	0b12      	lsrs	r2, r2, #12
 8002fee:	e7f3      	b.n	8002fd8 <__aeabi_ui2d+0x2c>
 8002ff0:	0000041e 	.word	0x0000041e

08002ff4 <__aeabi_f2d>:
 8002ff4:	b570      	push	{r4, r5, r6, lr}
 8002ff6:	0242      	lsls	r2, r0, #9
 8002ff8:	0043      	lsls	r3, r0, #1
 8002ffa:	0fc4      	lsrs	r4, r0, #31
 8002ffc:	20fe      	movs	r0, #254	@ 0xfe
 8002ffe:	0e1b      	lsrs	r3, r3, #24
 8003000:	1c59      	adds	r1, r3, #1
 8003002:	0a55      	lsrs	r5, r2, #9
 8003004:	4208      	tst	r0, r1
 8003006:	d00c      	beq.n	8003022 <__aeabi_f2d+0x2e>
 8003008:	21e0      	movs	r1, #224	@ 0xe0
 800300a:	0089      	lsls	r1, r1, #2
 800300c:	468c      	mov	ip, r1
 800300e:	076d      	lsls	r5, r5, #29
 8003010:	0b12      	lsrs	r2, r2, #12
 8003012:	4463      	add	r3, ip
 8003014:	051b      	lsls	r3, r3, #20
 8003016:	4313      	orrs	r3, r2
 8003018:	07e4      	lsls	r4, r4, #31
 800301a:	4323      	orrs	r3, r4
 800301c:	0028      	movs	r0, r5
 800301e:	0019      	movs	r1, r3
 8003020:	bd70      	pop	{r4, r5, r6, pc}
 8003022:	2b00      	cmp	r3, #0
 8003024:	d114      	bne.n	8003050 <__aeabi_f2d+0x5c>
 8003026:	2d00      	cmp	r5, #0
 8003028:	d01b      	beq.n	8003062 <__aeabi_f2d+0x6e>
 800302a:	0028      	movs	r0, r5
 800302c:	f000 f8ac 	bl	8003188 <__clzsi2>
 8003030:	280a      	cmp	r0, #10
 8003032:	dc1c      	bgt.n	800306e <__aeabi_f2d+0x7a>
 8003034:	230b      	movs	r3, #11
 8003036:	002a      	movs	r2, r5
 8003038:	1a1b      	subs	r3, r3, r0
 800303a:	40da      	lsrs	r2, r3
 800303c:	0003      	movs	r3, r0
 800303e:	3315      	adds	r3, #21
 8003040:	409d      	lsls	r5, r3
 8003042:	4b0e      	ldr	r3, [pc, #56]	@ (800307c <__aeabi_f2d+0x88>)
 8003044:	0312      	lsls	r2, r2, #12
 8003046:	1a1b      	subs	r3, r3, r0
 8003048:	055b      	lsls	r3, r3, #21
 800304a:	0b12      	lsrs	r2, r2, #12
 800304c:	0d5b      	lsrs	r3, r3, #21
 800304e:	e7e1      	b.n	8003014 <__aeabi_f2d+0x20>
 8003050:	2d00      	cmp	r5, #0
 8003052:	d009      	beq.n	8003068 <__aeabi_f2d+0x74>
 8003054:	0b13      	lsrs	r3, r2, #12
 8003056:	2280      	movs	r2, #128	@ 0x80
 8003058:	0312      	lsls	r2, r2, #12
 800305a:	431a      	orrs	r2, r3
 800305c:	076d      	lsls	r5, r5, #29
 800305e:	4b08      	ldr	r3, [pc, #32]	@ (8003080 <__aeabi_f2d+0x8c>)
 8003060:	e7d8      	b.n	8003014 <__aeabi_f2d+0x20>
 8003062:	2300      	movs	r3, #0
 8003064:	2200      	movs	r2, #0
 8003066:	e7d5      	b.n	8003014 <__aeabi_f2d+0x20>
 8003068:	2200      	movs	r2, #0
 800306a:	4b05      	ldr	r3, [pc, #20]	@ (8003080 <__aeabi_f2d+0x8c>)
 800306c:	e7d2      	b.n	8003014 <__aeabi_f2d+0x20>
 800306e:	0003      	movs	r3, r0
 8003070:	002a      	movs	r2, r5
 8003072:	3b0b      	subs	r3, #11
 8003074:	409a      	lsls	r2, r3
 8003076:	2500      	movs	r5, #0
 8003078:	e7e3      	b.n	8003042 <__aeabi_f2d+0x4e>
 800307a:	46c0      	nop			@ (mov r8, r8)
 800307c:	00000389 	.word	0x00000389
 8003080:	000007ff 	.word	0x000007ff

08003084 <__aeabi_d2f>:
 8003084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003086:	004b      	lsls	r3, r1, #1
 8003088:	030f      	lsls	r7, r1, #12
 800308a:	0d5b      	lsrs	r3, r3, #21
 800308c:	4c3a      	ldr	r4, [pc, #232]	@ (8003178 <__aeabi_d2f+0xf4>)
 800308e:	0f45      	lsrs	r5, r0, #29
 8003090:	b083      	sub	sp, #12
 8003092:	0a7f      	lsrs	r7, r7, #9
 8003094:	1c5e      	adds	r6, r3, #1
 8003096:	432f      	orrs	r7, r5
 8003098:	9000      	str	r0, [sp, #0]
 800309a:	9101      	str	r1, [sp, #4]
 800309c:	0fca      	lsrs	r2, r1, #31
 800309e:	00c5      	lsls	r5, r0, #3
 80030a0:	4226      	tst	r6, r4
 80030a2:	d00b      	beq.n	80030bc <__aeabi_d2f+0x38>
 80030a4:	4935      	ldr	r1, [pc, #212]	@ (800317c <__aeabi_d2f+0xf8>)
 80030a6:	185c      	adds	r4, r3, r1
 80030a8:	2cfe      	cmp	r4, #254	@ 0xfe
 80030aa:	dd13      	ble.n	80030d4 <__aeabi_d2f+0x50>
 80030ac:	20ff      	movs	r0, #255	@ 0xff
 80030ae:	2300      	movs	r3, #0
 80030b0:	05c0      	lsls	r0, r0, #23
 80030b2:	4318      	orrs	r0, r3
 80030b4:	07d2      	lsls	r2, r2, #31
 80030b6:	4310      	orrs	r0, r2
 80030b8:	b003      	add	sp, #12
 80030ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030bc:	433d      	orrs	r5, r7
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <__aeabi_d2f+0x42>
 80030c2:	2000      	movs	r0, #0
 80030c4:	e7f4      	b.n	80030b0 <__aeabi_d2f+0x2c>
 80030c6:	2d00      	cmp	r5, #0
 80030c8:	d0f0      	beq.n	80030ac <__aeabi_d2f+0x28>
 80030ca:	2380      	movs	r3, #128	@ 0x80
 80030cc:	03db      	lsls	r3, r3, #15
 80030ce:	20ff      	movs	r0, #255	@ 0xff
 80030d0:	433b      	orrs	r3, r7
 80030d2:	e7ed      	b.n	80030b0 <__aeabi_d2f+0x2c>
 80030d4:	2c00      	cmp	r4, #0
 80030d6:	dd0c      	ble.n	80030f2 <__aeabi_d2f+0x6e>
 80030d8:	9b00      	ldr	r3, [sp, #0]
 80030da:	00ff      	lsls	r7, r7, #3
 80030dc:	019b      	lsls	r3, r3, #6
 80030de:	1e58      	subs	r0, r3, #1
 80030e0:	4183      	sbcs	r3, r0
 80030e2:	0f69      	lsrs	r1, r5, #29
 80030e4:	433b      	orrs	r3, r7
 80030e6:	430b      	orrs	r3, r1
 80030e8:	0759      	lsls	r1, r3, #29
 80030ea:	d127      	bne.n	800313c <__aeabi_d2f+0xb8>
 80030ec:	08db      	lsrs	r3, r3, #3
 80030ee:	b2e0      	uxtb	r0, r4
 80030f0:	e7de      	b.n	80030b0 <__aeabi_d2f+0x2c>
 80030f2:	0021      	movs	r1, r4
 80030f4:	3117      	adds	r1, #23
 80030f6:	db31      	blt.n	800315c <__aeabi_d2f+0xd8>
 80030f8:	2180      	movs	r1, #128	@ 0x80
 80030fa:	201e      	movs	r0, #30
 80030fc:	0409      	lsls	r1, r1, #16
 80030fe:	4339      	orrs	r1, r7
 8003100:	1b00      	subs	r0, r0, r4
 8003102:	281f      	cmp	r0, #31
 8003104:	dd2d      	ble.n	8003162 <__aeabi_d2f+0xde>
 8003106:	2602      	movs	r6, #2
 8003108:	4276      	negs	r6, r6
 800310a:	1b34      	subs	r4, r6, r4
 800310c:	000e      	movs	r6, r1
 800310e:	40e6      	lsrs	r6, r4
 8003110:	0034      	movs	r4, r6
 8003112:	2820      	cmp	r0, #32
 8003114:	d004      	beq.n	8003120 <__aeabi_d2f+0x9c>
 8003116:	481a      	ldr	r0, [pc, #104]	@ (8003180 <__aeabi_d2f+0xfc>)
 8003118:	4684      	mov	ip, r0
 800311a:	4463      	add	r3, ip
 800311c:	4099      	lsls	r1, r3
 800311e:	430d      	orrs	r5, r1
 8003120:	002b      	movs	r3, r5
 8003122:	1e59      	subs	r1, r3, #1
 8003124:	418b      	sbcs	r3, r1
 8003126:	4323      	orrs	r3, r4
 8003128:	0759      	lsls	r1, r3, #29
 800312a:	d003      	beq.n	8003134 <__aeabi_d2f+0xb0>
 800312c:	210f      	movs	r1, #15
 800312e:	4019      	ands	r1, r3
 8003130:	2904      	cmp	r1, #4
 8003132:	d10b      	bne.n	800314c <__aeabi_d2f+0xc8>
 8003134:	019b      	lsls	r3, r3, #6
 8003136:	2000      	movs	r0, #0
 8003138:	0a5b      	lsrs	r3, r3, #9
 800313a:	e7b9      	b.n	80030b0 <__aeabi_d2f+0x2c>
 800313c:	210f      	movs	r1, #15
 800313e:	4019      	ands	r1, r3
 8003140:	2904      	cmp	r1, #4
 8003142:	d104      	bne.n	800314e <__aeabi_d2f+0xca>
 8003144:	019b      	lsls	r3, r3, #6
 8003146:	0a5b      	lsrs	r3, r3, #9
 8003148:	b2e0      	uxtb	r0, r4
 800314a:	e7b1      	b.n	80030b0 <__aeabi_d2f+0x2c>
 800314c:	2400      	movs	r4, #0
 800314e:	3304      	adds	r3, #4
 8003150:	0159      	lsls	r1, r3, #5
 8003152:	d5f7      	bpl.n	8003144 <__aeabi_d2f+0xc0>
 8003154:	3401      	adds	r4, #1
 8003156:	2300      	movs	r3, #0
 8003158:	b2e0      	uxtb	r0, r4
 800315a:	e7a9      	b.n	80030b0 <__aeabi_d2f+0x2c>
 800315c:	2000      	movs	r0, #0
 800315e:	2300      	movs	r3, #0
 8003160:	e7a6      	b.n	80030b0 <__aeabi_d2f+0x2c>
 8003162:	4c08      	ldr	r4, [pc, #32]	@ (8003184 <__aeabi_d2f+0x100>)
 8003164:	191c      	adds	r4, r3, r4
 8003166:	002b      	movs	r3, r5
 8003168:	40a5      	lsls	r5, r4
 800316a:	40c3      	lsrs	r3, r0
 800316c:	40a1      	lsls	r1, r4
 800316e:	1e68      	subs	r0, r5, #1
 8003170:	4185      	sbcs	r5, r0
 8003172:	4329      	orrs	r1, r5
 8003174:	430b      	orrs	r3, r1
 8003176:	e7d7      	b.n	8003128 <__aeabi_d2f+0xa4>
 8003178:	000007fe 	.word	0x000007fe
 800317c:	fffffc80 	.word	0xfffffc80
 8003180:	fffffca2 	.word	0xfffffca2
 8003184:	fffffc82 	.word	0xfffffc82

08003188 <__clzsi2>:
 8003188:	211c      	movs	r1, #28
 800318a:	2301      	movs	r3, #1
 800318c:	041b      	lsls	r3, r3, #16
 800318e:	4298      	cmp	r0, r3
 8003190:	d301      	bcc.n	8003196 <__clzsi2+0xe>
 8003192:	0c00      	lsrs	r0, r0, #16
 8003194:	3910      	subs	r1, #16
 8003196:	0a1b      	lsrs	r3, r3, #8
 8003198:	4298      	cmp	r0, r3
 800319a:	d301      	bcc.n	80031a0 <__clzsi2+0x18>
 800319c:	0a00      	lsrs	r0, r0, #8
 800319e:	3908      	subs	r1, #8
 80031a0:	091b      	lsrs	r3, r3, #4
 80031a2:	4298      	cmp	r0, r3
 80031a4:	d301      	bcc.n	80031aa <__clzsi2+0x22>
 80031a6:	0900      	lsrs	r0, r0, #4
 80031a8:	3904      	subs	r1, #4
 80031aa:	a202      	add	r2, pc, #8	@ (adr r2, 80031b4 <__clzsi2+0x2c>)
 80031ac:	5c10      	ldrb	r0, [r2, r0]
 80031ae:	1840      	adds	r0, r0, r1
 80031b0:	4770      	bx	lr
 80031b2:	46c0      	nop			@ (mov r8, r8)
 80031b4:	02020304 	.word	0x02020304
 80031b8:	01010101 	.word	0x01010101
	...

080031c4 <_ds3231_setreg>:
/**
 * @brief Set the byte in the designated DS3231 register to value.
 * @param addr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void _ds3231_setreg(uint8_t addr, uint8_t val) {
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af02      	add	r7, sp, #8
 80031ca:	0002      	movs	r2, r0
 80031cc:	1dfb      	adds	r3, r7, #7
 80031ce:	701a      	strb	r2, [r3, #0]
 80031d0:	1dbb      	adds	r3, r7, #6
 80031d2:	1c0a      	adds	r2, r1, #0
 80031d4:	701a      	strb	r2, [r3, #0]
	uint8_t bytes[2] = { addr, val };
 80031d6:	210c      	movs	r1, #12
 80031d8:	187b      	adds	r3, r7, r1
 80031da:	1dfa      	adds	r2, r7, #7
 80031dc:	7812      	ldrb	r2, [r2, #0]
 80031de:	701a      	strb	r2, [r3, #0]
 80031e0:	187b      	adds	r3, r7, r1
 80031e2:	1dba      	adds	r2, r7, #6
 80031e4:	7812      	ldrb	r2, [r2, #0]
 80031e6:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(_ds3231_hi2c, DS3231_ADDRESS << 1, bytes, 2, DS3231_TIMEOUT);
 80031e8:	4b06      	ldr	r3, [pc, #24]	@ (8003204 <_ds3231_setreg+0x40>)
 80031ea:	6818      	ldr	r0, [r3, #0]
 80031ec:	187a      	adds	r2, r7, r1
 80031ee:	23fa      	movs	r3, #250	@ 0xfa
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	2302      	movs	r3, #2
 80031f6:	21d0      	movs	r1, #208	@ 0xd0
 80031f8:	f003 fd34 	bl	8006c64 <HAL_I2C_Master_Transmit>
}
 80031fc:	46c0      	nop			@ (mov r8, r8)
 80031fe:	46bd      	mov	sp, r7
 8003200:	b004      	add	sp, #16
 8003202:	bd80      	pop	{r7, pc}
 8003204:	20000000 	.word	0x20000000

08003208 <_ds3231_getreg>:
/**
 * @brief Gets the byte in the designated DS3231 register.
 * @param addr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t _ds3231_getreg(uint8_t addr) {
 8003208:	b590      	push	{r4, r7, lr}
 800320a:	b087      	sub	sp, #28
 800320c:	af02      	add	r7, sp, #8
 800320e:	0002      	movs	r2, r0
 8003210:	1dfb      	adds	r3, r7, #7
 8003212:	701a      	strb	r2, [r3, #0]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds3231_hi2c, DS3231_ADDRESS << 1, &addr, 1, DS3231_TIMEOUT);
 8003214:	4b0d      	ldr	r3, [pc, #52]	@ (800324c <_ds3231_getreg+0x44>)
 8003216:	6818      	ldr	r0, [r3, #0]
 8003218:	1dfa      	adds	r2, r7, #7
 800321a:	23fa      	movs	r3, #250	@ 0xfa
 800321c:	00db      	lsls	r3, r3, #3
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	2301      	movs	r3, #1
 8003222:	21d0      	movs	r1, #208	@ 0xd0
 8003224:	f003 fd1e 	bl	8006c64 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds3231_hi2c, DS3231_ADDRESS << 1, &val, 1, DS3231_TIMEOUT);
 8003228:	4b08      	ldr	r3, [pc, #32]	@ (800324c <_ds3231_getreg+0x44>)
 800322a:	6818      	ldr	r0, [r3, #0]
 800322c:	240f      	movs	r4, #15
 800322e:	193a      	adds	r2, r7, r4
 8003230:	23fa      	movs	r3, #250	@ 0xfa
 8003232:	00db      	lsls	r3, r3, #3
 8003234:	9300      	str	r3, [sp, #0]
 8003236:	2301      	movs	r3, #1
 8003238:	21d0      	movs	r1, #208	@ 0xd0
 800323a:	f003 fe3d 	bl	8006eb8 <HAL_I2C_Master_Receive>
	return val;
 800323e:	193b      	adds	r3, r7, r4
 8003240:	781b      	ldrb	r3, [r3, #0]
}
 8003242:	0018      	movs	r0, r3
 8003244:	46bd      	mov	sp, r7
 8003246:	b005      	add	sp, #20
 8003248:	bd90      	pop	{r4, r7, pc}
 800324a:	46c0      	nop			@ (mov r8, r8)
 800324c:	20000000 	.word	0x20000000

08003250 <ds3231_setalarm1>:

uint8_t ds3231_setalarm1(AlarmMode mode, uint8_t date, uint8_t hour, uint8_t min, uint8_t sec) {
 8003250:	b5b0      	push	{r4, r5, r7, lr}
 8003252:	b088      	sub	sp, #32
 8003254:	af02      	add	r7, sp, #8
 8003256:	0005      	movs	r5, r0
 8003258:	000c      	movs	r4, r1
 800325a:	0010      	movs	r0, r2
 800325c:	0019      	movs	r1, r3
 800325e:	1dfb      	adds	r3, r7, #7
 8003260:	1c2a      	adds	r2, r5, #0
 8003262:	701a      	strb	r2, [r3, #0]
 8003264:	1dbb      	adds	r3, r7, #6
 8003266:	1c22      	adds	r2, r4, #0
 8003268:	701a      	strb	r2, [r3, #0]
 800326a:	1d7b      	adds	r3, r7, #5
 800326c:	1c02      	adds	r2, r0, #0
 800326e:	701a      	strb	r2, [r3, #0]
 8003270:	1d3b      	adds	r3, r7, #4
 8003272:	1c0a      	adds	r2, r1, #0
 8003274:	701a      	strb	r2, [r3, #0]
  uint8_t alarmSecond = _dec_to_bcd(sec);
 8003276:	2328      	movs	r3, #40	@ 0x28
 8003278:	18fb      	adds	r3, r7, r3
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2217      	movs	r2, #23
 800327e:	18bc      	adds	r4, r7, r2
 8003280:	0018      	movs	r0, r3
 8003282:	f000 f8ed 	bl	8003460 <_dec_to_bcd>
 8003286:	0003      	movs	r3, r0
 8003288:	7023      	strb	r3, [r4, #0]
  uint8_t alarmMinute = _dec_to_bcd(min);
 800328a:	1d3b      	adds	r3, r7, #4
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	2216      	movs	r2, #22
 8003290:	18bc      	adds	r4, r7, r2
 8003292:	0018      	movs	r0, r3
 8003294:	f000 f8e4 	bl	8003460 <_dec_to_bcd>
 8003298:	0003      	movs	r3, r0
 800329a:	7023      	strb	r3, [r4, #0]
  uint8_t alarmHour = _dec_to_bcd(hour);
 800329c:	1d7b      	adds	r3, r7, #5
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	2215      	movs	r2, #21
 80032a2:	18bc      	adds	r4, r7, r2
 80032a4:	0018      	movs	r0, r3
 80032a6:	f000 f8db 	bl	8003460 <_dec_to_bcd>
 80032aa:	0003      	movs	r3, r0
 80032ac:	7023      	strb	r3, [r4, #0]
  uint8_t alarmDate = _dec_to_bcd(date);
 80032ae:	1dbb      	adds	r3, r7, #6
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	2214      	movs	r2, #20
 80032b4:	18bc      	adds	r4, r7, r2
 80032b6:	0018      	movs	r0, r3
 80032b8:	f000 f8d2 	bl	8003460 <_dec_to_bcd>
 80032bc:	0003      	movs	r3, r0
 80032be:	7023      	strb	r3, [r4, #0]

  switch(mode) {
 80032c0:	1dfb      	adds	r3, r7, #7
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	2b04      	cmp	r3, #4
 80032c6:	d858      	bhi.n	800337a <ds3231_setalarm1+0x12a>
 80032c8:	009a      	lsls	r2, r3, #2
 80032ca:	4b54      	ldr	r3, [pc, #336]	@ (800341c <ds3231_setalarm1+0x1cc>)
 80032cc:	18d3      	adds	r3, r2, r3
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	469f      	mov	pc, r3
  case ALARM_MODE_ALL_MATCHED:
	  break;
  case ALARM_MODE_HOUR_MIN_SEC_MATCHED:
	  alarmDate |= 0x80;
 80032d2:	2214      	movs	r2, #20
 80032d4:	18bb      	adds	r3, r7, r2
 80032d6:	18ba      	adds	r2, r7, r2
 80032d8:	7812      	ldrb	r2, [r2, #0]
 80032da:	2180      	movs	r1, #128	@ 0x80
 80032dc:	4249      	negs	r1, r1
 80032de:	430a      	orrs	r2, r1
 80032e0:	701a      	strb	r2, [r3, #0]
	  break;
 80032e2:	e04d      	b.n	8003380 <ds3231_setalarm1+0x130>
  case ALARM_MODE_MIN_SEC_MATCHED:
	  alarmDate |= 0x80;
 80032e4:	2214      	movs	r2, #20
 80032e6:	18bb      	adds	r3, r7, r2
 80032e8:	18ba      	adds	r2, r7, r2
 80032ea:	7812      	ldrb	r2, [r2, #0]
 80032ec:	2180      	movs	r1, #128	@ 0x80
 80032ee:	4249      	negs	r1, r1
 80032f0:	430a      	orrs	r2, r1
 80032f2:	701a      	strb	r2, [r3, #0]
	  alarmHour |= 0x80;
 80032f4:	2215      	movs	r2, #21
 80032f6:	18bb      	adds	r3, r7, r2
 80032f8:	18ba      	adds	r2, r7, r2
 80032fa:	7812      	ldrb	r2, [r2, #0]
 80032fc:	2180      	movs	r1, #128	@ 0x80
 80032fe:	4249      	negs	r1, r1
 8003300:	430a      	orrs	r2, r1
 8003302:	701a      	strb	r2, [r3, #0]
	  break;
 8003304:	e03c      	b.n	8003380 <ds3231_setalarm1+0x130>
  case ALARM_MODE_SEC_MATCHED:
	  alarmDate |= 0x80;
 8003306:	2214      	movs	r2, #20
 8003308:	18bb      	adds	r3, r7, r2
 800330a:	18ba      	adds	r2, r7, r2
 800330c:	7812      	ldrb	r2, [r2, #0]
 800330e:	2180      	movs	r1, #128	@ 0x80
 8003310:	4249      	negs	r1, r1
 8003312:	430a      	orrs	r2, r1
 8003314:	701a      	strb	r2, [r3, #0]
	  alarmHour |= 0x80;
 8003316:	2215      	movs	r2, #21
 8003318:	18bb      	adds	r3, r7, r2
 800331a:	18ba      	adds	r2, r7, r2
 800331c:	7812      	ldrb	r2, [r2, #0]
 800331e:	2180      	movs	r1, #128	@ 0x80
 8003320:	4249      	negs	r1, r1
 8003322:	430a      	orrs	r2, r1
 8003324:	701a      	strb	r2, [r3, #0]
	  alarmMinute |= 0x80;
 8003326:	2216      	movs	r2, #22
 8003328:	18bb      	adds	r3, r7, r2
 800332a:	18ba      	adds	r2, r7, r2
 800332c:	7812      	ldrb	r2, [r2, #0]
 800332e:	2180      	movs	r1, #128	@ 0x80
 8003330:	4249      	negs	r1, r1
 8003332:	430a      	orrs	r2, r1
 8003334:	701a      	strb	r2, [r3, #0]
	  break;
 8003336:	e023      	b.n	8003380 <ds3231_setalarm1+0x130>
  case ALARM_MODE_ONCE_PER_SECOND:
	  alarmDate |= 0x80;
 8003338:	2214      	movs	r2, #20
 800333a:	18bb      	adds	r3, r7, r2
 800333c:	18ba      	adds	r2, r7, r2
 800333e:	7812      	ldrb	r2, [r2, #0]
 8003340:	2180      	movs	r1, #128	@ 0x80
 8003342:	4249      	negs	r1, r1
 8003344:	430a      	orrs	r2, r1
 8003346:	701a      	strb	r2, [r3, #0]
	  alarmHour |= 0x80;
 8003348:	2215      	movs	r2, #21
 800334a:	18bb      	adds	r3, r7, r2
 800334c:	18ba      	adds	r2, r7, r2
 800334e:	7812      	ldrb	r2, [r2, #0]
 8003350:	2180      	movs	r1, #128	@ 0x80
 8003352:	4249      	negs	r1, r1
 8003354:	430a      	orrs	r2, r1
 8003356:	701a      	strb	r2, [r3, #0]
	  alarmMinute |= 0x80;
 8003358:	2216      	movs	r2, #22
 800335a:	18bb      	adds	r3, r7, r2
 800335c:	18ba      	adds	r2, r7, r2
 800335e:	7812      	ldrb	r2, [r2, #0]
 8003360:	2180      	movs	r1, #128	@ 0x80
 8003362:	4249      	negs	r1, r1
 8003364:	430a      	orrs	r2, r1
 8003366:	701a      	strb	r2, [r3, #0]
	  alarmSecond |= 0x80;
 8003368:	2217      	movs	r2, #23
 800336a:	18bb      	adds	r3, r7, r2
 800336c:	18ba      	adds	r2, r7, r2
 800336e:	7812      	ldrb	r2, [r2, #0]
 8003370:	2180      	movs	r1, #128	@ 0x80
 8003372:	4249      	negs	r1, r1
 8003374:	430a      	orrs	r2, r1
 8003376:	701a      	strb	r2, [r3, #0]
	  break;
 8003378:	e002      	b.n	8003380 <ds3231_setalarm1+0x130>
  default:
	  break;
 800337a:	46c0      	nop			@ (mov r8, r8)
 800337c:	e000      	b.n	8003380 <ds3231_setalarm1+0x130>
	  break;
 800337e:	46c0      	nop			@ (mov r8, r8)
  }

  /* Write Alarm Registers */
  uint8_t startAddr = DS3231_REG_ALARM1;
 8003380:	2013      	movs	r0, #19
 8003382:	183b      	adds	r3, r7, r0
 8003384:	2207      	movs	r2, #7
 8003386:	701a      	strb	r2, [r3, #0]
  uint8_t buffer[5] = {startAddr, alarmSecond, alarmMinute, alarmHour, alarmDate};
 8003388:	210c      	movs	r1, #12
 800338a:	187b      	adds	r3, r7, r1
 800338c:	183a      	adds	r2, r7, r0
 800338e:	7812      	ldrb	r2, [r2, #0]
 8003390:	701a      	strb	r2, [r3, #0]
 8003392:	187b      	adds	r3, r7, r1
 8003394:	2217      	movs	r2, #23
 8003396:	18ba      	adds	r2, r7, r2
 8003398:	7812      	ldrb	r2, [r2, #0]
 800339a:	705a      	strb	r2, [r3, #1]
 800339c:	187b      	adds	r3, r7, r1
 800339e:	2216      	movs	r2, #22
 80033a0:	18ba      	adds	r2, r7, r2
 80033a2:	7812      	ldrb	r2, [r2, #0]
 80033a4:	709a      	strb	r2, [r3, #2]
 80033a6:	187b      	adds	r3, r7, r1
 80033a8:	2215      	movs	r2, #21
 80033aa:	18ba      	adds	r2, r7, r2
 80033ac:	7812      	ldrb	r2, [r2, #0]
 80033ae:	70da      	strb	r2, [r3, #3]
 80033b0:	187b      	adds	r3, r7, r1
 80033b2:	2214      	movs	r2, #20
 80033b4:	18ba      	adds	r2, r7, r2
 80033b6:	7812      	ldrb	r2, [r2, #0]
 80033b8:	711a      	strb	r2, [r3, #4]
  if(HAL_I2C_Master_Transmit(_ds3231_hi2c, DS3231_ADDRESS << 1, buffer, sizeof(buffer), DS3231_TIMEOUT) != HAL_OK) return 0;
 80033ba:	4b19      	ldr	r3, [pc, #100]	@ (8003420 <ds3231_setalarm1+0x1d0>)
 80033bc:	6818      	ldr	r0, [r3, #0]
 80033be:	187a      	adds	r2, r7, r1
 80033c0:	23fa      	movs	r3, #250	@ 0xfa
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	2305      	movs	r3, #5
 80033c8:	21d0      	movs	r1, #208	@ 0xd0
 80033ca:	f003 fc4b 	bl	8006c64 <HAL_I2C_Master_Transmit>
 80033ce:	1e03      	subs	r3, r0, #0
 80033d0:	d001      	beq.n	80033d6 <ds3231_setalarm1+0x186>
 80033d2:	2300      	movs	r3, #0
 80033d4:	e01d      	b.n	8003412 <ds3231_setalarm1+0x1c2>

  /* Enable Alarm1 at Control Register */
  uint8_t ctrlReg = 0x00;
 80033d6:	2512      	movs	r5, #18
 80033d8:	197b      	adds	r3, r7, r5
 80033da:	2200      	movs	r2, #0
 80033dc:	701a      	strb	r2, [r3, #0]
  ctrlReg = _ds3231_getreg(DS3231_REG_CONTROL);
 80033de:	197c      	adds	r4, r7, r5
 80033e0:	200e      	movs	r0, #14
 80033e2:	f7ff ff11 	bl	8003208 <_ds3231_getreg>
 80033e6:	0003      	movs	r3, r0
 80033e8:	7023      	strb	r3, [r4, #0]
  ctrlReg |= DS3231_CON_A1IE;
 80033ea:	0028      	movs	r0, r5
 80033ec:	183b      	adds	r3, r7, r0
 80033ee:	183a      	adds	r2, r7, r0
 80033f0:	7812      	ldrb	r2, [r2, #0]
 80033f2:	2101      	movs	r1, #1
 80033f4:	430a      	orrs	r2, r1
 80033f6:	701a      	strb	r2, [r3, #0]
  ctrlReg |= DS3231_CON_INTCN;
 80033f8:	183b      	adds	r3, r7, r0
 80033fa:	183a      	adds	r2, r7, r0
 80033fc:	7812      	ldrb	r2, [r2, #0]
 80033fe:	2104      	movs	r1, #4
 8003400:	430a      	orrs	r2, r1
 8003402:	701a      	strb	r2, [r3, #0]
  _ds3231_setreg(DS3231_REG_CONTROL, ctrlReg);
 8003404:	183b      	adds	r3, r7, r0
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	0019      	movs	r1, r3
 800340a:	200e      	movs	r0, #14
 800340c:	f7ff feda 	bl	80031c4 <_ds3231_setreg>

  return 1;
 8003410:	2301      	movs	r3, #1
}
 8003412:	0018      	movs	r0, r3
 8003414:	46bd      	mov	sp, r7
 8003416:	b006      	add	sp, #24
 8003418:	bdb0      	pop	{r4, r5, r7, pc}
 800341a:	46c0      	nop			@ (mov r8, r8)
 800341c:	0800de28 	.word	0x0800de28
 8003420:	20000000 	.word	0x20000000

08003424 <ds3231_clearflagalarm1>:
  _ds3231_setreg(DS3231_REG_STATUS, statusReg);

  return 1;
}

void ds3231_clearflagalarm1() {
 8003424:	b590      	push	{r4, r7, lr}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
  /* Clear Status Register */
  uint8_t statusReg = _ds3231_getreg(DS3231_REG_STATUS);
 800342a:	1dfc      	adds	r4, r7, #7
 800342c:	200f      	movs	r0, #15
 800342e:	f7ff feeb 	bl	8003208 <_ds3231_getreg>
 8003432:	0003      	movs	r3, r0
 8003434:	7023      	strb	r3, [r4, #0]
  if(statusReg & DS3231_STA_A1F) {
 8003436:	1dfb      	adds	r3, r7, #7
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	2201      	movs	r2, #1
 800343c:	4013      	ands	r3, r2
 800343e:	d00b      	beq.n	8003458 <ds3231_clearflagalarm1+0x34>
	  statusReg &= ~DS3231_STA_A1F;
 8003440:	1dfb      	adds	r3, r7, #7
 8003442:	1dfa      	adds	r2, r7, #7
 8003444:	7812      	ldrb	r2, [r2, #0]
 8003446:	2101      	movs	r1, #1
 8003448:	438a      	bics	r2, r1
 800344a:	701a      	strb	r2, [r3, #0]
	  _ds3231_setreg(DS3231_REG_STATUS, statusReg);
 800344c:	1dfb      	adds	r3, r7, #7
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	0019      	movs	r1, r3
 8003452:	200f      	movs	r0, #15
 8003454:	f7ff feb6 	bl	80031c4 <_ds3231_setreg>
  }
}
 8003458:	46c0      	nop			@ (mov r8, r8)
 800345a:	46bd      	mov	sp, r7
 800345c:	b003      	add	sp, #12
 800345e:	bd90      	pop	{r4, r7, pc}

08003460 <_dec_to_bcd>:
/**
 * @brief Encodes a decimal number to binaty-coded decimal for storage in registers.
 * @param dec Decimal number to encode.
 * @return Encoded binary-coded decimal value.
 */
uint8_t _dec_to_bcd(int val) {
 8003460:	b590      	push	{r4, r7, lr}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
	return (uint8_t)((val/10*16) + (val%10) );
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	210a      	movs	r1, #10
 800346c:	0018      	movs	r0, r3
 800346e:	f7fc feed 	bl	800024c <__divsi3>
 8003472:	0003      	movs	r3, r0
 8003474:	b2db      	uxtb	r3, r3
 8003476:	011b      	lsls	r3, r3, #4
 8003478:	b2dc      	uxtb	r4, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	210a      	movs	r1, #10
 800347e:	0018      	movs	r0, r3
 8003480:	f7fc ffca 	bl	8000418 <__aeabi_idivmod>
 8003484:	000b      	movs	r3, r1
 8003486:	b2db      	uxtb	r3, r3
 8003488:	18e3      	adds	r3, r4, r3
 800348a:	b2db      	uxtb	r3, r3
}
 800348c:	0018      	movs	r0, r3
 800348e:	46bd      	mov	sp, r7
 8003490:	b003      	add	sp, #12
 8003492:	bd90      	pop	{r4, r7, pc}

08003494 <led_blink>:
uint8_t btn1_stat;
uint8_t btn2_stat;
uint8_t btn3_stat;
uint8_t led_blink_flag;

void led_blink() {
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
	LED_ON();
 8003498:	4b05      	ldr	r3, [pc, #20]	@ (80034b0 <led_blink+0x1c>)
 800349a:	2201      	movs	r2, #1
 800349c:	2102      	movs	r1, #2
 800349e:	0018      	movs	r0, r3
 80034a0:	f003 fae9 	bl	8006a76 <HAL_GPIO_WritePin>
	led_blink_flag = 1;
 80034a4:	4b03      	ldr	r3, [pc, #12]	@ (80034b4 <led_blink+0x20>)
 80034a6:	2201      	movs	r2, #1
 80034a8:	701a      	strb	r2, [r3, #0]
}
 80034aa:	46c0      	nop			@ (mov r8, r8)
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	50001400 	.word	0x50001400
 80034b4:	20000530 	.word	0x20000530

080034b8 <HAL_ADC_ConvCpltCallback>:
	CUR,
	TEMP,
} adc_param;

uint8_t period = 0;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80034b8:	b5b0      	push	{r4, r5, r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
	static uint32_t adc_avg[ADC_CHANNEL_COUNT] = {};
	static uint16_t sample_count = 0;
	if(sample_count >= ADC_SAMPLE_COUNT) {
 80034c0:	4b40      	ldr	r3, [pc, #256]	@ (80035c4 <HAL_ADC_ConvCpltCallback+0x10c>)
 80034c2:	881a      	ldrh	r2, [r3, #0]
 80034c4:	23fa      	movs	r3, #250	@ 0xfa
 80034c6:	005b      	lsls	r3, r3, #1
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d34f      	bcc.n	800356c <HAL_ADC_ConvCpltCallback+0xb4>
		for(uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++) {
 80034cc:	230f      	movs	r3, #15
 80034ce:	18fb      	adds	r3, r7, r3
 80034d0:	2200      	movs	r2, #0
 80034d2:	701a      	strb	r2, [r3, #0]
 80034d4:	e041      	b.n	800355a <HAL_ADC_ConvCpltCallback+0xa2>
			adc_avg[i] = adc_avg[i] / ADC_SAMPLE_COUNT;
 80034d6:	250f      	movs	r5, #15
 80034d8:	197b      	adds	r3, r7, r5
 80034da:	781a      	ldrb	r2, [r3, #0]
 80034dc:	4b3a      	ldr	r3, [pc, #232]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 80034de:	0092      	lsls	r2, r2, #2
 80034e0:	58d2      	ldr	r2, [r2, r3]
 80034e2:	197b      	adds	r3, r7, r5
 80034e4:	781c      	ldrb	r4, [r3, #0]
 80034e6:	23fa      	movs	r3, #250	@ 0xfa
 80034e8:	0059      	lsls	r1, r3, #1
 80034ea:	0010      	movs	r0, r2
 80034ec:	f7fc fe24 	bl	8000138 <__udivsi3>
 80034f0:	0003      	movs	r3, r0
 80034f2:	0019      	movs	r1, r3
 80034f4:	4b34      	ldr	r3, [pc, #208]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 80034f6:	00a2      	lsls	r2, r4, #2
 80034f8:	50d1      	str	r1, [r2, r3]
			if(adc_avg[i] < 200) adc_avg[i] = 0;
 80034fa:	197b      	adds	r3, r7, r5
 80034fc:	781a      	ldrb	r2, [r3, #0]
 80034fe:	4b32      	ldr	r3, [pc, #200]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 8003500:	0092      	lsls	r2, r2, #2
 8003502:	58d3      	ldr	r3, [r2, r3]
 8003504:	2bc7      	cmp	r3, #199	@ 0xc7
 8003506:	d805      	bhi.n	8003514 <HAL_ADC_ConvCpltCallback+0x5c>
 8003508:	197b      	adds	r3, r7, r5
 800350a:	781a      	ldrb	r2, [r3, #0]
 800350c:	4b2e      	ldr	r3, [pc, #184]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 800350e:	0092      	lsls	r2, r2, #2
 8003510:	2100      	movs	r1, #0
 8003512:	50d1      	str	r1, [r2, r3]
			adc_arr[i] = (float)adc_avg[i] * adc_conv_fact[i];
 8003514:	250f      	movs	r5, #15
 8003516:	197b      	adds	r3, r7, r5
 8003518:	781a      	ldrb	r2, [r3, #0]
 800351a:	4b2b      	ldr	r3, [pc, #172]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 800351c:	0092      	lsls	r2, r2, #2
 800351e:	58d3      	ldr	r3, [r2, r3]
 8003520:	0018      	movs	r0, r3
 8003522:	f7fd fd81 	bl	8001028 <__aeabi_ui2f>
 8003526:	197b      	adds	r3, r7, r5
 8003528:	781a      	ldrb	r2, [r3, #0]
 800352a:	4b28      	ldr	r3, [pc, #160]	@ (80035cc <HAL_ADC_ConvCpltCallback+0x114>)
 800352c:	0092      	lsls	r2, r2, #2
 800352e:	58d2      	ldr	r2, [r2, r3]
 8003530:	197b      	adds	r3, r7, r5
 8003532:	781c      	ldrb	r4, [r3, #0]
 8003534:	1c11      	adds	r1, r2, #0
 8003536:	f7fd fbad 	bl	8000c94 <__aeabi_fmul>
 800353a:	1c03      	adds	r3, r0, #0
 800353c:	1c19      	adds	r1, r3, #0
 800353e:	4b24      	ldr	r3, [pc, #144]	@ (80035d0 <HAL_ADC_ConvCpltCallback+0x118>)
 8003540:	00a2      	lsls	r2, r4, #2
 8003542:	50d1      	str	r1, [r2, r3]
			adc_avg[i] = 0;
 8003544:	197b      	adds	r3, r7, r5
 8003546:	781a      	ldrb	r2, [r3, #0]
 8003548:	4b1f      	ldr	r3, [pc, #124]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 800354a:	0092      	lsls	r2, r2, #2
 800354c:	2100      	movs	r1, #0
 800354e:	50d1      	str	r1, [r2, r3]
		for(uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++) {
 8003550:	197b      	adds	r3, r7, r5
 8003552:	781a      	ldrb	r2, [r3, #0]
 8003554:	197b      	adds	r3, r7, r5
 8003556:	3201      	adds	r2, #1
 8003558:	701a      	strb	r2, [r3, #0]
 800355a:	230f      	movs	r3, #15
 800355c:	18fb      	adds	r3, r7, r3
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	2b02      	cmp	r3, #2
 8003562:	d9b8      	bls.n	80034d6 <HAL_ADC_ConvCpltCallback+0x1e>
		}
		sample_count = 0;
 8003564:	4b17      	ldr	r3, [pc, #92]	@ (80035c4 <HAL_ADC_ConvCpltCallback+0x10c>)
 8003566:	2200      	movs	r2, #0
 8003568:	801a      	strh	r2, [r3, #0]
		for(uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++) {
			adc_avg[i] += adc_raw[i];
		}
		sample_count++;
	}
}
 800356a:	e026      	b.n	80035ba <HAL_ADC_ConvCpltCallback+0x102>
		for(uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++) {
 800356c:	230e      	movs	r3, #14
 800356e:	18fb      	adds	r3, r7, r3
 8003570:	2200      	movs	r2, #0
 8003572:	701a      	strb	r2, [r3, #0]
 8003574:	e016      	b.n	80035a4 <HAL_ADC_ConvCpltCallback+0xec>
			adc_avg[i] += adc_raw[i];
 8003576:	200e      	movs	r0, #14
 8003578:	183b      	adds	r3, r7, r0
 800357a:	781a      	ldrb	r2, [r3, #0]
 800357c:	4b12      	ldr	r3, [pc, #72]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 800357e:	0092      	lsls	r2, r2, #2
 8003580:	58d3      	ldr	r3, [r2, r3]
 8003582:	183a      	adds	r2, r7, r0
 8003584:	7811      	ldrb	r1, [r2, #0]
 8003586:	4a13      	ldr	r2, [pc, #76]	@ (80035d4 <HAL_ADC_ConvCpltCallback+0x11c>)
 8003588:	0049      	lsls	r1, r1, #1
 800358a:	5a8a      	ldrh	r2, [r1, r2]
 800358c:	0011      	movs	r1, r2
 800358e:	183a      	adds	r2, r7, r0
 8003590:	7812      	ldrb	r2, [r2, #0]
 8003592:	1859      	adds	r1, r3, r1
 8003594:	4b0c      	ldr	r3, [pc, #48]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 8003596:	0092      	lsls	r2, r2, #2
 8003598:	50d1      	str	r1, [r2, r3]
		for(uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++) {
 800359a:	183b      	adds	r3, r7, r0
 800359c:	781a      	ldrb	r2, [r3, #0]
 800359e:	183b      	adds	r3, r7, r0
 80035a0:	3201      	adds	r2, #1
 80035a2:	701a      	strb	r2, [r3, #0]
 80035a4:	230e      	movs	r3, #14
 80035a6:	18fb      	adds	r3, r7, r3
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d9e3      	bls.n	8003576 <HAL_ADC_ConvCpltCallback+0xbe>
		sample_count++;
 80035ae:	4b05      	ldr	r3, [pc, #20]	@ (80035c4 <HAL_ADC_ConvCpltCallback+0x10c>)
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	3301      	adds	r3, #1
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	4b03      	ldr	r3, [pc, #12]	@ (80035c4 <HAL_ADC_ConvCpltCallback+0x10c>)
 80035b8:	801a      	strh	r2, [r3, #0]
}
 80035ba:	46c0      	nop			@ (mov r8, r8)
 80035bc:	46bd      	mov	sp, r7
 80035be:	b004      	add	sp, #16
 80035c0:	bdb0      	pop	{r4, r5, r7, pc}
 80035c2:	46c0      	nop			@ (mov r8, r8)
 80035c4:	200005fe 	.word	0x200005fe
 80035c8:	20000600 	.word	0x20000600
 80035cc:	20000004 	.word	0x20000004
 80035d0:	20000544 	.word	0x20000544
 80035d4:	20000550 	.word	0x20000550

080035d8 <HAL_GPIO_EXTI_Falling_Callback>:
uint8_t vi_update_flag;
/*###*/
#define EEPROM_KWH_MEM_ADDR		0xA


void HAL_GPIO_EXTI_Falling_Callback(uint16_t pin) {
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	0002      	movs	r2, r0
 80035e0:	1dbb      	adds	r3, r7, #6
 80035e2:	801a      	strh	r2, [r3, #0]
	// TODO pin check
	if(pin == GPIO_PIN_4) {
 80035e4:	1dbb      	adds	r3, r7, #6
 80035e6:	881b      	ldrh	r3, [r3, #0]
 80035e8:	2b10      	cmp	r3, #16
 80035ea:	d112      	bne.n	8003612 <HAL_GPIO_EXTI_Falling_Callback+0x3a>
		/* zero crossing detection */
//		lastime = TIM16->CNT;
		triac_timer = 0;
 80035ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003628 <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]
		triac_timer_flag = 1; /* allow the timer to run */
 80035f2:	4b0e      	ldr	r3, [pc, #56]	@ (800362c <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 80035f4:	2201      	movs	r2, #1
 80035f6:	701a      	strb	r2, [r3, #0]
		/* keep the TRIACs low before triggering */
		TRIAC1_SET(0); /* trigger delay */
 80035f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003630 <HAL_GPIO_EXTI_Falling_Callback+0x58>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	2101      	movs	r1, #1
 80035fe:	0018      	movs	r0, r3
 8003600:	f003 fa39 	bl	8006a76 <HAL_GPIO_WritePin>
		TRIAC2_SET(0);
 8003604:	2380      	movs	r3, #128	@ 0x80
 8003606:	019b      	lsls	r3, r3, #6
 8003608:	480a      	ldr	r0, [pc, #40]	@ (8003634 <HAL_GPIO_EXTI_Falling_Callback+0x5c>)
 800360a:	2200      	movs	r2, #0
 800360c:	0019      	movs	r1, r3
 800360e:	f003 fa32 	bl	8006a76 <HAL_GPIO_WritePin>
	}
	if(pin == GPIO_PIN_6) {
 8003612:	1dbb      	adds	r3, r7, #6
 8003614:	881b      	ldrh	r3, [r3, #0]
 8003616:	2b40      	cmp	r3, #64	@ 0x40
 8003618:	d102      	bne.n	8003620 <HAL_GPIO_EXTI_Falling_Callback+0x48>
		/* RTC interrupt */
		/*###*/
		kwh_update_flag = 1;
 800361a:	4b07      	ldr	r3, [pc, #28]	@ (8003638 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 800361c:	2201      	movs	r2, #1
 800361e:	701a      	strb	r2, [r3, #0]
		/*###*/
	}
}
 8003620:	46c0      	nop			@ (mov r8, r8)
 8003622:	46bd      	mov	sp, r7
 8003624:	b002      	add	sp, #8
 8003626:	bd80      	pop	{r7, pc}
 8003628:	20000560 	.word	0x20000560
 800362c:	2000055d 	.word	0x2000055d
 8003630:	50001400 	.word	0x50001400
 8003634:	50000800 	.word	0x50000800
 8003638:	2000056a 	.word	0x2000056a

0800363c <gsm_cmd>:
/* Util funcs */
// Check if target string exists in buffer
uint8_t find_string_in_buffer(const char* buffer, const char* target) {
}

uint8_t gsm_cmd(char *cmd, char *op_check, uint16_t wtime) {
 800363c:	b5b0      	push	{r4, r5, r7, lr}
 800363e:	4c20      	ldr	r4, [pc, #128]	@ (80036c0 <gsm_cmd+0x84>)
 8003640:	44a5      	add	sp, r4
 8003642:	af00      	add	r7, sp, #0
 8003644:	60f8      	str	r0, [r7, #12]
 8003646:	60b9      	str	r1, [r7, #8]
 8003648:	4b1e      	ldr	r3, [pc, #120]	@ (80036c4 <gsm_cmd+0x88>)
 800364a:	2582      	movs	r5, #130	@ 0x82
 800364c:	00ad      	lsls	r5, r5, #2
 800364e:	195b      	adds	r3, r3, r5
 8003650:	19db      	adds	r3, r3, r7
 8003652:	801a      	strh	r2, [r3, #0]
	char cmd_string[500];
	memset(cmd_string, 0, 20);
 8003654:	2414      	movs	r4, #20
 8003656:	193b      	adds	r3, r7, r4
 8003658:	2214      	movs	r2, #20
 800365a:	2100      	movs	r1, #0
 800365c:	0018      	movs	r0, r3
 800365e:	f008 f935 	bl	800b8cc <memset>
	sprintf(cmd_string, "%s%s", cmd, "\r\n" );
 8003662:	4b19      	ldr	r3, [pc, #100]	@ (80036c8 <gsm_cmd+0x8c>)
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	4919      	ldr	r1, [pc, #100]	@ (80036cc <gsm_cmd+0x90>)
 8003668:	1938      	adds	r0, r7, r4
 800366a:	f008 f8c1 	bl	800b7f0 <siprintf>
	gsm_tx_busy = 1;
 800366e:	4b18      	ldr	r3, [pc, #96]	@ (80036d0 <gsm_cmd+0x94>)
 8003670:	2201      	movs	r2, #1
 8003672:	701a      	strb	r2, [r3, #0]
	gsm_rx_timeout = wtime * 10;
 8003674:	4b13      	ldr	r3, [pc, #76]	@ (80036c4 <gsm_cmd+0x88>)
 8003676:	195b      	adds	r3, r3, r5
 8003678:	19db      	adds	r3, r3, r7
 800367a:	881b      	ldrh	r3, [r3, #0]
 800367c:	1c1a      	adds	r2, r3, #0
 800367e:	0092      	lsls	r2, r2, #2
 8003680:	18d3      	adds	r3, r2, r3
 8003682:	18db      	adds	r3, r3, r3
 8003684:	b29a      	uxth	r2, r3
 8003686:	4b13      	ldr	r3, [pc, #76]	@ (80036d4 <gsm_cmd+0x98>)
 8003688:	801a      	strh	r2, [r3, #0]
	strcpy(gsm_match_resp, op_check);
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	4b12      	ldr	r3, [pc, #72]	@ (80036d8 <gsm_cmd+0x9c>)
 800368e:	0011      	movs	r1, r2
 8003690:	0018      	movs	r0, r3
 8003692:	f008 f9b8 	bl	800ba06 <strcpy>
	gsm_status = GSM_WAIT;
 8003696:	4b11      	ldr	r3, [pc, #68]	@ (80036dc <gsm_cmd+0xa0>)
 8003698:	2202      	movs	r2, #2
 800369a:	701a      	strb	r2, [r3, #0]
	return HAL_UART_Transmit_DMA(&huart3, (uint8_t *)cmd_string, strlen(cmd_string));
 800369c:	193b      	adds	r3, r7, r4
 800369e:	0018      	movs	r0, r3
 80036a0:	f7fc fd2e 	bl	8000100 <strlen>
 80036a4:	0003      	movs	r3, r0
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	1939      	adds	r1, r7, r4
 80036aa:	4b0d      	ldr	r3, [pc, #52]	@ (80036e0 <gsm_cmd+0xa4>)
 80036ac:	0018      	movs	r0, r3
 80036ae:	f006 f8cf 	bl	8009850 <HAL_UART_Transmit_DMA>
 80036b2:	0003      	movs	r3, r0
}
 80036b4:	0018      	movs	r0, r3
 80036b6:	46bd      	mov	sp, r7
 80036b8:	2382      	movs	r3, #130	@ 0x82
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	449d      	add	sp, r3
 80036be:	bdb0      	pop	{r4, r5, r7, pc}
 80036c0:	fffffdf8 	.word	0xfffffdf8
 80036c4:	fffffdfe 	.word	0xfffffdfe
 80036c8:	0800dbe0 	.word	0x0800dbe0
 80036cc:	0800dbe4 	.word	0x0800dbe4
 80036d0:	20000578 	.word	0x20000578
 80036d4:	2000057e 	.word	0x2000057e
 80036d8:	200005e8 	.word	0x200005e8
 80036dc:	2000057a 	.word	0x2000057a
 80036e0:	200003d8 	.word	0x200003d8

080036e4 <gsm_is_valid_resp>:

uint8_t gsm_is_valid_resp() {
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
    return strstr(gsm_rx_buffer, gsm_match_resp) != NULL;
 80036e8:	4a06      	ldr	r2, [pc, #24]	@ (8003704 <gsm_is_valid_resp+0x20>)
 80036ea:	4b07      	ldr	r3, [pc, #28]	@ (8003708 <gsm_is_valid_resp+0x24>)
 80036ec:	0011      	movs	r1, r2
 80036ee:	0018      	movs	r0, r3
 80036f0:	f008 f8f4 	bl	800b8dc <strstr>
 80036f4:	0003      	movs	r3, r0
 80036f6:	1e5a      	subs	r2, r3, #1
 80036f8:	4193      	sbcs	r3, r2
 80036fa:	b2db      	uxtb	r3, r3
}
 80036fc:	0018      	movs	r0, r3
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	46c0      	nop			@ (mov r8, r8)
 8003704:	200005e8 	.word	0x200005e8
 8003708:	20000584 	.word	0x20000584

0800370c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3) {
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a0d      	ldr	r2, [pc, #52]	@ (8003750 <HAL_UART_TxCpltCallback+0x44>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d114      	bne.n	8003748 <HAL_UART_TxCpltCallback+0x3c>
		gsm_tx_busy = 0;
 800371e:	4b0d      	ldr	r3, [pc, #52]	@ (8003754 <HAL_UART_TxCpltCallback+0x48>)
 8003720:	2200      	movs	r2, #0
 8003722:	701a      	strb	r2, [r3, #0]
		gsm_rx_busy = 1;
 8003724:	4b0c      	ldr	r3, [pc, #48]	@ (8003758 <HAL_UART_TxCpltCallback+0x4c>)
 8003726:	2201      	movs	r2, #1
 8003728:	701a      	strb	r2, [r3, #0]
		memset(gsm_rx_buffer, 0, GSM_RX_BUFFER_SIZE);
 800372a:	4b0c      	ldr	r3, [pc, #48]	@ (800375c <HAL_UART_TxCpltCallback+0x50>)
 800372c:	2264      	movs	r2, #100	@ 0x64
 800372e:	2100      	movs	r1, #0
 8003730:	0018      	movs	r0, r3
 8003732:	f008 f8cb 	bl	800b8cc <memset>
		HAL_UART_Receive_DMA(huart, gsm_rx_buffer, GSM_RX_BUFFER_SIZE);
 8003736:	4909      	ldr	r1, [pc, #36]	@ (800375c <HAL_UART_TxCpltCallback+0x50>)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2264      	movs	r2, #100	@ 0x64
 800373c:	0018      	movs	r0, r3
 800373e:	f006 f919 	bl	8009974 <HAL_UART_Receive_DMA>
		gsm_rx_flag = 1;
 8003742:	4b07      	ldr	r3, [pc, #28]	@ (8003760 <HAL_UART_TxCpltCallback+0x54>)
 8003744:	2201      	movs	r2, #1
 8003746:	701a      	strb	r2, [r3, #0]
	}
}
 8003748:	46c0      	nop			@ (mov r8, r8)
 800374a:	46bd      	mov	sp, r7
 800374c:	b002      	add	sp, #8
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40004800 	.word	0x40004800
 8003754:	20000578 	.word	0x20000578
 8003758:	20000579 	.word	0x20000579
 800375c:	20000584 	.word	0x20000584
 8003760:	20000581 	.word	0x20000581

08003764 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM16) {
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a8a      	ldr	r2, [pc, #552]	@ (800399c <HAL_TIM_PeriodElapsedCallback+0x238>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d000      	beq.n	8003778 <HAL_TIM_PeriodElapsedCallback+0x14>
 8003776:	e10c      	b.n	8003992 <HAL_TIM_PeriodElapsedCallback+0x22e>
		if(ms > 10000) {
 8003778:	4b89      	ldr	r3, [pc, #548]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a89      	ldr	r2, [pc, #548]	@ (80039a4 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d927      	bls.n	80037d2 <HAL_TIM_PeriodElapsedCallback+0x6e>
			if(sec > 60) {
 8003782:	4b89      	ldr	r3, [pc, #548]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	2b3c      	cmp	r3, #60	@ 0x3c
 8003788:	d916      	bls.n	80037b8 <HAL_TIM_PeriodElapsedCallback+0x54>
				if(min > 60) {
 800378a:	4b88      	ldr	r3, [pc, #544]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x248>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2b3c      	cmp	r3, #60	@ 0x3c
 8003790:	d909      	bls.n	80037a6 <HAL_TIM_PeriodElapsedCallback+0x42>
					min = 0;
 8003792:	4b86      	ldr	r3, [pc, #536]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x248>)
 8003794:	2200      	movs	r2, #0
 8003796:	601a      	str	r2, [r3, #0]
					hr++;
 8003798:	4b85      	ldr	r3, [pc, #532]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 800379a:	881b      	ldrh	r3, [r3, #0]
 800379c:	3301      	adds	r3, #1
 800379e:	b29a      	uxth	r2, r3
 80037a0:	4b83      	ldr	r3, [pc, #524]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80037a2:	801a      	strh	r2, [r3, #0]
 80037a4:	e004      	b.n	80037b0 <HAL_TIM_PeriodElapsedCallback+0x4c>
				}
				else min++;
 80037a6:	4b81      	ldr	r3, [pc, #516]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x248>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	1c5a      	adds	r2, r3, #1
 80037ac:	4b7f      	ldr	r3, [pc, #508]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x248>)
 80037ae:	601a      	str	r2, [r3, #0]
				sec = 0;
 80037b0:	4b7d      	ldr	r3, [pc, #500]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	701a      	strb	r2, [r3, #0]
 80037b6:	e005      	b.n	80037c4 <HAL_TIM_PeriodElapsedCallback+0x60>
			} else sec++;
 80037b8:	4b7b      	ldr	r3, [pc, #492]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	3301      	adds	r3, #1
 80037be:	b2da      	uxtb	r2, r3
 80037c0:	4b79      	ldr	r3, [pc, #484]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80037c2:	701a      	strb	r2, [r3, #0]
			ms = 0;
 80037c4:	4b76      	ldr	r3, [pc, #472]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	601a      	str	r2, [r3, #0]
			vi_update_flag = 1;
 80037ca:	4b7a      	ldr	r3, [pc, #488]	@ (80039b4 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80037cc:	2201      	movs	r2, #1
 80037ce:	701a      	strb	r2, [r3, #0]
 80037d0:	e004      	b.n	80037dc <HAL_TIM_PeriodElapsedCallback+0x78>
			/*###*/
		} else ms++;
 80037d2:	4b73      	ldr	r3, [pc, #460]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	1c5a      	adds	r2, r3, #1
 80037d8:	4b71      	ldr	r3, [pc, #452]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80037da:	601a      	str	r2, [r3, #0]

		if(ms % 5000 == 0)
 80037dc:	4b70      	ldr	r3, [pc, #448]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4975      	ldr	r1, [pc, #468]	@ (80039b8 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80037e2:	0018      	movs	r0, r3
 80037e4:	f7fc fd2e 	bl	8000244 <__aeabi_uidivmod>
 80037e8:	1e0b      	subs	r3, r1, #0
 80037ea:	d102      	bne.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x8e>
			sensor_refresh_flag = 1;
 80037ec:	4b73      	ldr	r3, [pc, #460]	@ (80039bc <HAL_TIM_PeriodElapsedCallback+0x258>)
 80037ee:	2201      	movs	r2, #1
 80037f0:	701a      	strb	r2, [r3, #0]
		btn1_timer = btn1_flag ? btn1_timer + 1: 0;
 80037f2:	4b73      	ldr	r3, [pc, #460]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d004      	beq.n	8003804 <HAL_TIM_PeriodElapsedCallback+0xa0>
 80037fa:	4b72      	ldr	r3, [pc, #456]	@ (80039c4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80037fc:	881b      	ldrh	r3, [r3, #0]
 80037fe:	3301      	adds	r3, #1
 8003800:	b29a      	uxth	r2, r3
 8003802:	e000      	b.n	8003806 <HAL_TIM_PeriodElapsedCallback+0xa2>
 8003804:	2200      	movs	r2, #0
 8003806:	4b6f      	ldr	r3, [pc, #444]	@ (80039c4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8003808:	801a      	strh	r2, [r3, #0]
		btn2_timer = btn2_flag ? btn2_timer + 1: 0;
 800380a:	4b6f      	ldr	r3, [pc, #444]	@ (80039c8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d004      	beq.n	800381c <HAL_TIM_PeriodElapsedCallback+0xb8>
 8003812:	4b6e      	ldr	r3, [pc, #440]	@ (80039cc <HAL_TIM_PeriodElapsedCallback+0x268>)
 8003814:	881b      	ldrh	r3, [r3, #0]
 8003816:	3301      	adds	r3, #1
 8003818:	b29a      	uxth	r2, r3
 800381a:	e000      	b.n	800381e <HAL_TIM_PeriodElapsedCallback+0xba>
 800381c:	2200      	movs	r2, #0
 800381e:	4b6b      	ldr	r3, [pc, #428]	@ (80039cc <HAL_TIM_PeriodElapsedCallback+0x268>)
 8003820:	801a      	strh	r2, [r3, #0]
		btn3_timer = btn3_flag ? btn3_timer + 1: 0;
 8003822:	4b6b      	ldr	r3, [pc, #428]	@ (80039d0 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d004      	beq.n	8003834 <HAL_TIM_PeriodElapsedCallback+0xd0>
 800382a:	4b6a      	ldr	r3, [pc, #424]	@ (80039d4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 800382c:	881b      	ldrh	r3, [r3, #0]
 800382e:	3301      	adds	r3, #1
 8003830:	b29a      	uxth	r2, r3
 8003832:	e000      	b.n	8003836 <HAL_TIM_PeriodElapsedCallback+0xd2>
 8003834:	2200      	movs	r2, #0
 8003836:	4b67      	ldr	r3, [pc, #412]	@ (80039d4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8003838:	801a      	strh	r2, [r3, #0]
		led_blink_timer = led_blink_flag ? led_blink_timer + 1: 0;
 800383a:	4b67      	ldr	r3, [pc, #412]	@ (80039d8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d004      	beq.n	800384c <HAL_TIM_PeriodElapsedCallback+0xe8>
 8003842:	4b66      	ldr	r3, [pc, #408]	@ (80039dc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003844:	881b      	ldrh	r3, [r3, #0]
 8003846:	3301      	adds	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	e000      	b.n	800384e <HAL_TIM_PeriodElapsedCallback+0xea>
 800384c:	2200      	movs	r2, #0
 800384e:	4b63      	ldr	r3, [pc, #396]	@ (80039dc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003850:	801a      	strh	r2, [r3, #0]
		if(led_blink_timer > LED_BLINK_TIME) {
 8003852:	4b62      	ldr	r3, [pc, #392]	@ (80039dc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003854:	881a      	ldrh	r2, [r3, #0]
 8003856:	23fa      	movs	r3, #250	@ 0xfa
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	429a      	cmp	r2, r3
 800385c:	d908      	bls.n	8003870 <HAL_TIM_PeriodElapsedCallback+0x10c>
			led_blink_flag =  0;
 800385e:	4b5e      	ldr	r3, [pc, #376]	@ (80039d8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8003860:	2200      	movs	r2, #0
 8003862:	701a      	strb	r2, [r3, #0]
			LED_OFF();
 8003864:	4b5e      	ldr	r3, [pc, #376]	@ (80039e0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8003866:	2200      	movs	r2, #0
 8003868:	2102      	movs	r1, #2
 800386a:	0018      	movs	r0, r3
 800386c:	f003 f903 	bl	8006a76 <HAL_GPIO_WritePin>
		}

		/*B*/
		/* If time up, trigger TRIAC */
		if(triac_mode == MODE_CTRL) {
 8003870:	4b5c      	ldr	r3, [pc, #368]	@ (80039e4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	2b02      	cmp	r3, #2
 8003876:	d14f      	bne.n	8003918 <HAL_TIM_PeriodElapsedCallback+0x1b4>
			triac_timer = triac_timer_flag ? triac_timer + 0.1 : 0;
 8003878:	4b5b      	ldr	r3, [pc, #364]	@ (80039e8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d010      	beq.n	80038a2 <HAL_TIM_PeriodElapsedCallback+0x13e>
 8003880:	4b5a      	ldr	r3, [pc, #360]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	1c18      	adds	r0, r3, #0
 8003886:	f7ff fbb5 	bl	8002ff4 <__aeabi_f2d>
 800388a:	4a59      	ldr	r2, [pc, #356]	@ (80039f0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800388c:	4b59      	ldr	r3, [pc, #356]	@ (80039f4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800388e:	f7fd fc11 	bl	80010b4 <__aeabi_dadd>
 8003892:	0002      	movs	r2, r0
 8003894:	000b      	movs	r3, r1
 8003896:	0010      	movs	r0, r2
 8003898:	0019      	movs	r1, r3
 800389a:	f7ff fbf3 	bl	8003084 <__aeabi_d2f>
 800389e:	1c02      	adds	r2, r0, #0
 80038a0:	e000      	b.n	80038a4 <HAL_TIM_PeriodElapsedCallback+0x140>
 80038a2:	2200      	movs	r2, #0
 80038a4:	4b51      	ldr	r3, [pc, #324]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x288>)
 80038a6:	601a      	str	r2, [r3, #0]

			if(triac_timer >= triac_time) {
 80038a8:	4b50      	ldr	r3, [pc, #320]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x288>)
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	4b52      	ldr	r3, [pc, #328]	@ (80039f8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	1c19      	adds	r1, r3, #0
 80038b2:	1c10      	adds	r0, r2, #0
 80038b4:	f7fc fe24 	bl	8000500 <__aeabi_fcmpge>
 80038b8:	1e03      	subs	r3, r0, #0
 80038ba:	d03d      	beq.n	8003938 <HAL_TIM_PeriodElapsedCallback+0x1d4>
				/* trigger TRIAC */
				triac_timer_flag = 0;
 80038bc:	4b4a      	ldr	r3, [pc, #296]	@ (80039e8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80038be:	2200      	movs	r2, #0
 80038c0:	701a      	strb	r2, [r3, #0]
				TRIAC1_SET(1); /* trigger pulse */
 80038c2:	4b47      	ldr	r3, [pc, #284]	@ (80039e0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80038c4:	2201      	movs	r2, #1
 80038c6:	2101      	movs	r1, #1
 80038c8:	0018      	movs	r0, r3
 80038ca:	f003 f8d4 	bl	8006a76 <HAL_GPIO_WritePin>
				TRIAC2_SET(1);
 80038ce:	2380      	movs	r3, #128	@ 0x80
 80038d0:	019b      	lsls	r3, r3, #6
 80038d2:	484a      	ldr	r0, [pc, #296]	@ (80039fc <HAL_TIM_PeriodElapsedCallback+0x298>)
 80038d4:	2201      	movs	r2, #1
 80038d6:	0019      	movs	r1, r3
 80038d8:	f003 f8cd 	bl	8006a76 <HAL_GPIO_WritePin>
				for(uint8_t i = 0; i < 100; i++);
 80038dc:	230f      	movs	r3, #15
 80038de:	18fb      	adds	r3, r7, r3
 80038e0:	2200      	movs	r2, #0
 80038e2:	701a      	strb	r2, [r3, #0]
 80038e4:	e005      	b.n	80038f2 <HAL_TIM_PeriodElapsedCallback+0x18e>
 80038e6:	210f      	movs	r1, #15
 80038e8:	187b      	adds	r3, r7, r1
 80038ea:	781a      	ldrb	r2, [r3, #0]
 80038ec:	187b      	adds	r3, r7, r1
 80038ee:	3201      	adds	r2, #1
 80038f0:	701a      	strb	r2, [r3, #0]
 80038f2:	230f      	movs	r3, #15
 80038f4:	18fb      	adds	r3, r7, r3
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	2b63      	cmp	r3, #99	@ 0x63
 80038fa:	d9f4      	bls.n	80038e6 <HAL_TIM_PeriodElapsedCallback+0x182>
				TRIAC1_SET(0); /* turn it off */
 80038fc:	4b38      	ldr	r3, [pc, #224]	@ (80039e0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80038fe:	2200      	movs	r2, #0
 8003900:	2101      	movs	r1, #1
 8003902:	0018      	movs	r0, r3
 8003904:	f003 f8b7 	bl	8006a76 <HAL_GPIO_WritePin>
				TRIAC2_SET(0);
 8003908:	2380      	movs	r3, #128	@ 0x80
 800390a:	019b      	lsls	r3, r3, #6
 800390c:	483b      	ldr	r0, [pc, #236]	@ (80039fc <HAL_TIM_PeriodElapsedCallback+0x298>)
 800390e:	2200      	movs	r2, #0
 8003910:	0019      	movs	r1, r3
 8003912:	f003 f8b0 	bl	8006a76 <HAL_GPIO_WritePin>
 8003916:	e00f      	b.n	8003938 <HAL_TIM_PeriodElapsedCallback+0x1d4>
			}
		} else {
			TRIAC1_SET(0); /* trigger TRIAC */
 8003918:	4b31      	ldr	r3, [pc, #196]	@ (80039e0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800391a:	2200      	movs	r2, #0
 800391c:	2101      	movs	r1, #1
 800391e:	0018      	movs	r0, r3
 8003920:	f003 f8a9 	bl	8006a76 <HAL_GPIO_WritePin>
			TRIAC2_SET(0);
 8003924:	2380      	movs	r3, #128	@ 0x80
 8003926:	019b      	lsls	r3, r3, #6
 8003928:	4834      	ldr	r0, [pc, #208]	@ (80039fc <HAL_TIM_PeriodElapsedCallback+0x298>)
 800392a:	2200      	movs	r2, #0
 800392c:	0019      	movs	r1, r3
 800392e:	f003 f8a2 	bl	8006a76 <HAL_GPIO_WritePin>
			triac_time = 0;
 8003932:	4b31      	ldr	r3, [pc, #196]	@ (80039f8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003934:	2200      	movs	r2, #0
 8003936:	601a      	str	r2, [r3, #0]
		}
		/*B*/
		gsm_rx_timer = gsm_rx_flag ? gsm_rx_timer + 1: 0;
 8003938:	4b31      	ldr	r3, [pc, #196]	@ (8003a00 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d005      	beq.n	800394e <HAL_TIM_PeriodElapsedCallback+0x1ea>
 8003942:	4b30      	ldr	r3, [pc, #192]	@ (8003a04 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003944:	881b      	ldrh	r3, [r3, #0]
 8003946:	b29b      	uxth	r3, r3
 8003948:	3301      	adds	r3, #1
 800394a:	b29a      	uxth	r2, r3
 800394c:	e000      	b.n	8003950 <HAL_TIM_PeriodElapsedCallback+0x1ec>
 800394e:	2200      	movs	r2, #0
 8003950:	4b2c      	ldr	r3, [pc, #176]	@ (8003a04 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003952:	801a      	strh	r2, [r3, #0]
		if(gsm_rx_timer > gsm_rx_timeout) {
 8003954:	4b2b      	ldr	r3, [pc, #172]	@ (8003a04 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003956:	881b      	ldrh	r3, [r3, #0]
 8003958:	b29a      	uxth	r2, r3
 800395a:	4b2b      	ldr	r3, [pc, #172]	@ (8003a08 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800395c:	881b      	ldrh	r3, [r3, #0]
 800395e:	b29b      	uxth	r3, r3
 8003960:	429a      	cmp	r2, r3
 8003962:	d916      	bls.n	8003992 <HAL_TIM_PeriodElapsedCallback+0x22e>
			gsm_rx_timer = 0;
 8003964:	4b27      	ldr	r3, [pc, #156]	@ (8003a04 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003966:	2200      	movs	r2, #0
 8003968:	801a      	strh	r2, [r3, #0]
			/* TODO process gsm_rx_buffer */
			if(gsm_is_valid_resp())
 800396a:	f7ff febb 	bl	80036e4 <gsm_is_valid_resp>
 800396e:	1e03      	subs	r3, r0, #0
 8003970:	d003      	beq.n	800397a <HAL_TIM_PeriodElapsedCallback+0x216>
				gsm_status = GSM_OK;
 8003972:	4b26      	ldr	r3, [pc, #152]	@ (8003a0c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003974:	2200      	movs	r2, #0
 8003976:	701a      	strb	r2, [r3, #0]
 8003978:	e002      	b.n	8003980 <HAL_TIM_PeriodElapsedCallback+0x21c>
			else
				gsm_status = GSM_NOK;
 800397a:	4b24      	ldr	r3, [pc, #144]	@ (8003a0c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800397c:	2263      	movs	r2, #99	@ 0x63
 800397e:	701a      	strb	r2, [r3, #0]

//			memset(gsm_rx_buffer, 0, GSM_RX_BUFFER_SIZE);
			gsm_rx_flag = 0; /* clear everything... */
 8003980:	4b1f      	ldr	r3, [pc, #124]	@ (8003a00 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003982:	2200      	movs	r2, #0
 8003984:	701a      	strb	r2, [r3, #0]
			gsm_tx_busy = 0; /* ...to read data again */
 8003986:	4b22      	ldr	r3, [pc, #136]	@ (8003a10 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8003988:	2200      	movs	r2, #0
 800398a:	701a      	strb	r2, [r3, #0]
			gsm_rx_busy = 0;
 800398c:	4b21      	ldr	r3, [pc, #132]	@ (8003a14 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800398e:	2200      	movs	r2, #0
 8003990:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8003992:	46c0      	nop			@ (mov r8, r8)
 8003994:	46bd      	mov	sp, r7
 8003996:	b004      	add	sp, #16
 8003998:	bd80      	pop	{r7, pc}
 800399a:	46c0      	nop			@ (mov r8, r8)
 800399c:	40014400 	.word	0x40014400
 80039a0:	20000534 	.word	0x20000534
 80039a4:	00002710 	.word	0x00002710
 80039a8:	20000538 	.word	0x20000538
 80039ac:	2000053c 	.word	0x2000053c
 80039b0:	20000540 	.word	0x20000540
 80039b4:	2000056b 	.word	0x2000056b
 80039b8:	00001388 	.word	0x00001388
 80039bc:	20000532 	.word	0x20000532
 80039c0:	20000524 	.word	0x20000524
 80039c4:	20000528 	.word	0x20000528
 80039c8:	20000525 	.word	0x20000525
 80039cc:	2000052a 	.word	0x2000052a
 80039d0:	20000526 	.word	0x20000526
 80039d4:	2000052c 	.word	0x2000052c
 80039d8:	20000530 	.word	0x20000530
 80039dc:	2000052e 	.word	0x2000052e
 80039e0:	50001400 	.word	0x50001400
 80039e4:	20000568 	.word	0x20000568
 80039e8:	2000055d 	.word	0x2000055d
 80039ec:	20000560 	.word	0x20000560
 80039f0:	9999999a 	.word	0x9999999a
 80039f4:	3fb99999 	.word	0x3fb99999
 80039f8:	20000564 	.word	0x20000564
 80039fc:	50000800 	.word	0x50000800
 8003a00:	20000581 	.word	0x20000581
 8003a04:	2000057c 	.word	0x2000057c
 8003a08:	2000057e 	.word	0x2000057e
 8003a0c:	2000057a 	.word	0x2000057a
 8003a10:	20000578 	.word	0x20000578
 8003a14:	20000579 	.word	0x20000579

08003a18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a1a:	46de      	mov	lr, fp
 8003a1c:	4657      	mov	r7, sl
 8003a1e:	464e      	mov	r6, r9
 8003a20:	4645      	mov	r5, r8
 8003a22:	b5e0      	push	{r5, r6, r7, lr}
 8003a24:	b0cb      	sub	sp, #300	@ 0x12c
 8003a26:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003a28:	f001 fc1a 	bl	8005260 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003a2c:	f000 fcc2 	bl	80043b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003a30:	f000 feac 	bl	800478c <MX_GPIO_Init>
  MX_DMA_Init();
 8003a34:	f000 fe84 	bl	8004740 <MX_DMA_Init>
  MX_TIM16_Init();
 8003a38:	f000 fe28 	bl	800468c <MX_TIM16_Init>
  MX_I2C1_Init();
 8003a3c:	f000 fda6 	bl	800458c <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8003a40:	f000 fe4a 	bl	80046d8 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8003a44:	f000 fd10 	bl	8004468 <MX_ADC1_Init>
  MX_SPI2_Init();
 8003a48:	f000 fde0 	bl	800460c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	TRIAC1_SET(0);
 8003a4c:	4bf8      	ldr	r3, [pc, #992]	@ (8003e30 <main+0x418>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	2101      	movs	r1, #1
 8003a52:	0018      	movs	r0, r3
 8003a54:	f003 f80f 	bl	8006a76 <HAL_GPIO_WritePin>
	TRIAC2_SET(0);
 8003a58:	2380      	movs	r3, #128	@ 0x80
 8003a5a:	019b      	lsls	r3, r3, #6
 8003a5c:	48f5      	ldr	r0, [pc, #980]	@ (8003e34 <main+0x41c>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	0019      	movs	r1, r3
 8003a62:	f003 f808 	bl	8006a76 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint8_t sdo[2] = { 0, 0 };
 8003a66:	23f0      	movs	r3, #240	@ 0xf0
 8003a68:	18fb      	adds	r3, r7, r3
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	801a      	strh	r2, [r3, #0]
	uint16_t temp_word;
	uint8_t temp_state = 0;
 8003a6e:	2308      	movs	r3, #8
 8003a70:	33ff      	adds	r3, #255	@ 0xff
 8003a72:	18fb      	adds	r3, r7, r3
 8003a74:	2200      	movs	r2, #0
 8003a76:	701a      	strb	r2, [r3, #0]
	uint16_t temp12b = 0;
 8003a78:	1d7b      	adds	r3, r7, #5
 8003a7a:	33ff      	adds	r3, #255	@ 0xff
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	801a      	strh	r2, [r3, #0]

	TEMP1_CS(1);
 8003a80:	4bed      	ldr	r3, [pc, #948]	@ (8003e38 <main+0x420>)
 8003a82:	2280      	movs	r2, #128	@ 0x80
 8003a84:	0112      	lsls	r2, r2, #4
 8003a86:	619a      	str	r2, [r3, #24]
	TEMP1_CS(0);
 8003a88:	4beb      	ldr	r3, [pc, #940]	@ (8003e38 <main+0x420>)
 8003a8a:	2280      	movs	r2, #128	@ 0x80
 8003a8c:	0112      	lsls	r2, r2, #4
 8003a8e:	629a      	str	r2, [r3, #40]	@ 0x28
	TEMP5_CS(0);
 8003a90:	4be9      	ldr	r3, [pc, #932]	@ (8003e38 <main+0x420>)
 8003a92:	2280      	movs	r2, #128	@ 0x80
 8003a94:	0212      	lsls	r2, r2, #8
 8003a96:	629a      	str	r2, [r3, #40]	@ 0x28
	TEMP5_CS(1);
 8003a98:	4be7      	ldr	r3, [pc, #924]	@ (8003e38 <main+0x420>)
 8003a9a:	2280      	movs	r2, #128	@ 0x80
 8003a9c:	0212      	lsls	r2, r2, #8
 8003a9e:	619a      	str	r2, [r3, #24]
	TEMP1_CS(1);
 8003aa0:	4be5      	ldr	r3, [pc, #916]	@ (8003e38 <main+0x420>)
 8003aa2:	2280      	movs	r2, #128	@ 0x80
 8003aa4:	0112      	lsls	r2, r2, #4
 8003aa6:	619a      	str	r2, [r3, #24]
	TEMP1_CS(0);
 8003aa8:	4be3      	ldr	r3, [pc, #908]	@ (8003e38 <main+0x420>)
 8003aaa:	2280      	movs	r2, #128	@ 0x80
 8003aac:	0112      	lsls	r2, r2, #4
 8003aae:	629a      	str	r2, [r3, #40]	@ 0x28
	TEMP5_CS(0);
 8003ab0:	4be1      	ldr	r3, [pc, #900]	@ (8003e38 <main+0x420>)
 8003ab2:	2280      	movs	r2, #128	@ 0x80
 8003ab4:	0212      	lsls	r2, r2, #8
 8003ab6:	629a      	str	r2, [r3, #40]	@ 0x28
	TEMP5_CS(1);
 8003ab8:	4bdf      	ldr	r3, [pc, #892]	@ (8003e38 <main+0x420>)
 8003aba:	2280      	movs	r2, #128	@ 0x80
 8003abc:	0212      	lsls	r2, r2, #8
 8003abe:	619a      	str	r2, [r3, #24]
	TEMP1_CS(1);
 8003ac0:	4bdd      	ldr	r3, [pc, #884]	@ (8003e38 <main+0x420>)
 8003ac2:	2280      	movs	r2, #128	@ 0x80
 8003ac4:	0112      	lsls	r2, r2, #4
 8003ac6:	619a      	str	r2, [r3, #24]
	TEMP1_CS(0);
 8003ac8:	4bdb      	ldr	r3, [pc, #876]	@ (8003e38 <main+0x420>)
 8003aca:	2280      	movs	r2, #128	@ 0x80
 8003acc:	0112      	lsls	r2, r2, #4
 8003ace:	629a      	str	r2, [r3, #40]	@ 0x28
	TEMP5_CS(0);
 8003ad0:	4bd9      	ldr	r3, [pc, #868]	@ (8003e38 <main+0x420>)
 8003ad2:	2280      	movs	r2, #128	@ 0x80
 8003ad4:	0212      	lsls	r2, r2, #8
 8003ad6:	629a      	str	r2, [r3, #40]	@ 0x28
	TEMP5_CS(1);
 8003ad8:	4bd7      	ldr	r3, [pc, #860]	@ (8003e38 <main+0x420>)
 8003ada:	2280      	movs	r2, #128	@ 0x80
 8003adc:	0212      	lsls	r2, r2, #8
 8003ade:	619a      	str	r2, [r3, #24]
	TEMP2_CS(1);
 8003ae0:	4bd5      	ldr	r3, [pc, #852]	@ (8003e38 <main+0x420>)
 8003ae2:	2280      	movs	r2, #128	@ 0x80
 8003ae4:	0152      	lsls	r2, r2, #5
 8003ae6:	619a      	str	r2, [r3, #24]
	TEMP4_CS(1);
 8003ae8:	4bd3      	ldr	r3, [pc, #844]	@ (8003e38 <main+0x420>)
 8003aea:	2280      	movs	r2, #128	@ 0x80
 8003aec:	01d2      	lsls	r2, r2, #7
 8003aee:	619a      	str	r2, [r3, #24]
	TEMP5_CS(1);
 8003af0:	4bd1      	ldr	r3, [pc, #836]	@ (8003e38 <main+0x420>)
 8003af2:	2280      	movs	r2, #128	@ 0x80
 8003af4:	0212      	lsls	r2, r2, #8
 8003af6:	619a      	str	r2, [r3, #24]
	TEMP6_CS(1);
 8003af8:	23a0      	movs	r3, #160	@ 0xa0
 8003afa:	05db      	lsls	r3, r3, #23
 8003afc:	2280      	movs	r2, #128	@ 0x80
 8003afe:	0052      	lsls	r2, r2, #1
 8003b00:	619a      	str	r2, [r3, #24]
	TEMP1_CS(0);
 8003b02:	4bcd      	ldr	r3, [pc, #820]	@ (8003e38 <main+0x420>)
 8003b04:	2280      	movs	r2, #128	@ 0x80
 8003b06:	0112      	lsls	r2, r2, #4
 8003b08:	629a      	str	r2, [r3, #40]	@ 0x28

	adc_raw[0] = 0;
 8003b0a:	4bcc      	ldr	r3, [pc, #816]	@ (8003e3c <main+0x424>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	801a      	strh	r2, [r3, #0]
	adc_raw[1] = 0;
 8003b10:	4bca      	ldr	r3, [pc, #808]	@ (8003e3c <main+0x424>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	805a      	strh	r2, [r3, #2]
	adc_raw[2] = 0;
 8003b16:	4bc9      	ldr	r3, [pc, #804]	@ (8003e3c <main+0x424>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	809a      	strh	r2, [r3, #4]
//	HAL_ADC_Start_DMA(&hadc1, adc_raw, 3); /*A*/
	/* GSM stuff */
	char content_string[200] = "";
 8003b1c:	2328      	movs	r3, #40	@ 0x28
 8003b1e:	18fb      	adds	r3, r7, r3
 8003b20:	0018      	movs	r0, r3
 8003b22:	23c8      	movs	r3, #200	@ 0xc8
 8003b24:	001a      	movs	r2, r3
 8003b26:	2100      	movs	r1, #0
 8003b28:	f007 fed0 	bl	800b8cc <memset>
	char api_key[20] = "F1LOAYMJF47UO4LD"; /* key for testing */
 8003b2c:	2314      	movs	r3, #20
 8003b2e:	18f9      	adds	r1, r7, r3
 8003b30:	4ac3      	ldr	r2, [pc, #780]	@ (8003e40 <main+0x428>)
 8003b32:	000b      	movs	r3, r1
 8003b34:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003b36:	c331      	stmia	r3!, {r0, r4, r5}
 8003b38:	6810      	ldr	r0, [r2, #0]
 8003b3a:	6018      	str	r0, [r3, #0]
 8003b3c:	7912      	ldrb	r2, [r2, #4]
 8003b3e:	711a      	strb	r2, [r3, #4]
 8003b40:	2311      	movs	r3, #17
 8003b42:	18cb      	adds	r3, r1, r3
 8003b44:	2203      	movs	r2, #3
 8003b46:	2100      	movs	r1, #0
 8003b48:	0018      	movs	r0, r3
 8003b4a:	f007 febf 	bl	800b8cc <memset>
	// "01VH0OM4JU4KG9KN"; // API key
	/* GSM powerkey dance */
	/* TODO implement this using timer interrupts */
	HAL_GPIO_WritePin(MCU_RESET_GPIO_Port,MCU_RESET_Pin,GPIO_PIN_RESET);
 8003b4e:	23a0      	movs	r3, #160	@ 0xa0
 8003b50:	05db      	lsls	r3, r3, #23
 8003b52:	2200      	movs	r2, #0
 8003b54:	2140      	movs	r1, #64	@ 0x40
 8003b56:	0018      	movs	r0, r3
 8003b58:	f002 ff8d 	bl	8006a76 <HAL_GPIO_WritePin>
	HAL_Delay(2000);
 8003b5c:	23fa      	movs	r3, #250	@ 0xfa
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	0018      	movs	r0, r3
 8003b62:	f001 fc03 	bl	800536c <HAL_Delay>
	HAL_GPIO_WritePin(MCU_RESET_GPIO_Port,MCU_RESET_Pin,GPIO_PIN_SET);
 8003b66:	23a0      	movs	r3, #160	@ 0xa0
 8003b68:	05db      	lsls	r3, r3, #23
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	2140      	movs	r1, #64	@ 0x40
 8003b6e:	0018      	movs	r0, r3
 8003b70:	f002 ff81 	bl	8006a76 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8003b74:	20c8      	movs	r0, #200	@ 0xc8
 8003b76:	f001 fbf9 	bl	800536c <HAL_Delay>
	HAL_GPIO_WritePin(MCU_PWRKEY_GPIO_Port,MCU_PWRKEY_Pin,GPIO_PIN_SET);
 8003b7a:	23a0      	movs	r3, #160	@ 0xa0
 8003b7c:	05db      	lsls	r3, r3, #23
 8003b7e:	2201      	movs	r2, #1
 8003b80:	2180      	movs	r1, #128	@ 0x80
 8003b82:	0018      	movs	r0, r3
 8003b84:	f002 ff77 	bl	8006a76 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8003b88:	20c8      	movs	r0, #200	@ 0xc8
 8003b8a:	f001 fbef 	bl	800536c <HAL_Delay>
	HAL_GPIO_WritePin(MCU_PWRKEY_GPIO_Port,MCU_PWRKEY_Pin,GPIO_PIN_RESET);
 8003b8e:	23a0      	movs	r3, #160	@ 0xa0
 8003b90:	05db      	lsls	r3, r3, #23
 8003b92:	2200      	movs	r2, #0
 8003b94:	2180      	movs	r1, #128	@ 0x80
 8003b96:	0018      	movs	r0, r3
 8003b98:	f002 ff6d 	bl	8006a76 <HAL_GPIO_WritePin>
	HAL_Delay(700);
 8003b9c:	23af      	movs	r3, #175	@ 0xaf
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	f001 fbe3 	bl	800536c <HAL_Delay>
	HAL_GPIO_WritePin(MCU_PWRKEY_GPIO_Port,MCU_PWRKEY_Pin,GPIO_PIN_SET);
 8003ba6:	23a0      	movs	r3, #160	@ 0xa0
 8003ba8:	05db      	lsls	r3, r3, #23
 8003baa:	2201      	movs	r2, #1
 8003bac:	2180      	movs	r1, #128	@ 0x80
 8003bae:	0018      	movs	r0, r3
 8003bb0:	f002 ff61 	bl	8006a76 <HAL_GPIO_WritePin>
	HAL_Delay(15000);
 8003bb4:	4ba3      	ldr	r3, [pc, #652]	@ (8003e44 <main+0x42c>)
 8003bb6:	0018      	movs	r0, r3
 8003bb8:	f001 fbd8 	bl	800536c <HAL_Delay>
	uint8_t prev_idx = 1;
 8003bbc:	1d3b      	adds	r3, r7, #4
 8003bbe:	33ff      	adds	r3, #255	@ 0xff
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	701a      	strb	r2, [r3, #0]

	/* key variables */
	uint8_t active_sensor_idx = 0;
 8003bc4:	1cfb      	adds	r3, r7, #3
 8003bc6:	33ff      	adds	r3, #255	@ 0xff
 8003bc8:	2200      	movs	r2, #0
 8003bca:	701a      	strb	r2, [r3, #0]
	uint16_t set_point = 400; /* Cut the TRIAC off above 400 */
 8003bcc:	1c7b      	adds	r3, r7, #1
 8003bce:	33ff      	adds	r3, #255	@ 0xff
 8003bd0:	22c8      	movs	r2, #200	@ 0xc8
 8003bd2:	0052      	lsls	r2, r2, #1
 8003bd4:	801a      	strh	r2, [r3, #0]

	/* Initialization */
	HAL_TIM_Base_Start_IT(&htim16);
 8003bd6:	4b9c      	ldr	r3, [pc, #624]	@ (8003e48 <main+0x430>)
 8003bd8:	0018      	movs	r0, r3
 8003bda:	f005 fbc9 	bl	8009370 <HAL_TIM_Base_Start_IT>
	triac_timer_flag = 0;
 8003bde:	4b9b      	ldr	r3, [pc, #620]	@ (8003e4c <main+0x434>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	701a      	strb	r2, [r3, #0]
	gsm_cmd_step = -1;
 8003be4:	4b9a      	ldr	r3, [pc, #616]	@ (8003e50 <main+0x438>)
 8003be6:	22ff      	movs	r2, #255	@ 0xff
 8003be8:	701a      	strb	r2, [r3, #0]

	/* ds3231 init */
	DateTime ti;
	DateTime time = {0};
 8003bea:	4b9a      	ldr	r3, [pc, #616]	@ (8003e54 <main+0x43c>)
 8003bec:	2284      	movs	r2, #132	@ 0x84
 8003bee:	0052      	lsls	r2, r2, #1
 8003bf0:	189b      	adds	r3, r3, r2
 8003bf2:	19db      	adds	r3, r3, r7
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	2307      	movs	r3, #7
 8003bf8:	001a      	movs	r2, r3
 8003bfa:	2100      	movs	r1, #0
 8003bfc:	f007 fe66 	bl	800b8cc <memset>
	ti.day = 14;
 8003c00:	210c      	movs	r1, #12
 8003c02:	187b      	adds	r3, r7, r1
 8003c04:	220e      	movs	r2, #14
 8003c06:	701a      	strb	r2, [r3, #0]
	ti.month = 11;
 8003c08:	187b      	adds	r3, r7, r1
 8003c0a:	220b      	movs	r2, #11
 8003c0c:	705a      	strb	r2, [r3, #1]
	ti.year = 24;
 8003c0e:	187b      	adds	r3, r7, r1
 8003c10:	2218      	movs	r2, #24
 8003c12:	70da      	strb	r2, [r3, #3]
	ti.dow = 2;
 8003c14:	187b      	adds	r3, r7, r1
 8003c16:	2202      	movs	r2, #2
 8003c18:	709a      	strb	r2, [r3, #2]
	ti.hr = 21;
 8003c1a:	187b      	adds	r3, r7, r1
 8003c1c:	2215      	movs	r2, #21
 8003c1e:	711a      	strb	r2, [r3, #4]
	ti.min = 14;
 8003c20:	187b      	adds	r3, r7, r1
 8003c22:	220e      	movs	r2, #14
 8003c24:	715a      	strb	r2, [r3, #5]
	ti.sec = 0;
 8003c26:	187b      	adds	r3, r7, r1
 8003c28:	2200      	movs	r2, #0
 8003c2a:	719a      	strb	r2, [r3, #6]
//	ds3231_settime(&ti);
//	ds3231_gettime(&time);
//
//	ds3231_clearalarm1();
//	//DS3231_SetAlarm1(ALARM_MODE_ONCE_PER_SECOND, 0, 0, 0, 0);
	ds3231_clearflagalarm1(); /* clear alarm flag */
 8003c2c:	f7ff fbfa 	bl	8003424 <ds3231_clearflagalarm1>
	ds3231_setalarm1(ALARM_MODE_SEC_MATCHED, 0, 0, 0, 10);
 8003c30:	230a      	movs	r3, #10
 8003c32:	9300      	str	r3, [sp, #0]
 8003c34:	2300      	movs	r3, #0
 8003c36:	2200      	movs	r2, #0
 8003c38:	2100      	movs	r1, #0
 8003c3a:	2003      	movs	r0, #3
 8003c3c:	f7ff fb08 	bl	8003250 <ds3231_setalarm1>
//				TRIAC2_SET(0);
//				triac_time = 0;
//			}
//		}

		if(kwh_update_flag == 1) {
 8003c40:	4b85      	ldr	r3, [pc, #532]	@ (8003e58 <main+0x440>)
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d162      	bne.n	8003d0e <main+0x2f6>
			/* reading ACS37800 */
			HAL_I2C_Mem_Read(&hi2c1, (ACS37800_I2C_ADDR << 1), ACS37800_REG_PACTAVGONEMIN, I2C_MEMADD_SIZE_8BIT, acs37800_p_buffer, 4, 100);
 8003c48:	4884      	ldr	r0, [pc, #528]	@ (8003e5c <main+0x444>)
 8003c4a:	2364      	movs	r3, #100	@ 0x64
 8003c4c:	9302      	str	r3, [sp, #8]
 8003c4e:	2304      	movs	r3, #4
 8003c50:	9301      	str	r3, [sp, #4]
 8003c52:	4b83      	ldr	r3, [pc, #524]	@ (8003e60 <main+0x448>)
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	2301      	movs	r3, #1
 8003c58:	2222      	movs	r2, #34	@ 0x22
 8003c5a:	21fe      	movs	r1, #254	@ 0xfe
 8003c5c:	f003 fa34 	bl	80070c8 <HAL_I2C_Mem_Read>
			uint16_t pavg_raw = (acs37800_p_buffer[1] << 8) | acs37800_p_buffer[0];
 8003c60:	4b7f      	ldr	r3, [pc, #508]	@ (8003e60 <main+0x448>)
 8003c62:	785b      	ldrb	r3, [r3, #1]
 8003c64:	b21b      	sxth	r3, r3
 8003c66:	021b      	lsls	r3, r3, #8
 8003c68:	b21a      	sxth	r2, r3
 8003c6a:	4b7d      	ldr	r3, [pc, #500]	@ (8003e60 <main+0x448>)
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	b21b      	sxth	r3, r3
 8003c70:	4313      	orrs	r3, r2
 8003c72:	b21a      	sxth	r2, r3
 8003c74:	21fe      	movs	r1, #254	@ 0xfe
 8003c76:	187b      	adds	r3, r7, r1
 8003c78:	801a      	strh	r2, [r3, #0]
			pavg_final = pavg_raw;
 8003c7a:	187b      	adds	r3, r7, r1
 8003c7c:	881b      	ldrh	r3, [r3, #0]
 8003c7e:	0018      	movs	r0, r3
 8003c80:	f7fd f9d2 	bl	8001028 <__aeabi_ui2f>
 8003c84:	1c02      	adds	r2, r0, #0
 8003c86:	4b77      	ldr	r3, [pc, #476]	@ (8003e64 <main+0x44c>)
 8003c88:	601a      	str	r2, [r3, #0]
			float LSBpermW = 3.08; // LSB per mW
 8003c8a:	4b77      	ldr	r3, [pc, #476]	@ (8003e68 <main+0x450>)
 8003c8c:	22f8      	movs	r2, #248	@ 0xf8
 8003c8e:	18b9      	adds	r1, r7, r2
 8003c90:	600b      	str	r3, [r1, #0]
			LSBpermW  *= 30.0 / ACS37800_CURR_SENS_RANGE; // Correct for sensor version
			pavg_final /= LSBpermW; // Convert from codes to mW
 8003c92:	4b74      	ldr	r3, [pc, #464]	@ (8003e64 <main+0x44c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	18ba      	adds	r2, r7, r2
 8003c98:	6811      	ldr	r1, [r2, #0]
 8003c9a:	1c18      	adds	r0, r3, #0
 8003c9c:	f7fc fe2c 	bl	80008f8 <__aeabi_fdiv>
 8003ca0:	1c03      	adds	r3, r0, #0
 8003ca2:	1c1a      	adds	r2, r3, #0
 8003ca4:	4b6f      	ldr	r3, [pc, #444]	@ (8003e64 <main+0x44c>)
 8003ca6:	601a      	str	r2, [r3, #0]
			//Correct for the voltage divider: (RISO1 + RISO2 + RSENSE) / RSENSE
			//Or:  (RISO1 + RISO2 + RISO3 + RISO4 + RSENSE) / RSENSE
			pavg_final /= 0.0008243;
 8003ca8:	4b6e      	ldr	r3, [pc, #440]	@ (8003e64 <main+0x44c>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	1c18      	adds	r0, r3, #0
 8003cae:	f7ff f9a1 	bl	8002ff4 <__aeabi_f2d>
 8003cb2:	4a6e      	ldr	r2, [pc, #440]	@ (8003e6c <main+0x454>)
 8003cb4:	4b6e      	ldr	r3, [pc, #440]	@ (8003e70 <main+0x458>)
 8003cb6:	f7fd fdc3 	bl	8001840 <__aeabi_ddiv>
 8003cba:	0002      	movs	r2, r0
 8003cbc:	000b      	movs	r3, r1
 8003cbe:	0010      	movs	r0, r2
 8003cc0:	0019      	movs	r1, r3
 8003cc2:	f7ff f9df 	bl	8003084 <__aeabi_d2f>
 8003cc6:	1c02      	adds	r2, r0, #0
 8003cc8:	4b66      	ldr	r3, [pc, #408]	@ (8003e64 <main+0x44c>)
 8003cca:	601a      	str	r2, [r3, #0]
			pavg_final /= 1000; // Convert from mW to W
 8003ccc:	4b65      	ldr	r3, [pc, #404]	@ (8003e64 <main+0x44c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4968      	ldr	r1, [pc, #416]	@ (8003e74 <main+0x45c>)
 8003cd2:	1c18      	adds	r0, r3, #0
 8003cd4:	f7fc fe10 	bl	80008f8 <__aeabi_fdiv>
 8003cd8:	1c03      	adds	r3, r0, #0
 8003cda:	1c1a      	adds	r2, r3, #0
 8003cdc:	4b61      	ldr	r3, [pc, #388]	@ (8003e64 <main+0x44c>)
 8003cde:	601a      	str	r2, [r3, #0]

			kwh = kwh + (pavg_final * (1/(float)60));
 8003ce0:	4b60      	ldr	r3, [pc, #384]	@ (8003e64 <main+0x44c>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4964      	ldr	r1, [pc, #400]	@ (8003e78 <main+0x460>)
 8003ce6:	1c18      	adds	r0, r3, #0
 8003ce8:	f7fc ffd4 	bl	8000c94 <__aeabi_fmul>
 8003cec:	1c03      	adds	r3, r0, #0
 8003cee:	1c1a      	adds	r2, r3, #0
 8003cf0:	4b62      	ldr	r3, [pc, #392]	@ (8003e7c <main+0x464>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	1c19      	adds	r1, r3, #0
 8003cf6:	1c10      	adds	r0, r2, #0
 8003cf8:	f7fc fc0c 	bl	8000514 <__aeabi_fadd>
 8003cfc:	1c03      	adds	r3, r0, #0
 8003cfe:	1c1a      	adds	r2, r3, #0
 8003d00:	4b5e      	ldr	r3, [pc, #376]	@ (8003e7c <main+0x464>)
 8003d02:	601a      	str	r2, [r3, #0]
			/* TODO update kwh in EEPROM */
			kwh_update_flag = 0; /* wait till next min */
 8003d04:	4b54      	ldr	r3, [pc, #336]	@ (8003e58 <main+0x440>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	701a      	strb	r2, [r3, #0]
			ds3231_clearflagalarm1(); /* clear alarm flag */
 8003d0a:	f7ff fb8b 	bl	8003424 <ds3231_clearflagalarm1>
		}
		if(vi_update_flag == 1) {
 8003d0e:	4b5c      	ldr	r3, [pc, #368]	@ (8003e80 <main+0x468>)
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d000      	beq.n	8003d18 <main+0x300>
 8003d16:	e082      	b.n	8003e1e <main+0x406>
			HAL_I2C_Mem_Read(&hi2c1, (ACS37800_I2C_ADDR << 1), ACS37800_REG_VIRMS, I2C_MEMADD_SIZE_8BIT, acs37800_vi_buffer, 4, 100);
 8003d18:	4850      	ldr	r0, [pc, #320]	@ (8003e5c <main+0x444>)
 8003d1a:	2364      	movs	r3, #100	@ 0x64
 8003d1c:	9302      	str	r3, [sp, #8]
 8003d1e:	2304      	movs	r3, #4
 8003d20:	9301      	str	r3, [sp, #4]
 8003d22:	4b58      	ldr	r3, [pc, #352]	@ (8003e84 <main+0x46c>)
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	2301      	movs	r3, #1
 8003d28:	2220      	movs	r2, #32
 8003d2a:	21fe      	movs	r1, #254	@ 0xfe
 8003d2c:	f003 f9cc 	bl	80070c8 <HAL_I2C_Mem_Read>
			uint16_t vrms_raw = (acs37800_vi_buffer[1] << 8) | acs37800_vi_buffer[0];
 8003d30:	4b54      	ldr	r3, [pc, #336]	@ (8003e84 <main+0x46c>)
 8003d32:	785b      	ldrb	r3, [r3, #1]
 8003d34:	b21b      	sxth	r3, r3
 8003d36:	021b      	lsls	r3, r3, #8
 8003d38:	b21a      	sxth	r2, r3
 8003d3a:	4b52      	ldr	r3, [pc, #328]	@ (8003e84 <main+0x46c>)
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	b21b      	sxth	r3, r3
 8003d40:	4313      	orrs	r3, r2
 8003d42:	b21a      	sxth	r2, r3
 8003d44:	21f6      	movs	r1, #246	@ 0xf6
 8003d46:	187b      	adds	r3, r7, r1
 8003d48:	801a      	strh	r2, [r3, #0]
			vrms_final = vrms_raw / (float)55000;
 8003d4a:	187b      	adds	r3, r7, r1
 8003d4c:	881b      	ldrh	r3, [r3, #0]
 8003d4e:	0018      	movs	r0, r3
 8003d50:	f7fd f91a 	bl	8000f88 <__aeabi_i2f>
 8003d54:	1c03      	adds	r3, r0, #0
 8003d56:	494c      	ldr	r1, [pc, #304]	@ (8003e88 <main+0x470>)
 8003d58:	1c18      	adds	r0, r3, #0
 8003d5a:	f7fc fdcd 	bl	80008f8 <__aeabi_fdiv>
 8003d5e:	1c03      	adds	r3, r0, #0
 8003d60:	1c1a      	adds	r2, r3, #0
 8003d62:	4b4a      	ldr	r3, [pc, #296]	@ (8003e8c <main+0x474>)
 8003d64:	601a      	str	r2, [r3, #0]
			vrms_final = vrms_final * 250;
 8003d66:	4b49      	ldr	r3, [pc, #292]	@ (8003e8c <main+0x474>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4949      	ldr	r1, [pc, #292]	@ (8003e90 <main+0x478>)
 8003d6c:	1c18      	adds	r0, r3, #0
 8003d6e:	f7fc ff91 	bl	8000c94 <__aeabi_fmul>
 8003d72:	1c03      	adds	r3, r0, #0
 8003d74:	1c1a      	adds	r2, r3, #0
 8003d76:	4b45      	ldr	r3, [pc, #276]	@ (8003e8c <main+0x474>)
 8003d78:	601a      	str	r2, [r3, #0]
			vrms_final = vrms_final / 1000;
 8003d7a:	4b44      	ldr	r3, [pc, #272]	@ (8003e8c <main+0x474>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	493d      	ldr	r1, [pc, #244]	@ (8003e74 <main+0x45c>)
 8003d80:	1c18      	adds	r0, r3, #0
 8003d82:	f7fc fdb9 	bl	80008f8 <__aeabi_fdiv>
 8003d86:	1c03      	adds	r3, r0, #0
 8003d88:	1c1a      	adds	r2, r3, #0
 8003d8a:	4b40      	ldr	r3, [pc, #256]	@ (8003e8c <main+0x474>)
 8003d8c:	601a      	str	r2, [r3, #0]
			vrms_final = vrms_final / 0.0008243;
 8003d8e:	4b3f      	ldr	r3, [pc, #252]	@ (8003e8c <main+0x474>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	1c18      	adds	r0, r3, #0
 8003d94:	f7ff f92e 	bl	8002ff4 <__aeabi_f2d>
 8003d98:	4a34      	ldr	r2, [pc, #208]	@ (8003e6c <main+0x454>)
 8003d9a:	4b35      	ldr	r3, [pc, #212]	@ (8003e70 <main+0x458>)
 8003d9c:	f7fd fd50 	bl	8001840 <__aeabi_ddiv>
 8003da0:	0002      	movs	r2, r0
 8003da2:	000b      	movs	r3, r1
 8003da4:	0010      	movs	r0, r2
 8003da6:	0019      	movs	r1, r3
 8003da8:	f7ff f96c 	bl	8003084 <__aeabi_d2f>
 8003dac:	1c02      	adds	r2, r0, #0
 8003dae:	4b37      	ldr	r3, [pc, #220]	@ (8003e8c <main+0x474>)
 8003db0:	601a      	str	r2, [r3, #0]
			uint16_t irms_raw = (acs37800_vi_buffer[3] << 8) | acs37800_vi_buffer[2];
 8003db2:	4b34      	ldr	r3, [pc, #208]	@ (8003e84 <main+0x46c>)
 8003db4:	78db      	ldrb	r3, [r3, #3]
 8003db6:	b21b      	sxth	r3, r3
 8003db8:	021b      	lsls	r3, r3, #8
 8003dba:	b21a      	sxth	r2, r3
 8003dbc:	4b31      	ldr	r3, [pc, #196]	@ (8003e84 <main+0x46c>)
 8003dbe:	789b      	ldrb	r3, [r3, #2]
 8003dc0:	b21b      	sxth	r3, r3
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	b21a      	sxth	r2, r3
 8003dc6:	21f4      	movs	r1, #244	@ 0xf4
 8003dc8:	187b      	adds	r3, r7, r1
 8003dca:	801a      	strh	r2, [r3, #0]
			irms_final = irms_raw / (float)55000;
 8003dcc:	187b      	adds	r3, r7, r1
 8003dce:	881b      	ldrh	r3, [r3, #0]
 8003dd0:	0018      	movs	r0, r3
 8003dd2:	f7fd f8d9 	bl	8000f88 <__aeabi_i2f>
 8003dd6:	1c03      	adds	r3, r0, #0
 8003dd8:	492b      	ldr	r1, [pc, #172]	@ (8003e88 <main+0x470>)
 8003dda:	1c18      	adds	r0, r3, #0
 8003ddc:	f7fc fd8c 	bl	80008f8 <__aeabi_fdiv>
 8003de0:	1c03      	adds	r3, r0, #0
 8003de2:	1c1a      	adds	r2, r3, #0
 8003de4:	4b2b      	ldr	r3, [pc, #172]	@ (8003e94 <main+0x47c>)
 8003de6:	601a      	str	r2, [r3, #0]
			irms_final = irms_final * ACS37800_CURR_SENS_RANGE;
 8003de8:	4b2a      	ldr	r3, [pc, #168]	@ (8003e94 <main+0x47c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	492a      	ldr	r1, [pc, #168]	@ (8003e98 <main+0x480>)
 8003dee:	1c18      	adds	r0, r3, #0
 8003df0:	f7fc ff50 	bl	8000c94 <__aeabi_fmul>
 8003df4:	1c03      	adds	r3, r0, #0
 8003df6:	1c1a      	adds	r2, r3, #0
 8003df8:	4b26      	ldr	r3, [pc, #152]	@ (8003e94 <main+0x47c>)
 8003dfa:	601a      	str	r2, [r3, #0]
			if(irms_final < 0.050)
 8003dfc:	4b25      	ldr	r3, [pc, #148]	@ (8003e94 <main+0x47c>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	1c18      	adds	r0, r3, #0
 8003e02:	f7ff f8f7 	bl	8002ff4 <__aeabi_f2d>
 8003e06:	4a25      	ldr	r2, [pc, #148]	@ (8003e9c <main+0x484>)
 8003e08:	4b25      	ldr	r3, [pc, #148]	@ (8003ea0 <main+0x488>)
 8003e0a:	f7fc fb21 	bl	8000450 <__aeabi_dcmplt>
 8003e0e:	1e03      	subs	r3, r0, #0
 8003e10:	d002      	beq.n	8003e18 <main+0x400>
				irms_final = 0;
 8003e12:	4b20      	ldr	r3, [pc, #128]	@ (8003e94 <main+0x47c>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	601a      	str	r2, [r3, #0]
			vi_update_flag = 0; /* wait till next sec */
 8003e18:	4b19      	ldr	r3, [pc, #100]	@ (8003e80 <main+0x468>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	701a      	strb	r2, [r3, #0]
		/*###*/
		/* routines */

		/*### Sensor read ###*/
		/*A*/
		if(sensor_refresh_flag == 1) {
 8003e1e:	4b21      	ldr	r3, [pc, #132]	@ (8003ea4 <main+0x48c>)
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d000      	beq.n	8003e28 <main+0x410>
 8003e26:	e0a4      	b.n	8003f72 <main+0x55a>
			sensor_rx_select(sensor_idx);
 8003e28:	4b1f      	ldr	r3, [pc, #124]	@ (8003ea8 <main+0x490>)
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	e03d      	b.n	8003eac <main+0x494>
 8003e30:	50001400 	.word	0x50001400
 8003e34:	50000800 	.word	0x50000800
 8003e38:	50000400 	.word	0x50000400
 8003e3c:	20000550 	.word	0x20000550
 8003e40:	0800dd58 	.word	0x0800dd58
 8003e44:	00003a98 	.word	0x00003a98
 8003e48:	2000038c 	.word	0x2000038c
 8003e4c:	2000055d 	.word	0x2000055d
 8003e50:	20000580 	.word	0x20000580
 8003e54:	fffffefc 	.word	0xfffffefc
 8003e58:	2000056a 	.word	0x2000056a
 8003e5c:	200002d4 	.word	0x200002d4
 8003e60:	20000204 	.word	0x20000204
 8003e64:	20000210 	.word	0x20000210
 8003e68:	40451eb8 	.word	0x40451eb8
 8003e6c:	c5634c00 	.word	0xc5634c00
 8003e70:	3f4b02ba 	.word	0x3f4b02ba
 8003e74:	447a0000 	.word	0x447a0000
 8003e78:	3c888889 	.word	0x3c888889
 8003e7c:	20000558 	.word	0x20000558
 8003e80:	2000056b 	.word	0x2000056b
 8003e84:	20000200 	.word	0x20000200
 8003e88:	4756d800 	.word	0x4756d800
 8003e8c:	20000208 	.word	0x20000208
 8003e90:	437a0000 	.word	0x437a0000
 8003e94:	2000020c 	.word	0x2000020c
 8003e98:	41f00000 	.word	0x41f00000
 8003e9c:	9999999a 	.word	0x9999999a
 8003ea0:	3fa99999 	.word	0x3fa99999
 8003ea4:	20000532 	.word	0x20000532
 8003ea8:	20000531 	.word	0x20000531
 8003eac:	f001 f95e 	bl	800516c <sensor_rx_select>
			HAL_SPI_Receive(&hspi2, (uint8_t *)sdo, 2, 10);
 8003eb0:	24f0      	movs	r4, #240	@ 0xf0
 8003eb2:	1939      	adds	r1, r7, r4
 8003eb4:	48d6      	ldr	r0, [pc, #856]	@ (8004210 <main+0x7f8>)
 8003eb6:	230a      	movs	r3, #10
 8003eb8:	2202      	movs	r2, #2
 8003eba:	f004 fcf9 	bl	80088b0 <HAL_SPI_Receive>
			sensor_rx_disable(); // Disables all IC comms
 8003ebe:	f001 f935 	bl	800512c <sensor_rx_disable>
			temp_state = (((sdo[0] | (sdo[1] << 8)) >> 2) & 0x0001);
 8003ec2:	0020      	movs	r0, r4
 8003ec4:	183b      	adds	r3, r7, r0
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	001a      	movs	r2, r3
 8003eca:	183b      	adds	r3, r7, r0
 8003ecc:	785b      	ldrb	r3, [r3, #1]
 8003ece:	021b      	lsls	r3, r3, #8
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	109b      	asrs	r3, r3, #2
 8003ed4:	b2da      	uxtb	r2, r3
 8003ed6:	2408      	movs	r4, #8
 8003ed8:	34ff      	adds	r4, #255	@ 0xff
 8003eda:	193b      	adds	r3, r7, r4
 8003edc:	2101      	movs	r1, #1
 8003ede:	400a      	ands	r2, r1
 8003ee0:	701a      	strb	r2, [r3, #0]
			temp_word = (sdo[0] | sdo[1] << 8);
 8003ee2:	183b      	adds	r3, r7, r0
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	b21a      	sxth	r2, r3
 8003ee8:	183b      	adds	r3, r7, r0
 8003eea:	785b      	ldrb	r3, [r3, #1]
 8003eec:	b21b      	sxth	r3, r3
 8003eee:	021b      	lsls	r3, r3, #8
 8003ef0:	b21b      	sxth	r3, r3
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	b21a      	sxth	r2, r3
 8003ef6:	21f2      	movs	r1, #242	@ 0xf2
 8003ef8:	187b      	adds	r3, r7, r1
 8003efa:	801a      	strh	r2, [r3, #0]
			temp12b = (temp_word & 0b111111111111000) >> 3;
 8003efc:	187b      	adds	r3, r7, r1
 8003efe:	881b      	ldrh	r3, [r3, #0]
 8003f00:	10db      	asrs	r3, r3, #3
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	1d7b      	adds	r3, r7, #5
 8003f06:	33ff      	adds	r3, #255	@ 0xff
 8003f08:	0512      	lsls	r2, r2, #20
 8003f0a:	0d12      	lsrs	r2, r2, #20
 8003f0c:	801a      	strh	r2, [r3, #0]
			/* store the temp */
			if(temp_state == 1) {
 8003f0e:	193b      	adds	r3, r7, r4
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d107      	bne.n	8003f26 <main+0x50e>
				temperatures[sensor_idx - 1] = -99;
 8003f16:	4bbf      	ldr	r3, [pc, #764]	@ (8004214 <main+0x7fc>)
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	1e5a      	subs	r2, r3, #1
 8003f1c:	4bbe      	ldr	r3, [pc, #760]	@ (8004218 <main+0x800>)
 8003f1e:	0092      	lsls	r2, r2, #2
 8003f20:	49be      	ldr	r1, [pc, #760]	@ (800421c <main+0x804>)
 8003f22:	50d1      	str	r1, [r2, r3]
 8003f24:	e016      	b.n	8003f54 <main+0x53c>
			}
			else {
				temperatures[sensor_idx - 1] = (float)(temp12b*0.25);
 8003f26:	1d7b      	adds	r3, r7, #5
 8003f28:	33ff      	adds	r3, #255	@ 0xff
 8003f2a:	881b      	ldrh	r3, [r3, #0]
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	f7ff f80f 	bl	8002f50 <__aeabi_i2d>
 8003f32:	2200      	movs	r2, #0
 8003f34:	4bba      	ldr	r3, [pc, #744]	@ (8004220 <main+0x808>)
 8003f36:	f7fe f8bd 	bl	80020b4 <__aeabi_dmul>
 8003f3a:	0002      	movs	r2, r0
 8003f3c:	000b      	movs	r3, r1
 8003f3e:	49b5      	ldr	r1, [pc, #724]	@ (8004214 <main+0x7fc>)
 8003f40:	7809      	ldrb	r1, [r1, #0]
 8003f42:	1e4c      	subs	r4, r1, #1
 8003f44:	0010      	movs	r0, r2
 8003f46:	0019      	movs	r1, r3
 8003f48:	f7ff f89c 	bl	8003084 <__aeabi_d2f>
 8003f4c:	1c01      	adds	r1, r0, #0
 8003f4e:	4bb2      	ldr	r3, [pc, #712]	@ (8004218 <main+0x800>)
 8003f50:	00a2      	lsls	r2, r4, #2
 8003f52:	50d1      	str	r1, [r2, r3]
			}
			sensor_idx = sensor_idx >= SENSOR_COUNT ? 1 : sensor_idx + 1;
 8003f54:	4baf      	ldr	r3, [pc, #700]	@ (8004214 <main+0x7fc>)
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d804      	bhi.n	8003f66 <main+0x54e>
 8003f5c:	4bad      	ldr	r3, [pc, #692]	@ (8004214 <main+0x7fc>)
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	3301      	adds	r3, #1
 8003f62:	b2da      	uxtb	r2, r3
 8003f64:	e000      	b.n	8003f68 <main+0x550>
 8003f66:	2201      	movs	r2, #1
 8003f68:	4baa      	ldr	r3, [pc, #680]	@ (8004214 <main+0x7fc>)
 8003f6a:	701a      	strb	r2, [r3, #0]
			sensor_refresh_flag = 0;
 8003f6c:	4bad      	ldr	r3, [pc, #692]	@ (8004224 <main+0x80c>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	701a      	strb	r2, [r3, #0]
		//	}
		//	else {
		//		temperatures[2] = -99;
		//		active_sensor_idx = 2;
		//	}
		sdo[0] = 0;
 8003f72:	21f0      	movs	r1, #240	@ 0xf0
 8003f74:	187b      	adds	r3, r7, r1
 8003f76:	2200      	movs	r2, #0
 8003f78:	701a      	strb	r2, [r3, #0]
		sdo[1] = 0;
 8003f7a:	187b      	adds	r3, r7, r1
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	705a      	strb	r2, [r3, #1]
		temp_word = 0;
 8003f80:	23f2      	movs	r3, #242	@ 0xf2
 8003f82:	18fb      	adds	r3, r7, r3
 8003f84:	2200      	movs	r2, #0
 8003f86:	801a      	strh	r2, [r3, #0]
		temp12b = 0;
 8003f88:	1d7b      	adds	r3, r7, #5
 8003f8a:	33ff      	adds	r3, #255	@ 0xff
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	801a      	strh	r2, [r3, #0]
		//
		/*### ON-OFF Control ###*/
		if(temperatures[0] >= set_point || temperatures[1] >= set_point) {
 8003f90:	4ba1      	ldr	r3, [pc, #644]	@ (8004218 <main+0x800>)
 8003f92:	681c      	ldr	r4, [r3, #0]
 8003f94:	1c7b      	adds	r3, r7, #1
 8003f96:	33ff      	adds	r3, #255	@ 0xff
 8003f98:	881b      	ldrh	r3, [r3, #0]
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	f7fc fff4 	bl	8000f88 <__aeabi_i2f>
 8003fa0:	1c03      	adds	r3, r0, #0
 8003fa2:	1c19      	adds	r1, r3, #0
 8003fa4:	1c20      	adds	r0, r4, #0
 8003fa6:	f7fc faab 	bl	8000500 <__aeabi_fcmpge>
 8003faa:	1e03      	subs	r3, r0, #0
 8003fac:	d10e      	bne.n	8003fcc <main+0x5b4>
 8003fae:	4b9a      	ldr	r3, [pc, #616]	@ (8004218 <main+0x800>)
 8003fb0:	685c      	ldr	r4, [r3, #4]
 8003fb2:	1c7b      	adds	r3, r7, #1
 8003fb4:	33ff      	adds	r3, #255	@ 0xff
 8003fb6:	881b      	ldrh	r3, [r3, #0]
 8003fb8:	0018      	movs	r0, r3
 8003fba:	f7fc ffe5 	bl	8000f88 <__aeabi_i2f>
 8003fbe:	1c03      	adds	r3, r0, #0
 8003fc0:	1c19      	adds	r1, r3, #0
 8003fc2:	1c20      	adds	r0, r4, #0
 8003fc4:	f7fc fa9c 	bl	8000500 <__aeabi_fcmpge>
 8003fc8:	1e03      	subs	r3, r0, #0
 8003fca:	d010      	beq.n	8003fee <main+0x5d6>
			/* Turn TRIAC off */
			TRIAC1_SET(0);
 8003fcc:	4b96      	ldr	r3, [pc, #600]	@ (8004228 <main+0x810>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	2101      	movs	r1, #1
 8003fd2:	0018      	movs	r0, r3
 8003fd4:	f002 fd4f 	bl	8006a76 <HAL_GPIO_WritePin>
			TRIAC2_SET(0);
 8003fd8:	2380      	movs	r3, #128	@ 0x80
 8003fda:	019b      	lsls	r3, r3, #6
 8003fdc:	4893      	ldr	r0, [pc, #588]	@ (800422c <main+0x814>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	0019      	movs	r1, r3
 8003fe2:	f002 fd48 	bl	8006a76 <HAL_GPIO_WritePin>
			triac_temp_ctrl = 0;
 8003fe6:	4b92      	ldr	r3, [pc, #584]	@ (8004230 <main+0x818>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	701a      	strb	r2, [r3, #0]
 8003fec:	e002      	b.n	8003ff4 <main+0x5dc>
		}
		else {
			triac_temp_ctrl = 1;
 8003fee:	4b90      	ldr	r3, [pc, #576]	@ (8004230 <main+0x818>)
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	701a      	strb	r2, [r3, #0]
			/* Use TRIAC control logic to control output */
		}

		/*### Selector switch read ###*/
		if(triac_temp_ctrl == 1) {
 8003ff4:	4b8e      	ldr	r3, [pc, #568]	@ (8004230 <main+0x818>)
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d163      	bne.n	80040c4 <main+0x6ac>
			if(BTN1_READ() == 0) {
 8003ffc:	2380      	movs	r3, #128	@ 0x80
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4a8c      	ldr	r2, [pc, #560]	@ (8004234 <main+0x81c>)
 8004002:	0019      	movs	r1, r3
 8004004:	0010      	movs	r0, r2
 8004006:	f002 fd19 	bl	8006a3c <HAL_GPIO_ReadPin>
 800400a:	1e03      	subs	r3, r0, #0
 800400c:	d112      	bne.n	8004034 <main+0x61c>
				if(BTN1_READ() == 0) {
 800400e:	2380      	movs	r3, #128	@ 0x80
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	4a88      	ldr	r2, [pc, #544]	@ (8004234 <main+0x81c>)
 8004014:	0019      	movs	r1, r3
 8004016:	0010      	movs	r0, r2
 8004018:	f002 fd10 	bl	8006a3c <HAL_GPIO_ReadPin>
 800401c:	1e03      	subs	r3, r0, #0
 800401e:	d164      	bne.n	80040ea <main+0x6d2>
					mode = 1;
 8004020:	4b85      	ldr	r3, [pc, #532]	@ (8004238 <main+0x820>)
 8004022:	2201      	movs	r2, #1
 8004024:	701a      	strb	r2, [r3, #0]
					triac_time = 4.5; /* 130V */
 8004026:	4b85      	ldr	r3, [pc, #532]	@ (800423c <main+0x824>)
 8004028:	4a85      	ldr	r2, [pc, #532]	@ (8004240 <main+0x828>)
 800402a:	601a      	str	r2, [r3, #0]
					triac_mode = MODE_CTRL; /* Never trigger TRIACs */
 800402c:	4b85      	ldr	r3, [pc, #532]	@ (8004244 <main+0x82c>)
 800402e:	2202      	movs	r2, #2
 8004030:	701a      	strb	r2, [r3, #0]
 8004032:	e05a      	b.n	80040ea <main+0x6d2>
				}
			}
			else if(BTN2_READ() == 0) {
 8004034:	2380      	movs	r3, #128	@ 0x80
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	4a7e      	ldr	r2, [pc, #504]	@ (8004234 <main+0x81c>)
 800403a:	0019      	movs	r1, r3
 800403c:	0010      	movs	r0, r2
 800403e:	f002 fcfd 	bl	8006a3c <HAL_GPIO_ReadPin>
 8004042:	1e03      	subs	r3, r0, #0
 8004044:	d112      	bne.n	800406c <main+0x654>
				if(BTN2_READ() == 0) {
 8004046:	2380      	movs	r3, #128	@ 0x80
 8004048:	005b      	lsls	r3, r3, #1
 800404a:	4a7a      	ldr	r2, [pc, #488]	@ (8004234 <main+0x81c>)
 800404c:	0019      	movs	r1, r3
 800404e:	0010      	movs	r0, r2
 8004050:	f002 fcf4 	bl	8006a3c <HAL_GPIO_ReadPin>
 8004054:	1e03      	subs	r3, r0, #0
 8004056:	d148      	bne.n	80040ea <main+0x6d2>
					mode = 2;
 8004058:	4b77      	ldr	r3, [pc, #476]	@ (8004238 <main+0x820>)
 800405a:	2202      	movs	r2, #2
 800405c:	701a      	strb	r2, [r3, #0]
					triac_time = 3.37; /* 170V */
 800405e:	4b77      	ldr	r3, [pc, #476]	@ (800423c <main+0x824>)
 8004060:	4a79      	ldr	r2, [pc, #484]	@ (8004248 <main+0x830>)
 8004062:	601a      	str	r2, [r3, #0]
					triac_mode = MODE_CTRL; /* Never trigger TRIACs */
 8004064:	4b77      	ldr	r3, [pc, #476]	@ (8004244 <main+0x82c>)
 8004066:	2202      	movs	r2, #2
 8004068:	701a      	strb	r2, [r3, #0]
 800406a:	e03e      	b.n	80040ea <main+0x6d2>
				}
			}
			else if(BTN3_READ() == 0) {
 800406c:	4b71      	ldr	r3, [pc, #452]	@ (8004234 <main+0x81c>)
 800406e:	2180      	movs	r1, #128	@ 0x80
 8004070:	0018      	movs	r0, r3
 8004072:	f002 fce3 	bl	8006a3c <HAL_GPIO_ReadPin>
 8004076:	1e03      	subs	r3, r0, #0
 8004078:	d110      	bne.n	800409c <main+0x684>
				if(BTN3_READ() == 0) {
 800407a:	4b6e      	ldr	r3, [pc, #440]	@ (8004234 <main+0x81c>)
 800407c:	2180      	movs	r1, #128	@ 0x80
 800407e:	0018      	movs	r0, r3
 8004080:	f002 fcdc 	bl	8006a3c <HAL_GPIO_ReadPin>
 8004084:	1e03      	subs	r3, r0, #0
 8004086:	d130      	bne.n	80040ea <main+0x6d2>
					mode = 3;
 8004088:	4b6b      	ldr	r3, [pc, #428]	@ (8004238 <main+0x820>)
 800408a:	2203      	movs	r2, #3
 800408c:	701a      	strb	r2, [r3, #0]
					triac_time = 2.4; /* 205V */
 800408e:	4b6b      	ldr	r3, [pc, #428]	@ (800423c <main+0x824>)
 8004090:	4a6e      	ldr	r2, [pc, #440]	@ (800424c <main+0x834>)
 8004092:	601a      	str	r2, [r3, #0]
					triac_mode = MODE_CTRL; /* Never trigger TRIACs */
 8004094:	4b6b      	ldr	r3, [pc, #428]	@ (8004244 <main+0x82c>)
 8004096:	2202      	movs	r2, #2
 8004098:	701a      	strb	r2, [r3, #0]
 800409a:	e026      	b.n	80040ea <main+0x6d2>
				}
			}
			else {
				mode = 0;
 800409c:	4b66      	ldr	r3, [pc, #408]	@ (8004238 <main+0x820>)
 800409e:	2200      	movs	r2, #0
 80040a0:	701a      	strb	r2, [r3, #0]
				triac_mode = MODE_OFF; /* Never trigger TRIACs */
 80040a2:	4b68      	ldr	r3, [pc, #416]	@ (8004244 <main+0x82c>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	701a      	strb	r2, [r3, #0]
				/* keep triacs off */
				TRIAC1_SET(0);
 80040a8:	4b5f      	ldr	r3, [pc, #380]	@ (8004228 <main+0x810>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	2101      	movs	r1, #1
 80040ae:	0018      	movs	r0, r3
 80040b0:	f002 fce1 	bl	8006a76 <HAL_GPIO_WritePin>
				TRIAC2_SET(0);
 80040b4:	2380      	movs	r3, #128	@ 0x80
 80040b6:	019b      	lsls	r3, r3, #6
 80040b8:	485c      	ldr	r0, [pc, #368]	@ (800422c <main+0x814>)
 80040ba:	2200      	movs	r2, #0
 80040bc:	0019      	movs	r1, r3
 80040be:	f002 fcda 	bl	8006a76 <HAL_GPIO_WritePin>
 80040c2:	e012      	b.n	80040ea <main+0x6d2>
			}
		}
		else {
			mode = 0;
 80040c4:	4b5c      	ldr	r3, [pc, #368]	@ (8004238 <main+0x820>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	701a      	strb	r2, [r3, #0]
			triac_mode = MODE_OFF; /* Never trigger TRIACs */
 80040ca:	4b5e      	ldr	r3, [pc, #376]	@ (8004244 <main+0x82c>)
 80040cc:	2200      	movs	r2, #0
 80040ce:	701a      	strb	r2, [r3, #0]
			/* keep triacs off */
			TRIAC1_SET(0);
 80040d0:	4b55      	ldr	r3, [pc, #340]	@ (8004228 <main+0x810>)
 80040d2:	2200      	movs	r2, #0
 80040d4:	2101      	movs	r1, #1
 80040d6:	0018      	movs	r0, r3
 80040d8:	f002 fccd 	bl	8006a76 <HAL_GPIO_WritePin>
			TRIAC2_SET(0);
 80040dc:	2380      	movs	r3, #128	@ 0x80
 80040de:	019b      	lsls	r3, r3, #6
 80040e0:	4852      	ldr	r0, [pc, #328]	@ (800422c <main+0x814>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	0019      	movs	r1, r3
 80040e6:	f002 fcc6 	bl	8006a76 <HAL_GPIO_WritePin>
		}

		/*A*/
		/* GSM stuff */
		/*########################################################################*/
		if(gsm_status != GSM_WAIT) {
 80040ea:	4b59      	ldr	r3, [pc, #356]	@ (8004250 <main+0x838>)
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d100      	bne.n	80040f6 <main+0x6de>
 80040f4:	e11f      	b.n	8004336 <main+0x91e>
			if(upload_running) {
 80040f6:	4b57      	ldr	r3, [pc, #348]	@ (8004254 <main+0x83c>)
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d100      	bne.n	8004100 <main+0x6e8>
 80040fe:	e115      	b.n	800432c <main+0x914>
				if(gsm_status == GSM_OK || gsm_status == GSM_NOK) {
 8004100:	4b53      	ldr	r3, [pc, #332]	@ (8004250 <main+0x838>)
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d004      	beq.n	8004114 <main+0x6fc>
 800410a:	4b51      	ldr	r3, [pc, #324]	@ (8004250 <main+0x838>)
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b63      	cmp	r3, #99	@ 0x63
 8004112:	d115      	bne.n	8004140 <main+0x728>
					if(gsm_cmd_step >= GSM_CMD_LAST_IDX) {
 8004114:	4b50      	ldr	r3, [pc, #320]	@ (8004258 <main+0x840>)
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	2b0c      	cmp	r3, #12
 800411a:	d90b      	bls.n	8004134 <main+0x71c>
						upload_flag = 1; /* successful upload */
 800411c:	4b4f      	ldr	r3, [pc, #316]	@ (800425c <main+0x844>)
 800411e:	2201      	movs	r2, #1
 8004120:	701a      	strb	r2, [r3, #0]
						led_blink();
 8004122:	f7ff f9b7 	bl	8003494 <led_blink>
						gsm_cmd_step = 0; /* prep for next upload */
 8004126:	4b4c      	ldr	r3, [pc, #304]	@ (8004258 <main+0x840>)
 8004128:	2200      	movs	r2, #0
 800412a:	701a      	strb	r2, [r3, #0]
						upload_running = 0; /* wait for next time slot */
 800412c:	4b49      	ldr	r3, [pc, #292]	@ (8004254 <main+0x83c>)
 800412e:	2200      	movs	r2, #0
 8004130:	701a      	strb	r2, [r3, #0]
 8004132:	e005      	b.n	8004140 <main+0x728>
					}
					else
						gsm_cmd_step += 1;
 8004134:	4b48      	ldr	r3, [pc, #288]	@ (8004258 <main+0x840>)
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	3301      	adds	r3, #1
 800413a:	b2da      	uxtb	r2, r3
 800413c:	4b46      	ldr	r3, [pc, #280]	@ (8004258 <main+0x840>)
 800413e:	701a      	strb	r2, [r3, #0]
				}
//				else if(gsm_status == GSM_NOK) {
//					gsm_cmd_step = 0;
//					upload_running = 0; /* cancel upload seq */
//				}
				switch(gsm_cmd_step) {
 8004140:	4b45      	ldr	r3, [pc, #276]	@ (8004258 <main+0x840>)
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	2b0e      	cmp	r3, #14
 8004146:	d900      	bls.n	800414a <main+0x732>
 8004148:	e0f5      	b.n	8004336 <main+0x91e>
 800414a:	009a      	lsls	r2, r3, #2
 800414c:	4b44      	ldr	r3, [pc, #272]	@ (8004260 <main+0x848>)
 800414e:	18d3      	adds	r3, r2, r3
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	469f      	mov	pc, r3
				case 0:
					break;
				case 1:
					gsm_cmd("AT+NETCLOSE","OK", GSM_WAIT_TIME_LOW);
 8004154:	23fa      	movs	r3, #250	@ 0xfa
 8004156:	005a      	lsls	r2, r3, #1
 8004158:	4942      	ldr	r1, [pc, #264]	@ (8004264 <main+0x84c>)
 800415a:	4b43      	ldr	r3, [pc, #268]	@ (8004268 <main+0x850>)
 800415c:	0018      	movs	r0, r3
 800415e:	f7ff fa6d 	bl	800363c <gsm_cmd>
					break;
 8004162:	e0e8      	b.n	8004336 <main+0x91e>
				case 2:
					gsm_cmd("AT+CCHMODE=1","OK", GSM_WAIT_TIME_LOW);
 8004164:	23fa      	movs	r3, #250	@ 0xfa
 8004166:	005a      	lsls	r2, r3, #1
 8004168:	493e      	ldr	r1, [pc, #248]	@ (8004264 <main+0x84c>)
 800416a:	4b40      	ldr	r3, [pc, #256]	@ (800426c <main+0x854>)
 800416c:	0018      	movs	r0, r3
 800416e:	f7ff fa65 	bl	800363c <gsm_cmd>
					break;
 8004172:	e0e0      	b.n	8004336 <main+0x91e>
				case 3:
					gsm_cmd("AT+CCHSET=1","OK", GSM_WAIT_TIME_LOW);
 8004174:	23fa      	movs	r3, #250	@ 0xfa
 8004176:	005a      	lsls	r2, r3, #1
 8004178:	493a      	ldr	r1, [pc, #232]	@ (8004264 <main+0x84c>)
 800417a:	4b3d      	ldr	r3, [pc, #244]	@ (8004270 <main+0x858>)
 800417c:	0018      	movs	r0, r3
 800417e:	f7ff fa5d 	bl	800363c <gsm_cmd>
					break;
 8004182:	e0d8      	b.n	8004336 <main+0x91e>
				case 4:
					gsm_cmd("AT+CCHSTART","OK", GSM_WAIT_TIME_LOW);
 8004184:	23fa      	movs	r3, #250	@ 0xfa
 8004186:	005a      	lsls	r2, r3, #1
 8004188:	4936      	ldr	r1, [pc, #216]	@ (8004264 <main+0x84c>)
 800418a:	4b3a      	ldr	r3, [pc, #232]	@ (8004274 <main+0x85c>)
 800418c:	0018      	movs	r0, r3
 800418e:	f7ff fa55 	bl	800363c <gsm_cmd>
					break;
 8004192:	e0d0      	b.n	8004336 <main+0x91e>
				case 5:
					gsm_cmd("AT+CCHSSLCFG=0,0","OK",GSM_WAIT_TIME_LOW);
 8004194:	23fa      	movs	r3, #250	@ 0xfa
 8004196:	005a      	lsls	r2, r3, #1
 8004198:	4932      	ldr	r1, [pc, #200]	@ (8004264 <main+0x84c>)
 800419a:	4b37      	ldr	r3, [pc, #220]	@ (8004278 <main+0x860>)
 800419c:	0018      	movs	r0, r3
 800419e:	f7ff fa4d 	bl	800363c <gsm_cmd>
					break;
 80041a2:	e0c8      	b.n	8004336 <main+0x91e>
				case 6:
					gsm_cmd("AT+CSOCKSETPN=1","OK", GSM_WAIT_TIME_LOW);
 80041a4:	23fa      	movs	r3, #250	@ 0xfa
 80041a6:	005a      	lsls	r2, r3, #1
 80041a8:	492e      	ldr	r1, [pc, #184]	@ (8004264 <main+0x84c>)
 80041aa:	4b34      	ldr	r3, [pc, #208]	@ (800427c <main+0x864>)
 80041ac:	0018      	movs	r0, r3
 80041ae:	f7ff fa45 	bl	800363c <gsm_cmd>
					break;
 80041b2:	e0c0      	b.n	8004336 <main+0x91e>
				case 7:
					gsm_cmd("AT+CIPMODE=0","OK", GSM_WAIT_TIME_LOW);
 80041b4:	23fa      	movs	r3, #250	@ 0xfa
 80041b6:	005a      	lsls	r2, r3, #1
 80041b8:	492a      	ldr	r1, [pc, #168]	@ (8004264 <main+0x84c>)
 80041ba:	4b31      	ldr	r3, [pc, #196]	@ (8004280 <main+0x868>)
 80041bc:	0018      	movs	r0, r3
 80041be:	f7ff fa3d 	bl	800363c <gsm_cmd>
					break;
 80041c2:	e0b8      	b.n	8004336 <main+0x91e>
				case 8:
					gsm_cmd("AT+NETOPEN","OK", GSM_WAIT_TIME_LOW);
 80041c4:	23fa      	movs	r3, #250	@ 0xfa
 80041c6:	005a      	lsls	r2, r3, #1
 80041c8:	4926      	ldr	r1, [pc, #152]	@ (8004264 <main+0x84c>)
 80041ca:	4b2e      	ldr	r3, [pc, #184]	@ (8004284 <main+0x86c>)
 80041cc:	0018      	movs	r0, r3
 80041ce:	f7ff fa35 	bl	800363c <gsm_cmd>
					break;
 80041d2:	e0b0      	b.n	8004336 <main+0x91e>
				case 9:
					gsm_cmd("AT+CGATT=1","OK", GSM_WAIT_TIME_LOW);
 80041d4:	23fa      	movs	r3, #250	@ 0xfa
 80041d6:	005a      	lsls	r2, r3, #1
 80041d8:	4922      	ldr	r1, [pc, #136]	@ (8004264 <main+0x84c>)
 80041da:	4b2b      	ldr	r3, [pc, #172]	@ (8004288 <main+0x870>)
 80041dc:	0018      	movs	r0, r3
 80041de:	f7ff fa2d 	bl	800363c <gsm_cmd>
					break;
 80041e2:	e0a8      	b.n	8004336 <main+0x91e>
				case 10:
					gsm_cmd("AT+CGACT=1,1","OK", GSM_WAIT_TIME_LOW);
 80041e4:	23fa      	movs	r3, #250	@ 0xfa
 80041e6:	005a      	lsls	r2, r3, #1
 80041e8:	491e      	ldr	r1, [pc, #120]	@ (8004264 <main+0x84c>)
 80041ea:	4b28      	ldr	r3, [pc, #160]	@ (800428c <main+0x874>)
 80041ec:	0018      	movs	r0, r3
 80041ee:	f7ff fa25 	bl	800363c <gsm_cmd>
					break;
 80041f2:	e0a0      	b.n	8004336 <main+0x91e>
				case 11:
					gsm_cmd("AT+IPADDR","OK", GSM_WAIT_TIME_MED);
 80041f4:	4a26      	ldr	r2, [pc, #152]	@ (8004290 <main+0x878>)
 80041f6:	491b      	ldr	r1, [pc, #108]	@ (8004264 <main+0x84c>)
 80041f8:	4b26      	ldr	r3, [pc, #152]	@ (8004294 <main+0x87c>)
 80041fa:	0018      	movs	r0, r3
 80041fc:	f7ff fa1e 	bl	800363c <gsm_cmd>
					break;
 8004200:	e099      	b.n	8004336 <main+0x91e>
				case 12:
					gsm_cmd("AT+CCHOPEN=0,\"api.thingspeak.com\",443,2","CONNECT 115200", GSM_WAIT_TIME_MED);
 8004202:	4a23      	ldr	r2, [pc, #140]	@ (8004290 <main+0x878>)
 8004204:	4924      	ldr	r1, [pc, #144]	@ (8004298 <main+0x880>)
 8004206:	4b25      	ldr	r3, [pc, #148]	@ (800429c <main+0x884>)
 8004208:	0018      	movs	r0, r3
 800420a:	f7ff fa17 	bl	800363c <gsm_cmd>
					break;
 800420e:	e092      	b.n	8004336 <main+0x91e>
 8004210:	20000328 	.word	0x20000328
 8004214:	20000531 	.word	0x20000531
 8004218:	2000056c 	.word	0x2000056c
 800421c:	c2c60000 	.word	0xc2c60000
 8004220:	3fd00000 	.word	0x3fd00000
 8004224:	20000532 	.word	0x20000532
 8004228:	50001400 	.word	0x50001400
 800422c:	50000800 	.word	0x50000800
 8004230:	2000055c 	.word	0x2000055c
 8004234:	50000400 	.word	0x50000400
 8004238:	20000569 	.word	0x20000569
 800423c:	20000564 	.word	0x20000564
 8004240:	40900000 	.word	0x40900000
 8004244:	20000568 	.word	0x20000568
 8004248:	4057ae14 	.word	0x4057ae14
 800424c:	4019999a 	.word	0x4019999a
 8004250:	2000057a 	.word	0x2000057a
 8004254:	200005fc 	.word	0x200005fc
 8004258:	20000580 	.word	0x20000580
 800425c:	200005fd 	.word	0x200005fd
 8004260:	0800de3c 	.word	0x0800de3c
 8004264:	0800dbec 	.word	0x0800dbec
 8004268:	0800dbf0 	.word	0x0800dbf0
 800426c:	0800dbfc 	.word	0x0800dbfc
 8004270:	0800dc0c 	.word	0x0800dc0c
 8004274:	0800dc18 	.word	0x0800dc18
 8004278:	0800dc24 	.word	0x0800dc24
 800427c:	0800dc38 	.word	0x0800dc38
 8004280:	0800dc48 	.word	0x0800dc48
 8004284:	0800dc58 	.word	0x0800dc58
 8004288:	0800dc64 	.word	0x0800dc64
 800428c:	0800dc70 	.word	0x0800dc70
 8004290:	00002710 	.word	0x00002710
 8004294:	0800dc80 	.word	0x0800dc80
 8004298:	0800dc8c 	.word	0x0800dc8c
 800429c:	0800dc9c 	.word	0x0800dc9c
				case 13:
					sprintf(content_string, "GET /update?api_key=%s&field1=%d&field2=%d&field3=%d&field4=%.1f&field5=%d&field6=%d\r\n" \
							"HTTP/1.1\r\nHost: api.thingspeak.com\r\n", \
							api_key, (int)temperatures[0], (int)temperatures[1], (int)mode, \
 80042a0:	4b36      	ldr	r3, [pc, #216]	@ (800437c <main+0x964>)
 80042a2:	681b      	ldr	r3, [r3, #0]
					sprintf(content_string, "GET /update?api_key=%s&field1=%d&field2=%d&field3=%d&field4=%.1f&field5=%d&field6=%d\r\n" \
 80042a4:	1c18      	adds	r0, r3, #0
 80042a6:	f7fc fe4f 	bl	8000f48 <__aeabi_f2iz>
 80042aa:	4682      	mov	sl, r0
							api_key, (int)temperatures[0], (int)temperatures[1], (int)mode, \
 80042ac:	4b33      	ldr	r3, [pc, #204]	@ (800437c <main+0x964>)
 80042ae:	685b      	ldr	r3, [r3, #4]
					sprintf(content_string, "GET /update?api_key=%s&field1=%d&field2=%d&field3=%d&field4=%.1f&field5=%d&field6=%d\r\n" \
 80042b0:	1c18      	adds	r0, r3, #0
 80042b2:	f7fc fe49 	bl	8000f48 <__aeabi_f2iz>
 80042b6:	4680      	mov	r8, r0
 80042b8:	4b31      	ldr	r3, [pc, #196]	@ (8004380 <main+0x968>)
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	469b      	mov	fp, r3
 80042be:	4b31      	ldr	r3, [pc, #196]	@ (8004384 <main+0x96c>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	1c18      	adds	r0, r3, #0
 80042c4:	f7fe fe96 	bl	8002ff4 <__aeabi_f2d>
 80042c8:	0004      	movs	r4, r0
 80042ca:	000d      	movs	r5, r1
 80042cc:	4b2e      	ldr	r3, [pc, #184]	@ (8004388 <main+0x970>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	1c18      	adds	r0, r3, #0
 80042d2:	f7fc fe39 	bl	8000f48 <__aeabi_f2iz>
 80042d6:	4681      	mov	r9, r0
 80042d8:	4b2c      	ldr	r3, [pc, #176]	@ (800438c <main+0x974>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	1c18      	adds	r0, r3, #0
 80042de:	f7fe fe89 	bl	8002ff4 <__aeabi_f2d>
 80042e2:	0002      	movs	r2, r0
 80042e4:	000b      	movs	r3, r1
 80042e6:	2114      	movs	r1, #20
 80042e8:	187e      	adds	r6, r7, r1
 80042ea:	4929      	ldr	r1, [pc, #164]	@ (8004390 <main+0x978>)
 80042ec:	2028      	movs	r0, #40	@ 0x28
 80042ee:	1838      	adds	r0, r7, r0
 80042f0:	9206      	str	r2, [sp, #24]
 80042f2:	9307      	str	r3, [sp, #28]
 80042f4:	464b      	mov	r3, r9
 80042f6:	9304      	str	r3, [sp, #16]
 80042f8:	9402      	str	r4, [sp, #8]
 80042fa:	9503      	str	r5, [sp, #12]
 80042fc:	465b      	mov	r3, fp
 80042fe:	9301      	str	r3, [sp, #4]
 8004300:	4643      	mov	r3, r8
 8004302:	9300      	str	r3, [sp, #0]
 8004304:	4653      	mov	r3, sl
 8004306:	0032      	movs	r2, r6
 8004308:	f007 fa72 	bl	800b7f0 <siprintf>
					 * kwh
					 * temp 1
					 * temp 2
					 *
					 */
					gsm_cmd(content_string, "200 OK", GSM_WAIT_TIME_MED);
 800430c:	4a21      	ldr	r2, [pc, #132]	@ (8004394 <main+0x97c>)
 800430e:	4922      	ldr	r1, [pc, #136]	@ (8004398 <main+0x980>)
 8004310:	2028      	movs	r0, #40	@ 0x28
 8004312:	183b      	adds	r3, r7, r0
 8004314:	0018      	movs	r0, r3
 8004316:	f7ff f991 	bl	800363c <gsm_cmd>
					break;
 800431a:	e00c      	b.n	8004336 <main+0x91e>
				case 14:
					gsm_cmd("AT+CIPCLOSE=0", "OK", GSM_WAIT_TIME_LOW);
 800431c:	23fa      	movs	r3, #250	@ 0xfa
 800431e:	005a      	lsls	r2, r3, #1
 8004320:	491e      	ldr	r1, [pc, #120]	@ (800439c <main+0x984>)
 8004322:	4b1f      	ldr	r3, [pc, #124]	@ (80043a0 <main+0x988>)
 8004324:	0018      	movs	r0, r3
 8004326:	f7ff f989 	bl	800363c <gsm_cmd>
					break;
 800432a:	e004      	b.n	8004336 <main+0x91e>
				default:
				}
			}
			else gsm_cmd_step = 0;
 800432c:	4b1d      	ldr	r3, [pc, #116]	@ (80043a4 <main+0x98c>)
 800432e:	2200      	movs	r2, #0
 8004330:	701a      	strb	r2, [r3, #0]
 8004332:	e000      	b.n	8004336 <main+0x91e>
					break;
 8004334:	46c0      	nop			@ (mov r8, r8)
		}
		if(sec % 30 == 0 && sec != 0) {
 8004336:	4b1c      	ldr	r3, [pc, #112]	@ (80043a8 <main+0x990>)
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	211e      	movs	r1, #30
 800433c:	0018      	movs	r0, r3
 800433e:	f7fb ff81 	bl	8000244 <__aeabi_uidivmod>
 8004342:	000b      	movs	r3, r1
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d112      	bne.n	8004370 <main+0x958>
 800434a:	4b17      	ldr	r3, [pc, #92]	@ (80043a8 <main+0x990>)
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00e      	beq.n	8004370 <main+0x958>
			if(upload_running == 0 && upload_flag == 0) { /* upload flag indicates if an */
 8004352:	4b16      	ldr	r3, [pc, #88]	@ (80043ac <main+0x994>)
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10e      	bne.n	8004378 <main+0x960>
 800435a:	4b15      	ldr	r3, [pc, #84]	@ (80043b0 <main+0x998>)
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10a      	bne.n	8004378 <main+0x960>
				upload_running = 1; /* start uploading */
 8004362:	4b12      	ldr	r3, [pc, #72]	@ (80043ac <main+0x994>)
 8004364:	2201      	movs	r2, #1
 8004366:	701a      	strb	r2, [r3, #0]
				gsm_cmd_step = 0; /* with the first command */
 8004368:	4b0e      	ldr	r3, [pc, #56]	@ (80043a4 <main+0x98c>)
 800436a:	2200      	movs	r2, #0
 800436c:	701a      	strb	r2, [r3, #0]
			if(upload_running == 0 && upload_flag == 0) { /* upload flag indicates if an */
 800436e:	e003      	b.n	8004378 <main+0x960>
			}
		} else upload_flag = 0;
 8004370:	4b0f      	ldr	r3, [pc, #60]	@ (80043b0 <main+0x998>)
 8004372:	2200      	movs	r2, #0
 8004374:	701a      	strb	r2, [r3, #0]
 8004376:	e463      	b.n	8003c40 <main+0x228>
			if(upload_running == 0 && upload_flag == 0) { /* upload flag indicates if an */
 8004378:	46c0      	nop			@ (mov r8, r8)
		if(kwh_update_flag == 1) {
 800437a:	e461      	b.n	8003c40 <main+0x228>
 800437c:	2000056c 	.word	0x2000056c
 8004380:	20000569 	.word	0x20000569
 8004384:	2000020c 	.word	0x2000020c
 8004388:	20000208 	.word	0x20000208
 800438c:	20000558 	.word	0x20000558
 8004390:	0800dcc4 	.word	0x0800dcc4
 8004394:	00002710 	.word	0x00002710
 8004398:	0800dd40 	.word	0x0800dd40
 800439c:	0800dbec 	.word	0x0800dbec
 80043a0:	0800dd48 	.word	0x0800dd48
 80043a4:	20000580 	.word	0x20000580
 80043a8:	20000538 	.word	0x20000538
 80043ac:	200005fc 	.word	0x200005fc
 80043b0:	200005fd 	.word	0x200005fd

080043b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80043b4:	b590      	push	{r4, r7, lr}
 80043b6:	b093      	sub	sp, #76	@ 0x4c
 80043b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80043ba:	2414      	movs	r4, #20
 80043bc:	193b      	adds	r3, r7, r4
 80043be:	0018      	movs	r0, r3
 80043c0:	2334      	movs	r3, #52	@ 0x34
 80043c2:	001a      	movs	r2, r3
 80043c4:	2100      	movs	r1, #0
 80043c6:	f007 fa81 	bl	800b8cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80043ca:	1d3b      	adds	r3, r7, #4
 80043cc:	0018      	movs	r0, r3
 80043ce:	2310      	movs	r3, #16
 80043d0:	001a      	movs	r2, r3
 80043d2:	2100      	movs	r1, #0
 80043d4:	f007 fa7a 	bl	800b8cc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80043d8:	2380      	movs	r3, #128	@ 0x80
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	0018      	movs	r0, r3
 80043de:	f003 fb75 	bl	8007acc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80043e2:	193b      	adds	r3, r7, r4
 80043e4:	2202      	movs	r2, #2
 80043e6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80043e8:	193b      	adds	r3, r7, r4
 80043ea:	2280      	movs	r2, #128	@ 0x80
 80043ec:	0052      	lsls	r2, r2, #1
 80043ee:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80043f0:	0021      	movs	r1, r4
 80043f2:	187b      	adds	r3, r7, r1
 80043f4:	2200      	movs	r2, #0
 80043f6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80043f8:	187b      	adds	r3, r7, r1
 80043fa:	2240      	movs	r2, #64	@ 0x40
 80043fc:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80043fe:	187b      	adds	r3, r7, r1
 8004400:	2202      	movs	r2, #2
 8004402:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004404:	187b      	adds	r3, r7, r1
 8004406:	2202      	movs	r2, #2
 8004408:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800440a:	187b      	adds	r3, r7, r1
 800440c:	2200      	movs	r2, #0
 800440e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 12;
 8004410:	187b      	adds	r3, r7, r1
 8004412:	220c      	movs	r2, #12
 8004414:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV12;
 8004416:	187b      	adds	r3, r7, r1
 8004418:	22b0      	movs	r2, #176	@ 0xb0
 800441a:	0352      	lsls	r2, r2, #13
 800441c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 800441e:	187b      	adds	r3, r7, r1
 8004420:	22a0      	movs	r2, #160	@ 0xa0
 8004422:	0612      	lsls	r2, r2, #24
 8004424:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004426:	187b      	adds	r3, r7, r1
 8004428:	0018      	movs	r0, r3
 800442a:	f003 fb9b 	bl	8007b64 <HAL_RCC_OscConfig>
 800442e:	1e03      	subs	r3, r0, #0
 8004430:	d001      	beq.n	8004436 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8004432:	f000 fad5 	bl	80049e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004436:	1d3b      	adds	r3, r7, #4
 8004438:	2207      	movs	r2, #7
 800443a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800443c:	1d3b      	adds	r3, r7, #4
 800443e:	2202      	movs	r2, #2
 8004440:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004442:	1d3b      	adds	r3, r7, #4
 8004444:	2200      	movs	r2, #0
 8004446:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004448:	1d3b      	adds	r3, r7, #4
 800444a:	2200      	movs	r2, #0
 800444c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800444e:	1d3b      	adds	r3, r7, #4
 8004450:	2101      	movs	r1, #1
 8004452:	0018      	movs	r0, r3
 8004454:	f003 fe96 	bl	8008184 <HAL_RCC_ClockConfig>
 8004458:	1e03      	subs	r3, r0, #0
 800445a:	d001      	beq.n	8004460 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800445c:	f000 fac0 	bl	80049e0 <Error_Handler>
  }
}
 8004460:	46c0      	nop			@ (mov r8, r8)
 8004462:	46bd      	mov	sp, r7
 8004464:	b013      	add	sp, #76	@ 0x4c
 8004466:	bd90      	pop	{r4, r7, pc}

08004468 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800446e:	1d3b      	adds	r3, r7, #4
 8004470:	0018      	movs	r0, r3
 8004472:	230c      	movs	r3, #12
 8004474:	001a      	movs	r2, r3
 8004476:	2100      	movs	r1, #0
 8004478:	f007 fa28 	bl	800b8cc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800447c:	4b3e      	ldr	r3, [pc, #248]	@ (8004578 <MX_ADC1_Init+0x110>)
 800447e:	4a3f      	ldr	r2, [pc, #252]	@ (800457c <MX_ADC1_Init+0x114>)
 8004480:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8004482:	4b3d      	ldr	r3, [pc, #244]	@ (8004578 <MX_ADC1_Init+0x110>)
 8004484:	2280      	movs	r2, #128	@ 0x80
 8004486:	0352      	lsls	r2, r2, #13
 8004488:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800448a:	4b3b      	ldr	r3, [pc, #236]	@ (8004578 <MX_ADC1_Init+0x110>)
 800448c:	2200      	movs	r2, #0
 800448e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004490:	4b39      	ldr	r3, [pc, #228]	@ (8004578 <MX_ADC1_Init+0x110>)
 8004492:	2200      	movs	r2, #0
 8004494:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004496:	4b38      	ldr	r3, [pc, #224]	@ (8004578 <MX_ADC1_Init+0x110>)
 8004498:	2280      	movs	r2, #128	@ 0x80
 800449a:	0392      	lsls	r2, r2, #14
 800449c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800449e:	4b36      	ldr	r3, [pc, #216]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044a0:	2208      	movs	r2, #8
 80044a2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80044a4:	4b34      	ldr	r3, [pc, #208]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044a6:	2200      	movs	r2, #0
 80044a8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80044aa:	4b33      	ldr	r3, [pc, #204]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80044b0:	4b31      	ldr	r3, [pc, #196]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044b2:	2201      	movs	r2, #1
 80044b4:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 3;
 80044b6:	4b30      	ldr	r3, [pc, #192]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044b8:	2203      	movs	r2, #3
 80044ba:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80044bc:	4b2e      	ldr	r3, [pc, #184]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044be:	2220      	movs	r2, #32
 80044c0:	2100      	movs	r1, #0
 80044c2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80044c4:	4b2c      	ldr	r3, [pc, #176]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80044ca:	4b2b      	ldr	r3, [pc, #172]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80044d0:	4b29      	ldr	r3, [pc, #164]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044d2:	222c      	movs	r2, #44	@ 0x2c
 80044d4:	2101      	movs	r1, #1
 80044d6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80044d8:	4b27      	ldr	r3, [pc, #156]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044da:	2200      	movs	r2, #0
 80044dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80044de:	4b26      	ldr	r3, [pc, #152]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80044e4:	4b24      	ldr	r3, [pc, #144]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80044ea:	4b23      	ldr	r3, [pc, #140]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044ec:	223c      	movs	r2, #60	@ 0x3c
 80044ee:	2100      	movs	r1, #0
 80044f0:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80044f2:	4b21      	ldr	r3, [pc, #132]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80044f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004578 <MX_ADC1_Init+0x110>)
 80044fa:	0018      	movs	r0, r3
 80044fc:	f001 f876 	bl	80055ec <HAL_ADC_Init>
 8004500:	1e03      	subs	r3, r0, #0
 8004502:	d001      	beq.n	8004508 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8004504:	f000 fa6c 	bl	80049e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004508:	1d3b      	adds	r3, r7, #4
 800450a:	4a1d      	ldr	r2, [pc, #116]	@ (8004580 <MX_ADC1_Init+0x118>)
 800450c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800450e:	1d3b      	adds	r3, r7, #4
 8004510:	2200      	movs	r2, #0
 8004512:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8004514:	1d3b      	adds	r3, r7, #4
 8004516:	2200      	movs	r2, #0
 8004518:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800451a:	1d3a      	adds	r2, r7, #4
 800451c:	4b16      	ldr	r3, [pc, #88]	@ (8004578 <MX_ADC1_Init+0x110>)
 800451e:	0011      	movs	r1, r2
 8004520:	0018      	movs	r0, r3
 8004522:	f001 fb33 	bl	8005b8c <HAL_ADC_ConfigChannel>
 8004526:	1e03      	subs	r3, r0, #0
 8004528:	d001      	beq.n	800452e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800452a:	f000 fa59 	bl	80049e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800452e:	1d3b      	adds	r3, r7, #4
 8004530:	4a14      	ldr	r2, [pc, #80]	@ (8004584 <MX_ADC1_Init+0x11c>)
 8004532:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004534:	1d3b      	adds	r3, r7, #4
 8004536:	2204      	movs	r2, #4
 8004538:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800453a:	1d3a      	adds	r2, r7, #4
 800453c:	4b0e      	ldr	r3, [pc, #56]	@ (8004578 <MX_ADC1_Init+0x110>)
 800453e:	0011      	movs	r1, r2
 8004540:	0018      	movs	r0, r3
 8004542:	f001 fb23 	bl	8005b8c <HAL_ADC_ConfigChannel>
 8004546:	1e03      	subs	r3, r0, #0
 8004548:	d001      	beq.n	800454e <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800454a:	f000 fa49 	bl	80049e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800454e:	1d3b      	adds	r3, r7, #4
 8004550:	4a0d      	ldr	r2, [pc, #52]	@ (8004588 <MX_ADC1_Init+0x120>)
 8004552:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8004554:	1d3b      	adds	r3, r7, #4
 8004556:	2208      	movs	r2, #8
 8004558:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800455a:	1d3a      	adds	r2, r7, #4
 800455c:	4b06      	ldr	r3, [pc, #24]	@ (8004578 <MX_ADC1_Init+0x110>)
 800455e:	0011      	movs	r1, r2
 8004560:	0018      	movs	r0, r3
 8004562:	f001 fb13 	bl	8005b8c <HAL_ADC_ConfigChannel>
 8004566:	1e03      	subs	r3, r0, #0
 8004568:	d001      	beq.n	800456e <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 800456a:	f000 fa39 	bl	80049e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800456e:	46c0      	nop			@ (mov r8, r8)
 8004570:	46bd      	mov	sp, r7
 8004572:	b004      	add	sp, #16
 8004574:	bd80      	pop	{r7, pc}
 8004576:	46c0      	nop			@ (mov r8, r8)
 8004578:	20000214 	.word	0x20000214
 800457c:	40012400 	.word	0x40012400
 8004580:	08000004 	.word	0x08000004
 8004584:	0c000008 	.word	0x0c000008
 8004588:	b4002000 	.word	0xb4002000

0800458c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004590:	4b1b      	ldr	r3, [pc, #108]	@ (8004600 <MX_I2C1_Init+0x74>)
 8004592:	4a1c      	ldr	r2, [pc, #112]	@ (8004604 <MX_I2C1_Init+0x78>)
 8004594:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0060112F;
 8004596:	4b1a      	ldr	r3, [pc, #104]	@ (8004600 <MX_I2C1_Init+0x74>)
 8004598:	4a1b      	ldr	r2, [pc, #108]	@ (8004608 <MX_I2C1_Init+0x7c>)
 800459a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800459c:	4b18      	ldr	r3, [pc, #96]	@ (8004600 <MX_I2C1_Init+0x74>)
 800459e:	2200      	movs	r2, #0
 80045a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80045a2:	4b17      	ldr	r3, [pc, #92]	@ (8004600 <MX_I2C1_Init+0x74>)
 80045a4:	2201      	movs	r2, #1
 80045a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80045a8:	4b15      	ldr	r3, [pc, #84]	@ (8004600 <MX_I2C1_Init+0x74>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80045ae:	4b14      	ldr	r3, [pc, #80]	@ (8004600 <MX_I2C1_Init+0x74>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80045b4:	4b12      	ldr	r3, [pc, #72]	@ (8004600 <MX_I2C1_Init+0x74>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80045ba:	4b11      	ldr	r3, [pc, #68]	@ (8004600 <MX_I2C1_Init+0x74>)
 80045bc:	2200      	movs	r2, #0
 80045be:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80045c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004600 <MX_I2C1_Init+0x74>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80045c6:	4b0e      	ldr	r3, [pc, #56]	@ (8004600 <MX_I2C1_Init+0x74>)
 80045c8:	0018      	movs	r0, r3
 80045ca:	f002 faa5 	bl	8006b18 <HAL_I2C_Init>
 80045ce:	1e03      	subs	r3, r0, #0
 80045d0:	d001      	beq.n	80045d6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80045d2:	f000 fa05 	bl	80049e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80045d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004600 <MX_I2C1_Init+0x74>)
 80045d8:	2100      	movs	r1, #0
 80045da:	0018      	movs	r0, r3
 80045dc:	f003 f9de 	bl	800799c <HAL_I2CEx_ConfigAnalogFilter>
 80045e0:	1e03      	subs	r3, r0, #0
 80045e2:	d001      	beq.n	80045e8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80045e4:	f000 f9fc 	bl	80049e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80045e8:	4b05      	ldr	r3, [pc, #20]	@ (8004600 <MX_I2C1_Init+0x74>)
 80045ea:	2100      	movs	r1, #0
 80045ec:	0018      	movs	r0, r3
 80045ee:	f003 fa21 	bl	8007a34 <HAL_I2CEx_ConfigDigitalFilter>
 80045f2:	1e03      	subs	r3, r0, #0
 80045f4:	d001      	beq.n	80045fa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80045f6:	f000 f9f3 	bl	80049e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80045fa:	46c0      	nop			@ (mov r8, r8)
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	200002d4 	.word	0x200002d4
 8004604:	40005400 	.word	0x40005400
 8004608:	0060112f 	.word	0x0060112f

0800460c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004610:	4b1c      	ldr	r3, [pc, #112]	@ (8004684 <MX_SPI2_Init+0x78>)
 8004612:	4a1d      	ldr	r2, [pc, #116]	@ (8004688 <MX_SPI2_Init+0x7c>)
 8004614:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004616:	4b1b      	ldr	r3, [pc, #108]	@ (8004684 <MX_SPI2_Init+0x78>)
 8004618:	2282      	movs	r2, #130	@ 0x82
 800461a:	0052      	lsls	r2, r2, #1
 800461c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800461e:	4b19      	ldr	r3, [pc, #100]	@ (8004684 <MX_SPI2_Init+0x78>)
 8004620:	2280      	movs	r2, #128	@ 0x80
 8004622:	00d2      	lsls	r2, r2, #3
 8004624:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8004626:	4b17      	ldr	r3, [pc, #92]	@ (8004684 <MX_SPI2_Init+0x78>)
 8004628:	22f0      	movs	r2, #240	@ 0xf0
 800462a:	0112      	lsls	r2, r2, #4
 800462c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800462e:	4b15      	ldr	r3, [pc, #84]	@ (8004684 <MX_SPI2_Init+0x78>)
 8004630:	2200      	movs	r2, #0
 8004632:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004634:	4b13      	ldr	r3, [pc, #76]	@ (8004684 <MX_SPI2_Init+0x78>)
 8004636:	2200      	movs	r2, #0
 8004638:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800463a:	4b12      	ldr	r3, [pc, #72]	@ (8004684 <MX_SPI2_Init+0x78>)
 800463c:	2280      	movs	r2, #128	@ 0x80
 800463e:	0092      	lsls	r2, r2, #2
 8004640:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004642:	4b10      	ldr	r3, [pc, #64]	@ (8004684 <MX_SPI2_Init+0x78>)
 8004644:	2210      	movs	r2, #16
 8004646:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004648:	4b0e      	ldr	r3, [pc, #56]	@ (8004684 <MX_SPI2_Init+0x78>)
 800464a:	2200      	movs	r2, #0
 800464c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800464e:	4b0d      	ldr	r3, [pc, #52]	@ (8004684 <MX_SPI2_Init+0x78>)
 8004650:	2200      	movs	r2, #0
 8004652:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004654:	4b0b      	ldr	r3, [pc, #44]	@ (8004684 <MX_SPI2_Init+0x78>)
 8004656:	2200      	movs	r2, #0
 8004658:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800465a:	4b0a      	ldr	r3, [pc, #40]	@ (8004684 <MX_SPI2_Init+0x78>)
 800465c:	2207      	movs	r2, #7
 800465e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004660:	4b08      	ldr	r3, [pc, #32]	@ (8004684 <MX_SPI2_Init+0x78>)
 8004662:	2200      	movs	r2, #0
 8004664:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004666:	4b07      	ldr	r3, [pc, #28]	@ (8004684 <MX_SPI2_Init+0x78>)
 8004668:	2208      	movs	r2, #8
 800466a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800466c:	4b05      	ldr	r3, [pc, #20]	@ (8004684 <MX_SPI2_Init+0x78>)
 800466e:	0018      	movs	r0, r3
 8004670:	f004 f866 	bl	8008740 <HAL_SPI_Init>
 8004674:	1e03      	subs	r3, r0, #0
 8004676:	d001      	beq.n	800467c <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8004678:	f000 f9b2 	bl	80049e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800467c:	46c0      	nop			@ (mov r8, r8)
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	46c0      	nop			@ (mov r8, r8)
 8004684:	20000328 	.word	0x20000328
 8004688:	40003800 	.word	0x40003800

0800468c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8004690:	4b0f      	ldr	r3, [pc, #60]	@ (80046d0 <MX_TIM16_Init+0x44>)
 8004692:	4a10      	ldr	r2, [pc, #64]	@ (80046d4 <MX_TIM16_Init+0x48>)
 8004694:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 32;
 8004696:	4b0e      	ldr	r3, [pc, #56]	@ (80046d0 <MX_TIM16_Init+0x44>)
 8004698:	2220      	movs	r2, #32
 800469a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800469c:	4b0c      	ldr	r3, [pc, #48]	@ (80046d0 <MX_TIM16_Init+0x44>)
 800469e:	2200      	movs	r2, #0
 80046a0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 100;
 80046a2:	4b0b      	ldr	r3, [pc, #44]	@ (80046d0 <MX_TIM16_Init+0x44>)
 80046a4:	2264      	movs	r2, #100	@ 0x64
 80046a6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046a8:	4b09      	ldr	r3, [pc, #36]	@ (80046d0 <MX_TIM16_Init+0x44>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80046ae:	4b08      	ldr	r3, [pc, #32]	@ (80046d0 <MX_TIM16_Init+0x44>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046b4:	4b06      	ldr	r3, [pc, #24]	@ (80046d0 <MX_TIM16_Init+0x44>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80046ba:	4b05      	ldr	r3, [pc, #20]	@ (80046d0 <MX_TIM16_Init+0x44>)
 80046bc:	0018      	movs	r0, r3
 80046be:	f004 fdff 	bl	80092c0 <HAL_TIM_Base_Init>
 80046c2:	1e03      	subs	r3, r0, #0
 80046c4:	d001      	beq.n	80046ca <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80046c6:	f000 f98b 	bl	80049e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80046ca:	46c0      	nop			@ (mov r8, r8)
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	2000038c 	.word	0x2000038c
 80046d4:	40014400 	.word	0x40014400

080046d8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80046dc:	4b16      	ldr	r3, [pc, #88]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 80046de:	4a17      	ldr	r2, [pc, #92]	@ (800473c <MX_USART3_UART_Init+0x64>)
 80046e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80046e2:	4b15      	ldr	r3, [pc, #84]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 80046e4:	2296      	movs	r2, #150	@ 0x96
 80046e6:	0192      	lsls	r2, r2, #6
 80046e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80046ea:	4b13      	ldr	r3, [pc, #76]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80046f0:	4b11      	ldr	r3, [pc, #68]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80046f6:	4b10      	ldr	r3, [pc, #64]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80046fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 80046fe:	220c      	movs	r2, #12
 8004700:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004702:	4b0d      	ldr	r3, [pc, #52]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 8004704:	2200      	movs	r2, #0
 8004706:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004708:	4b0b      	ldr	r3, [pc, #44]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 800470a:	2200      	movs	r2, #0
 800470c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800470e:	4b0a      	ldr	r3, [pc, #40]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 8004710:	2200      	movs	r2, #0
 8004712:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004714:	4b08      	ldr	r3, [pc, #32]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 8004716:	2200      	movs	r2, #0
 8004718:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800471a:	4b07      	ldr	r3, [pc, #28]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 800471c:	2200      	movs	r2, #0
 800471e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004720:	4b05      	ldr	r3, [pc, #20]	@ (8004738 <MX_USART3_UART_Init+0x60>)
 8004722:	0018      	movs	r0, r3
 8004724:	f005 f83e 	bl	80097a4 <HAL_UART_Init>
 8004728:	1e03      	subs	r3, r0, #0
 800472a:	d001      	beq.n	8004730 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800472c:	f000 f958 	bl	80049e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004730:	46c0      	nop			@ (mov r8, r8)
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	46c0      	nop			@ (mov r8, r8)
 8004738:	200003d8 	.word	0x200003d8
 800473c:	40004800 	.word	0x40004800

08004740 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004746:	4b10      	ldr	r3, [pc, #64]	@ (8004788 <MX_DMA_Init+0x48>)
 8004748:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800474a:	4b0f      	ldr	r3, [pc, #60]	@ (8004788 <MX_DMA_Init+0x48>)
 800474c:	2101      	movs	r1, #1
 800474e:	430a      	orrs	r2, r1
 8004750:	639a      	str	r2, [r3, #56]	@ 0x38
 8004752:	4b0d      	ldr	r3, [pc, #52]	@ (8004788 <MX_DMA_Init+0x48>)
 8004754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004756:	2201      	movs	r2, #1
 8004758:	4013      	ands	r3, r2
 800475a:	607b      	str	r3, [r7, #4]
 800475c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800475e:	2200      	movs	r2, #0
 8004760:	2100      	movs	r1, #0
 8004762:	2009      	movs	r0, #9
 8004764:	f001 fcb6 	bl	80060d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004768:	2009      	movs	r0, #9
 800476a:	f001 fcc8 	bl	80060fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800476e:	2200      	movs	r2, #0
 8004770:	2100      	movs	r1, #0
 8004772:	200a      	movs	r0, #10
 8004774:	f001 fcae 	bl	80060d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8004778:	200a      	movs	r0, #10
 800477a:	f001 fcc0 	bl	80060fe <HAL_NVIC_EnableIRQ>

}
 800477e:	46c0      	nop			@ (mov r8, r8)
 8004780:	46bd      	mov	sp, r7
 8004782:	b002      	add	sp, #8
 8004784:	bd80      	pop	{r7, pc}
 8004786:	46c0      	nop			@ (mov r8, r8)
 8004788:	40021000 	.word	0x40021000

0800478c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800478c:	b590      	push	{r4, r7, lr}
 800478e:	b08b      	sub	sp, #44	@ 0x2c
 8004790:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004792:	2414      	movs	r4, #20
 8004794:	193b      	adds	r3, r7, r4
 8004796:	0018      	movs	r0, r3
 8004798:	2314      	movs	r3, #20
 800479a:	001a      	movs	r2, r3
 800479c:	2100      	movs	r1, #0
 800479e:	f007 f895 	bl	800b8cc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047a2:	4b8a      	ldr	r3, [pc, #552]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047a6:	4b89      	ldr	r3, [pc, #548]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047a8:	2104      	movs	r1, #4
 80047aa:	430a      	orrs	r2, r1
 80047ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80047ae:	4b87      	ldr	r3, [pc, #540]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047b2:	2204      	movs	r2, #4
 80047b4:	4013      	ands	r3, r2
 80047b6:	613b      	str	r3, [r7, #16]
 80047b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80047ba:	4b84      	ldr	r3, [pc, #528]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047be:	4b83      	ldr	r3, [pc, #524]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047c0:	2120      	movs	r1, #32
 80047c2:	430a      	orrs	r2, r1
 80047c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80047c6:	4b81      	ldr	r3, [pc, #516]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ca:	2220      	movs	r2, #32
 80047cc:	4013      	ands	r3, r2
 80047ce:	60fb      	str	r3, [r7, #12]
 80047d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80047d2:	4b7e      	ldr	r3, [pc, #504]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047d6:	4b7d      	ldr	r3, [pc, #500]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047d8:	2101      	movs	r1, #1
 80047da:	430a      	orrs	r2, r1
 80047dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80047de:	4b7b      	ldr	r3, [pc, #492]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047e2:	2201      	movs	r2, #1
 80047e4:	4013      	ands	r3, r2
 80047e6:	60bb      	str	r3, [r7, #8]
 80047e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80047ea:	4b78      	ldr	r3, [pc, #480]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047ee:	4b77      	ldr	r3, [pc, #476]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047f0:	2102      	movs	r1, #2
 80047f2:	430a      	orrs	r2, r1
 80047f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80047f6:	4b75      	ldr	r3, [pc, #468]	@ (80049cc <MX_GPIO_Init+0x240>)
 80047f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047fa:	2202      	movs	r2, #2
 80047fc:	4013      	ands	r3, r2
 80047fe:	607b      	str	r3, [r7, #4]
 8004800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004802:	4b72      	ldr	r3, [pc, #456]	@ (80049cc <MX_GPIO_Init+0x240>)
 8004804:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004806:	4b71      	ldr	r3, [pc, #452]	@ (80049cc <MX_GPIO_Init+0x240>)
 8004808:	2108      	movs	r1, #8
 800480a:	430a      	orrs	r2, r1
 800480c:	635a      	str	r2, [r3, #52]	@ 0x34
 800480e:	4b6f      	ldr	r3, [pc, #444]	@ (80049cc <MX_GPIO_Init+0x240>)
 8004810:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004812:	2208      	movs	r2, #8
 8004814:	4013      	ands	r3, r2
 8004816:	603b      	str	r3, [r7, #0]
 8004818:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TRIAC2_Pin|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800481a:	23e0      	movs	r3, #224	@ 0xe0
 800481c:	021b      	lsls	r3, r3, #8
 800481e:	486c      	ldr	r0, [pc, #432]	@ (80049d0 <MX_GPIO_Init+0x244>)
 8004820:	2200      	movs	r2, #0
 8004822:	0019      	movs	r1, r3
 8004824:	f002 f927 	bl	8006a76 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TRIAC1_Pin|UP_LED_Pin, GPIO_PIN_RESET);
 8004828:	4b6a      	ldr	r3, [pc, #424]	@ (80049d4 <MX_GPIO_Init+0x248>)
 800482a:	2200      	movs	r2, #0
 800482c:	2103      	movs	r1, #3
 800482e:	0018      	movs	r0, r3
 8004830:	f002 f921 	bl	8006a76 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MCU_RESET_Pin|MCU_PWRKEY_Pin|CS_TC6_Pin, GPIO_PIN_RESET);
 8004834:	23e0      	movs	r3, #224	@ 0xe0
 8004836:	0059      	lsls	r1, r3, #1
 8004838:	23a0      	movs	r3, #160	@ 0xa0
 800483a:	05db      	lsls	r3, r3, #23
 800483c:	2200      	movs	r2, #0
 800483e:	0018      	movs	r0, r3
 8004840:	f002 f919 	bl	8006a76 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_TC1_Pin|CS_TC2_Pin|CS_TC5_Pin, GPIO_PIN_RESET);
 8004844:	2398      	movs	r3, #152	@ 0x98
 8004846:	021b      	lsls	r3, r3, #8
 8004848:	4863      	ldr	r0, [pc, #396]	@ (80049d8 <MX_GPIO_Init+0x24c>)
 800484a:	2200      	movs	r2, #0
 800484c:	0019      	movs	r1, r3
 800484e:	f002 f912 	bl	8006a76 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8004852:	4b62      	ldr	r3, [pc, #392]	@ (80049dc <MX_GPIO_Init+0x250>)
 8004854:	2200      	movs	r2, #0
 8004856:	2108      	movs	r1, #8
 8004858:	0018      	movs	r0, r3
 800485a:	f002 f90c 	bl	8006a76 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TRIAC2_Pin PC14 PC15 */
  GPIO_InitStruct.Pin = TRIAC2_Pin|GPIO_PIN_14|GPIO_PIN_15;
 800485e:	193b      	adds	r3, r7, r4
 8004860:	22e0      	movs	r2, #224	@ 0xe0
 8004862:	0212      	lsls	r2, r2, #8
 8004864:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004866:	193b      	adds	r3, r7, r4
 8004868:	2201      	movs	r2, #1
 800486a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800486c:	193b      	adds	r3, r7, r4
 800486e:	2200      	movs	r2, #0
 8004870:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004872:	193b      	adds	r3, r7, r4
 8004874:	2200      	movs	r2, #0
 8004876:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004878:	193b      	adds	r3, r7, r4
 800487a:	4a55      	ldr	r2, [pc, #340]	@ (80049d0 <MX_GPIO_Init+0x244>)
 800487c:	0019      	movs	r1, r3
 800487e:	0010      	movs	r0, r2
 8004880:	f001 ff78 	bl	8006774 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIAC1_Pin UP_LED_Pin */
  GPIO_InitStruct.Pin = TRIAC1_Pin|UP_LED_Pin;
 8004884:	193b      	adds	r3, r7, r4
 8004886:	2203      	movs	r2, #3
 8004888:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800488a:	193b      	adds	r3, r7, r4
 800488c:	2201      	movs	r2, #1
 800488e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004890:	193b      	adds	r3, r7, r4
 8004892:	2200      	movs	r2, #0
 8004894:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004896:	193b      	adds	r3, r7, r4
 8004898:	2200      	movs	r2, #0
 800489a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800489c:	193b      	adds	r3, r7, r4
 800489e:	4a4d      	ldr	r2, [pc, #308]	@ (80049d4 <MX_GPIO_Init+0x248>)
 80048a0:	0019      	movs	r1, r3
 80048a2:	0010      	movs	r0, r2
 80048a4:	f001 ff66 	bl	8006774 <HAL_GPIO_Init>

  /*Configure GPIO pin : ZCD_Pin */
  GPIO_InitStruct.Pin = ZCD_Pin;
 80048a8:	193b      	adds	r3, r7, r4
 80048aa:	2210      	movs	r2, #16
 80048ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80048ae:	193b      	adds	r3, r7, r4
 80048b0:	2284      	movs	r2, #132	@ 0x84
 80048b2:	0392      	lsls	r2, r2, #14
 80048b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048b6:	193b      	adds	r3, r7, r4
 80048b8:	2201      	movs	r2, #1
 80048ba:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ZCD_GPIO_Port, &GPIO_InitStruct);
 80048bc:	193a      	adds	r2, r7, r4
 80048be:	23a0      	movs	r3, #160	@ 0xa0
 80048c0:	05db      	lsls	r3, r3, #23
 80048c2:	0011      	movs	r1, r2
 80048c4:	0018      	movs	r0, r3
 80048c6:	f001 ff55 	bl	8006774 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_RESET_Pin MCU_PWRKEY_Pin CS_TC6_Pin */
  GPIO_InitStruct.Pin = MCU_RESET_Pin|MCU_PWRKEY_Pin|CS_TC6_Pin;
 80048ca:	0021      	movs	r1, r4
 80048cc:	187b      	adds	r3, r7, r1
 80048ce:	22e0      	movs	r2, #224	@ 0xe0
 80048d0:	0052      	lsls	r2, r2, #1
 80048d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048d4:	000c      	movs	r4, r1
 80048d6:	193b      	adds	r3, r7, r4
 80048d8:	2201      	movs	r2, #1
 80048da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048dc:	193b      	adds	r3, r7, r4
 80048de:	2200      	movs	r2, #0
 80048e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048e2:	193b      	adds	r3, r7, r4
 80048e4:	2200      	movs	r2, #0
 80048e6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048e8:	193a      	adds	r2, r7, r4
 80048ea:	23a0      	movs	r3, #160	@ 0xa0
 80048ec:	05db      	lsls	r3, r3, #23
 80048ee:	0011      	movs	r1, r2
 80048f0:	0018      	movs	r0, r3
 80048f2:	f001 ff3f 	bl	8006774 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_TC1_Pin CS_TC2_Pin CS_TC5_Pin */
  GPIO_InitStruct.Pin = CS_TC1_Pin|CS_TC2_Pin|CS_TC5_Pin;
 80048f6:	0021      	movs	r1, r4
 80048f8:	187b      	adds	r3, r7, r1
 80048fa:	2298      	movs	r2, #152	@ 0x98
 80048fc:	0212      	lsls	r2, r2, #8
 80048fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004900:	000c      	movs	r4, r1
 8004902:	193b      	adds	r3, r7, r4
 8004904:	2201      	movs	r2, #1
 8004906:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004908:	193b      	adds	r3, r7, r4
 800490a:	2200      	movs	r2, #0
 800490c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800490e:	193b      	adds	r3, r7, r4
 8004910:	2200      	movs	r2, #0
 8004912:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004914:	193b      	adds	r3, r7, r4
 8004916:	4a30      	ldr	r2, [pc, #192]	@ (80049d8 <MX_GPIO_Init+0x24c>)
 8004918:	0019      	movs	r1, r3
 800491a:	0010      	movs	r0, r2
 800491c:	f001 ff2a 	bl	8006774 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTC_INT_Pin */
  GPIO_InitStruct.Pin = RTC_INT_Pin;
 8004920:	0021      	movs	r1, r4
 8004922:	187b      	adds	r3, r7, r1
 8004924:	2240      	movs	r2, #64	@ 0x40
 8004926:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004928:	187b      	adds	r3, r7, r1
 800492a:	2284      	movs	r2, #132	@ 0x84
 800492c:	0392      	lsls	r2, r2, #14
 800492e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004930:	000c      	movs	r4, r1
 8004932:	193b      	adds	r3, r7, r4
 8004934:	2200      	movs	r2, #0
 8004936:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(RTC_INT_GPIO_Port, &GPIO_InitStruct);
 8004938:	193b      	adds	r3, r7, r4
 800493a:	4a25      	ldr	r2, [pc, #148]	@ (80049d0 <MX_GPIO_Init+0x244>)
 800493c:	0019      	movs	r1, r3
 800493e:	0010      	movs	r0, r2
 8004940:	f001 ff18 	bl	8006774 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8004944:	193b      	adds	r3, r7, r4
 8004946:	2208      	movs	r2, #8
 8004948:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800494a:	193b      	adds	r3, r7, r4
 800494c:	2201      	movs	r2, #1
 800494e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004950:	193b      	adds	r3, r7, r4
 8004952:	2200      	movs	r2, #0
 8004954:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004956:	193b      	adds	r3, r7, r4
 8004958:	2200      	movs	r2, #0
 800495a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800495c:	193b      	adds	r3, r7, r4
 800495e:	4a1f      	ldr	r2, [pc, #124]	@ (80049dc <MX_GPIO_Init+0x250>)
 8004960:	0019      	movs	r1, r3
 8004962:	0010      	movs	r0, r2
 8004964:	f001 ff06 	bl	8006774 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004968:	193b      	adds	r3, r7, r4
 800496a:	2208      	movs	r2, #8
 800496c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800496e:	193b      	adds	r3, r7, r4
 8004970:	2202      	movs	r2, #2
 8004972:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004974:	193b      	adds	r3, r7, r4
 8004976:	2200      	movs	r2, #0
 8004978:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800497a:	193b      	adds	r3, r7, r4
 800497c:	2200      	movs	r2, #0
 800497e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004980:	193b      	adds	r3, r7, r4
 8004982:	2200      	movs	r2, #0
 8004984:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004986:	193b      	adds	r3, r7, r4
 8004988:	4a13      	ldr	r2, [pc, #76]	@ (80049d8 <MX_GPIO_Init+0x24c>)
 800498a:	0019      	movs	r1, r3
 800498c:	0010      	movs	r0, r2
 800498e:	f001 fef1 	bl	8006774 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN3_IN_Pin BTN2_IN_Pin BTN1_IN_Pin */
  GPIO_InitStruct.Pin = BTN3_IN_Pin|BTN2_IN_Pin|BTN1_IN_Pin;
 8004992:	0021      	movs	r1, r4
 8004994:	187b      	adds	r3, r7, r1
 8004996:	22e0      	movs	r2, #224	@ 0xe0
 8004998:	0092      	lsls	r2, r2, #2
 800499a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800499c:	187b      	adds	r3, r7, r1
 800499e:	2200      	movs	r2, #0
 80049a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a2:	187b      	adds	r3, r7, r1
 80049a4:	2200      	movs	r2, #0
 80049a6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049a8:	187b      	adds	r3, r7, r1
 80049aa:	4a0b      	ldr	r2, [pc, #44]	@ (80049d8 <MX_GPIO_Init+0x24c>)
 80049ac:	0019      	movs	r1, r3
 80049ae:	0010      	movs	r0, r2
 80049b0:	f001 fee0 	bl	8006774 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80049b4:	2200      	movs	r2, #0
 80049b6:	2100      	movs	r1, #0
 80049b8:	2007      	movs	r0, #7
 80049ba:	f001 fb8b 	bl	80060d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80049be:	2007      	movs	r0, #7
 80049c0:	f001 fb9d 	bl	80060fe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80049c4:	46c0      	nop			@ (mov r8, r8)
 80049c6:	46bd      	mov	sp, r7
 80049c8:	b00b      	add	sp, #44	@ 0x2c
 80049ca:	bd90      	pop	{r4, r7, pc}
 80049cc:	40021000 	.word	0x40021000
 80049d0:	50000800 	.word	0x50000800
 80049d4:	50001400 	.word	0x50001400
 80049d8:	50000400 	.word	0x50000400
 80049dc:	50000c00 	.word	0x50000c00

080049e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80049e4:	b672      	cpsid	i
}
 80049e6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80049e8:	46c0      	nop			@ (mov r8, r8)
 80049ea:	e7fd      	b.n	80049e8 <Error_Handler+0x8>

080049ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049f2:	4b0f      	ldr	r3, [pc, #60]	@ (8004a30 <HAL_MspInit+0x44>)
 80049f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004a30 <HAL_MspInit+0x44>)
 80049f8:	2101      	movs	r1, #1
 80049fa:	430a      	orrs	r2, r1
 80049fc:	641a      	str	r2, [r3, #64]	@ 0x40
 80049fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004a30 <HAL_MspInit+0x44>)
 8004a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a02:	2201      	movs	r2, #1
 8004a04:	4013      	ands	r3, r2
 8004a06:	607b      	str	r3, [r7, #4]
 8004a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a0a:	4b09      	ldr	r3, [pc, #36]	@ (8004a30 <HAL_MspInit+0x44>)
 8004a0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a0e:	4b08      	ldr	r3, [pc, #32]	@ (8004a30 <HAL_MspInit+0x44>)
 8004a10:	2180      	movs	r1, #128	@ 0x80
 8004a12:	0549      	lsls	r1, r1, #21
 8004a14:	430a      	orrs	r2, r1
 8004a16:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004a18:	4b05      	ldr	r3, [pc, #20]	@ (8004a30 <HAL_MspInit+0x44>)
 8004a1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a1c:	2380      	movs	r3, #128	@ 0x80
 8004a1e:	055b      	lsls	r3, r3, #21
 8004a20:	4013      	ands	r3, r2
 8004a22:	603b      	str	r3, [r7, #0]
 8004a24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a26:	46c0      	nop			@ (mov r8, r8)
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	b002      	add	sp, #8
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	46c0      	nop			@ (mov r8, r8)
 8004a30:	40021000 	.word	0x40021000

08004a34 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004a34:	b590      	push	{r4, r7, lr}
 8004a36:	b091      	sub	sp, #68	@ 0x44
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a3c:	232c      	movs	r3, #44	@ 0x2c
 8004a3e:	18fb      	adds	r3, r7, r3
 8004a40:	0018      	movs	r0, r3
 8004a42:	2314      	movs	r3, #20
 8004a44:	001a      	movs	r2, r3
 8004a46:	2100      	movs	r1, #0
 8004a48:	f006 ff40 	bl	800b8cc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a4c:	2410      	movs	r4, #16
 8004a4e:	193b      	adds	r3, r7, r4
 8004a50:	0018      	movs	r0, r3
 8004a52:	231c      	movs	r3, #28
 8004a54:	001a      	movs	r2, r3
 8004a56:	2100      	movs	r1, #0
 8004a58:	f006 ff38 	bl	800b8cc <memset>
  if(hadc->Instance==ADC1)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a3a      	ldr	r2, [pc, #232]	@ (8004b4c <HAL_ADC_MspInit+0x118>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d16d      	bne.n	8004b42 <HAL_ADC_MspInit+0x10e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004a66:	193b      	adds	r3, r7, r4
 8004a68:	2280      	movs	r2, #128	@ 0x80
 8004a6a:	01d2      	lsls	r2, r2, #7
 8004a6c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLADC;
 8004a6e:	193b      	adds	r3, r7, r4
 8004a70:	2280      	movs	r2, #128	@ 0x80
 8004a72:	05d2      	lsls	r2, r2, #23
 8004a74:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a76:	193b      	adds	r3, r7, r4
 8004a78:	0018      	movs	r0, r3
 8004a7a:	f003 fd2d 	bl	80084d8 <HAL_RCCEx_PeriphCLKConfig>
 8004a7e:	1e03      	subs	r3, r0, #0
 8004a80:	d001      	beq.n	8004a86 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8004a82:	f7ff ffad 	bl	80049e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004a86:	4b32      	ldr	r3, [pc, #200]	@ (8004b50 <HAL_ADC_MspInit+0x11c>)
 8004a88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a8a:	4b31      	ldr	r3, [pc, #196]	@ (8004b50 <HAL_ADC_MspInit+0x11c>)
 8004a8c:	2180      	movs	r1, #128	@ 0x80
 8004a8e:	0349      	lsls	r1, r1, #13
 8004a90:	430a      	orrs	r2, r1
 8004a92:	641a      	str	r2, [r3, #64]	@ 0x40
 8004a94:	4b2e      	ldr	r3, [pc, #184]	@ (8004b50 <HAL_ADC_MspInit+0x11c>)
 8004a96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a98:	2380      	movs	r3, #128	@ 0x80
 8004a9a:	035b      	lsls	r3, r3, #13
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	60fb      	str	r3, [r7, #12]
 8004aa0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aa2:	4b2b      	ldr	r3, [pc, #172]	@ (8004b50 <HAL_ADC_MspInit+0x11c>)
 8004aa4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004aa6:	4b2a      	ldr	r3, [pc, #168]	@ (8004b50 <HAL_ADC_MspInit+0x11c>)
 8004aa8:	2101      	movs	r1, #1
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	635a      	str	r2, [r3, #52]	@ 0x34
 8004aae:	4b28      	ldr	r3, [pc, #160]	@ (8004b50 <HAL_ADC_MspInit+0x11c>)
 8004ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	60bb      	str	r3, [r7, #8]
 8004ab8:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004aba:	212c      	movs	r1, #44	@ 0x2c
 8004abc:	187b      	adds	r3, r7, r1
 8004abe:	220c      	movs	r2, #12
 8004ac0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004ac2:	187b      	adds	r3, r7, r1
 8004ac4:	2203      	movs	r2, #3
 8004ac6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ac8:	187b      	adds	r3, r7, r1
 8004aca:	2200      	movs	r2, #0
 8004acc:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ace:	187a      	adds	r2, r7, r1
 8004ad0:	23a0      	movs	r3, #160	@ 0xa0
 8004ad2:	05db      	lsls	r3, r3, #23
 8004ad4:	0011      	movs	r1, r2
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	f001 fe4c 	bl	8006774 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004adc:	4b1d      	ldr	r3, [pc, #116]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004ade:	4a1e      	ldr	r2, [pc, #120]	@ (8004b58 <HAL_ADC_MspInit+0x124>)
 8004ae0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004ae2:	4b1c      	ldr	r3, [pc, #112]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004ae4:	2205      	movs	r2, #5
 8004ae6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ae8:	4b1a      	ldr	r3, [pc, #104]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004aea:	2200      	movs	r2, #0
 8004aec:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004aee:	4b19      	ldr	r3, [pc, #100]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004af4:	4b17      	ldr	r3, [pc, #92]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004af6:	2280      	movs	r2, #128	@ 0x80
 8004af8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004afa:	4b16      	ldr	r3, [pc, #88]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004afc:	2280      	movs	r2, #128	@ 0x80
 8004afe:	0052      	lsls	r2, r2, #1
 8004b00:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004b02:	4b14      	ldr	r3, [pc, #80]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004b04:	2280      	movs	r2, #128	@ 0x80
 8004b06:	00d2      	lsls	r2, r2, #3
 8004b08:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004b0a:	4b12      	ldr	r3, [pc, #72]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004b0c:	2220      	movs	r2, #32
 8004b0e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004b10:	4b10      	ldr	r3, [pc, #64]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004b16:	4b0f      	ldr	r3, [pc, #60]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004b18:	0018      	movs	r0, r3
 8004b1a:	f001 fb0d 	bl	8006138 <HAL_DMA_Init>
 8004b1e:	1e03      	subs	r3, r0, #0
 8004b20:	d001      	beq.n	8004b26 <HAL_ADC_MspInit+0xf2>
    {
      Error_Handler();
 8004b22:	f7ff ff5d 	bl	80049e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a0a      	ldr	r2, [pc, #40]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004b2a:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b2c:	4b09      	ldr	r3, [pc, #36]	@ (8004b54 <HAL_ADC_MspInit+0x120>)
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8004b32:	2200      	movs	r2, #0
 8004b34:	2100      	movs	r1, #0
 8004b36:	200c      	movs	r0, #12
 8004b38:	f001 facc 	bl	80060d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8004b3c:	200c      	movs	r0, #12
 8004b3e:	f001 fade 	bl	80060fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004b42:	46c0      	nop			@ (mov r8, r8)
 8004b44:	46bd      	mov	sp, r7
 8004b46:	b011      	add	sp, #68	@ 0x44
 8004b48:	bd90      	pop	{r4, r7, pc}
 8004b4a:	46c0      	nop			@ (mov r8, r8)
 8004b4c:	40012400 	.word	0x40012400
 8004b50:	40021000 	.word	0x40021000
 8004b54:	20000278 	.word	0x20000278
 8004b58:	40020008 	.word	0x40020008

08004b5c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004b5c:	b590      	push	{r4, r7, lr}
 8004b5e:	b091      	sub	sp, #68	@ 0x44
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b64:	232c      	movs	r3, #44	@ 0x2c
 8004b66:	18fb      	adds	r3, r7, r3
 8004b68:	0018      	movs	r0, r3
 8004b6a:	2314      	movs	r3, #20
 8004b6c:	001a      	movs	r2, r3
 8004b6e:	2100      	movs	r1, #0
 8004b70:	f006 feac 	bl	800b8cc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b74:	2410      	movs	r4, #16
 8004b76:	193b      	adds	r3, r7, r4
 8004b78:	0018      	movs	r0, r3
 8004b7a:	231c      	movs	r3, #28
 8004b7c:	001a      	movs	r2, r3
 8004b7e:	2100      	movs	r1, #0
 8004b80:	f006 fea4 	bl	800b8cc <memset>
  if(hi2c->Instance==I2C1)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a23      	ldr	r2, [pc, #140]	@ (8004c18 <HAL_I2C_MspInit+0xbc>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d13f      	bne.n	8004c0e <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004b8e:	193b      	adds	r3, r7, r4
 8004b90:	2220      	movs	r2, #32
 8004b92:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004b94:	193b      	adds	r3, r7, r4
 8004b96:	2200      	movs	r2, #0
 8004b98:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b9a:	193b      	adds	r3, r7, r4
 8004b9c:	0018      	movs	r0, r3
 8004b9e:	f003 fc9b 	bl	80084d8 <HAL_RCCEx_PeriphCLKConfig>
 8004ba2:	1e03      	subs	r3, r0, #0
 8004ba4:	d001      	beq.n	8004baa <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004ba6:	f7ff ff1b 	bl	80049e0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004baa:	4b1c      	ldr	r3, [pc, #112]	@ (8004c1c <HAL_I2C_MspInit+0xc0>)
 8004bac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bae:	4b1b      	ldr	r3, [pc, #108]	@ (8004c1c <HAL_I2C_MspInit+0xc0>)
 8004bb0:	2101      	movs	r1, #1
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	635a      	str	r2, [r3, #52]	@ 0x34
 8004bb6:	4b19      	ldr	r3, [pc, #100]	@ (8004c1c <HAL_I2C_MspInit+0xc0>)
 8004bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bba:	2201      	movs	r2, #1
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004bc2:	212c      	movs	r1, #44	@ 0x2c
 8004bc4:	187b      	adds	r3, r7, r1
 8004bc6:	22c0      	movs	r2, #192	@ 0xc0
 8004bc8:	00d2      	lsls	r2, r2, #3
 8004bca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004bcc:	187b      	adds	r3, r7, r1
 8004bce:	2212      	movs	r2, #18
 8004bd0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bd2:	187b      	adds	r3, r7, r1
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bd8:	187b      	adds	r3, r7, r1
 8004bda:	2200      	movs	r2, #0
 8004bdc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8004bde:	187b      	adds	r3, r7, r1
 8004be0:	2206      	movs	r2, #6
 8004be2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004be4:	187a      	adds	r2, r7, r1
 8004be6:	23a0      	movs	r3, #160	@ 0xa0
 8004be8:	05db      	lsls	r3, r3, #23
 8004bea:	0011      	movs	r1, r2
 8004bec:	0018      	movs	r0, r3
 8004bee:	f001 fdc1 	bl	8006774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8004c1c <HAL_I2C_MspInit+0xc0>)
 8004bf4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bf6:	4b09      	ldr	r3, [pc, #36]	@ (8004c1c <HAL_I2C_MspInit+0xc0>)
 8004bf8:	2180      	movs	r1, #128	@ 0x80
 8004bfa:	0389      	lsls	r1, r1, #14
 8004bfc:	430a      	orrs	r2, r1
 8004bfe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c00:	4b06      	ldr	r3, [pc, #24]	@ (8004c1c <HAL_I2C_MspInit+0xc0>)
 8004c02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c04:	2380      	movs	r3, #128	@ 0x80
 8004c06:	039b      	lsls	r3, r3, #14
 8004c08:	4013      	ands	r3, r2
 8004c0a:	60bb      	str	r3, [r7, #8]
 8004c0c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004c0e:	46c0      	nop			@ (mov r8, r8)
 8004c10:	46bd      	mov	sp, r7
 8004c12:	b011      	add	sp, #68	@ 0x44
 8004c14:	bd90      	pop	{r4, r7, pc}
 8004c16:	46c0      	nop			@ (mov r8, r8)
 8004c18:	40005400 	.word	0x40005400
 8004c1c:	40021000 	.word	0x40021000

08004c20 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c20:	b590      	push	{r4, r7, lr}
 8004c22:	b08b      	sub	sp, #44	@ 0x2c
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c28:	2414      	movs	r4, #20
 8004c2a:	193b      	adds	r3, r7, r4
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	2314      	movs	r3, #20
 8004c30:	001a      	movs	r2, r3
 8004c32:	2100      	movs	r1, #0
 8004c34:	f006 fe4a 	bl	800b8cc <memset>
  if(hspi->Instance==SPI2)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a26      	ldr	r2, [pc, #152]	@ (8004cd8 <HAL_SPI_MspInit+0xb8>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d145      	bne.n	8004cce <HAL_SPI_MspInit+0xae>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004c42:	4b26      	ldr	r3, [pc, #152]	@ (8004cdc <HAL_SPI_MspInit+0xbc>)
 8004c44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c46:	4b25      	ldr	r3, [pc, #148]	@ (8004cdc <HAL_SPI_MspInit+0xbc>)
 8004c48:	2180      	movs	r1, #128	@ 0x80
 8004c4a:	01c9      	lsls	r1, r1, #7
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c50:	4b22      	ldr	r3, [pc, #136]	@ (8004cdc <HAL_SPI_MspInit+0xbc>)
 8004c52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c54:	2380      	movs	r3, #128	@ 0x80
 8004c56:	01db      	lsls	r3, r3, #7
 8004c58:	4013      	ands	r3, r2
 8004c5a:	613b      	str	r3, [r7, #16]
 8004c5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c5e:	4b1f      	ldr	r3, [pc, #124]	@ (8004cdc <HAL_SPI_MspInit+0xbc>)
 8004c60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c62:	4b1e      	ldr	r3, [pc, #120]	@ (8004cdc <HAL_SPI_MspInit+0xbc>)
 8004c64:	2102      	movs	r1, #2
 8004c66:	430a      	orrs	r2, r1
 8004c68:	635a      	str	r2, [r3, #52]	@ 0x34
 8004c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8004cdc <HAL_SPI_MspInit+0xbc>)
 8004c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c6e:	2202      	movs	r2, #2
 8004c70:	4013      	ands	r3, r2
 8004c72:	60fb      	str	r3, [r7, #12]
 8004c74:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004c76:	193b      	adds	r3, r7, r4
 8004c78:	2204      	movs	r2, #4
 8004c7a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c7c:	193b      	adds	r3, r7, r4
 8004c7e:	2202      	movs	r2, #2
 8004c80:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c82:	193b      	adds	r3, r7, r4
 8004c84:	2200      	movs	r2, #0
 8004c86:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c88:	193b      	adds	r3, r7, r4
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8004c8e:	193b      	adds	r3, r7, r4
 8004c90:	2201      	movs	r2, #1
 8004c92:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c94:	193b      	adds	r3, r7, r4
 8004c96:	4a12      	ldr	r2, [pc, #72]	@ (8004ce0 <HAL_SPI_MspInit+0xc0>)
 8004c98:	0019      	movs	r1, r3
 8004c9a:	0010      	movs	r0, r2
 8004c9c:	f001 fd6a 	bl	8006774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004ca0:	0021      	movs	r1, r4
 8004ca2:	187b      	adds	r3, r7, r1
 8004ca4:	2280      	movs	r2, #128	@ 0x80
 8004ca6:	00d2      	lsls	r2, r2, #3
 8004ca8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004caa:	187b      	adds	r3, r7, r1
 8004cac:	2202      	movs	r2, #2
 8004cae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cb0:	187b      	adds	r3, r7, r1
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cb6:	187b      	adds	r3, r7, r1
 8004cb8:	2200      	movs	r2, #0
 8004cba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004cbc:	187b      	adds	r3, r7, r1
 8004cbe:	2205      	movs	r2, #5
 8004cc0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cc2:	187b      	adds	r3, r7, r1
 8004cc4:	4a06      	ldr	r2, [pc, #24]	@ (8004ce0 <HAL_SPI_MspInit+0xc0>)
 8004cc6:	0019      	movs	r1, r3
 8004cc8:	0010      	movs	r0, r2
 8004cca:	f001 fd53 	bl	8006774 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004cce:	46c0      	nop			@ (mov r8, r8)
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	b00b      	add	sp, #44	@ 0x2c
 8004cd4:	bd90      	pop	{r4, r7, pc}
 8004cd6:	46c0      	nop			@ (mov r8, r8)
 8004cd8:	40003800 	.word	0x40003800
 8004cdc:	40021000 	.word	0x40021000
 8004ce0:	50000400 	.word	0x50000400

08004ce4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a0e      	ldr	r2, [pc, #56]	@ (8004d2c <HAL_TIM_Base_MspInit+0x48>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d115      	bne.n	8004d22 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM16_MspInit 0 */

    /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8004d30 <HAL_TIM_Base_MspInit+0x4c>)
 8004cf8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8004d30 <HAL_TIM_Base_MspInit+0x4c>)
 8004cfc:	2180      	movs	r1, #128	@ 0x80
 8004cfe:	0289      	lsls	r1, r1, #10
 8004d00:	430a      	orrs	r2, r1
 8004d02:	641a      	str	r2, [r3, #64]	@ 0x40
 8004d04:	4b0a      	ldr	r3, [pc, #40]	@ (8004d30 <HAL_TIM_Base_MspInit+0x4c>)
 8004d06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d08:	2380      	movs	r3, #128	@ 0x80
 8004d0a:	029b      	lsls	r3, r3, #10
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	60fb      	str	r3, [r7, #12]
 8004d10:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8004d12:	2200      	movs	r2, #0
 8004d14:	2100      	movs	r1, #0
 8004d16:	2015      	movs	r0, #21
 8004d18:	f001 f9dc 	bl	80060d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8004d1c:	2015      	movs	r0, #21
 8004d1e:	f001 f9ee 	bl	80060fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 8004d22:	46c0      	nop			@ (mov r8, r8)
 8004d24:	46bd      	mov	sp, r7
 8004d26:	b004      	add	sp, #16
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	46c0      	nop			@ (mov r8, r8)
 8004d2c:	40014400 	.word	0x40014400
 8004d30:	40021000 	.word	0x40021000

08004d34 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d34:	b590      	push	{r4, r7, lr}
 8004d36:	b08b      	sub	sp, #44	@ 0x2c
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d3c:	2414      	movs	r4, #20
 8004d3e:	193b      	adds	r3, r7, r4
 8004d40:	0018      	movs	r0, r3
 8004d42:	2314      	movs	r3, #20
 8004d44:	001a      	movs	r2, r3
 8004d46:	2100      	movs	r1, #0
 8004d48:	f006 fdc0 	bl	800b8cc <memset>
  if(huart->Instance==USART3)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a5a      	ldr	r2, [pc, #360]	@ (8004ebc <HAL_UART_MspInit+0x188>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d000      	beq.n	8004d58 <HAL_UART_MspInit+0x24>
 8004d56:	e0ad      	b.n	8004eb4 <HAL_UART_MspInit+0x180>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004d58:	4b59      	ldr	r3, [pc, #356]	@ (8004ec0 <HAL_UART_MspInit+0x18c>)
 8004d5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d5c:	4b58      	ldr	r3, [pc, #352]	@ (8004ec0 <HAL_UART_MspInit+0x18c>)
 8004d5e:	2180      	movs	r1, #128	@ 0x80
 8004d60:	02c9      	lsls	r1, r1, #11
 8004d62:	430a      	orrs	r2, r1
 8004d64:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004d66:	4b56      	ldr	r3, [pc, #344]	@ (8004ec0 <HAL_UART_MspInit+0x18c>)
 8004d68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d6a:	2380      	movs	r3, #128	@ 0x80
 8004d6c:	02db      	lsls	r3, r3, #11
 8004d6e:	4013      	ands	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]
 8004d72:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d74:	4b52      	ldr	r3, [pc, #328]	@ (8004ec0 <HAL_UART_MspInit+0x18c>)
 8004d76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d78:	4b51      	ldr	r3, [pc, #324]	@ (8004ec0 <HAL_UART_MspInit+0x18c>)
 8004d7a:	2101      	movs	r1, #1
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	635a      	str	r2, [r3, #52]	@ 0x34
 8004d80:	4b4f      	ldr	r3, [pc, #316]	@ (8004ec0 <HAL_UART_MspInit+0x18c>)
 8004d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d84:	2201      	movs	r2, #1
 8004d86:	4013      	ands	r3, r2
 8004d88:	60fb      	str	r3, [r7, #12]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d8c:	4b4c      	ldr	r3, [pc, #304]	@ (8004ec0 <HAL_UART_MspInit+0x18c>)
 8004d8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d90:	4b4b      	ldr	r3, [pc, #300]	@ (8004ec0 <HAL_UART_MspInit+0x18c>)
 8004d92:	2102      	movs	r1, #2
 8004d94:	430a      	orrs	r2, r1
 8004d96:	635a      	str	r2, [r3, #52]	@ 0x34
 8004d98:	4b49      	ldr	r3, [pc, #292]	@ (8004ec0 <HAL_UART_MspInit+0x18c>)
 8004d9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d9c:	2202      	movs	r2, #2
 8004d9e:	4013      	ands	r3, r2
 8004da0:	60bb      	str	r3, [r7, #8]
 8004da2:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA5     ------> USART3_TX
    PB0     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GSM_TX_Pin;
 8004da4:	193b      	adds	r3, r7, r4
 8004da6:	2220      	movs	r2, #32
 8004da8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004daa:	193b      	adds	r3, r7, r4
 8004dac:	2202      	movs	r2, #2
 8004dae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004db0:	193b      	adds	r3, r7, r4
 8004db2:	2200      	movs	r2, #0
 8004db4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004db6:	193b      	adds	r3, r7, r4
 8004db8:	2200      	movs	r2, #0
 8004dba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004dbc:	193b      	adds	r3, r7, r4
 8004dbe:	2204      	movs	r2, #4
 8004dc0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GSM_TX_GPIO_Port, &GPIO_InitStruct);
 8004dc2:	193a      	adds	r2, r7, r4
 8004dc4:	23a0      	movs	r3, #160	@ 0xa0
 8004dc6:	05db      	lsls	r3, r3, #23
 8004dc8:	0011      	movs	r1, r2
 8004dca:	0018      	movs	r0, r3
 8004dcc:	f001 fcd2 	bl	8006774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GSM_RX_Pin;
 8004dd0:	0021      	movs	r1, r4
 8004dd2:	187b      	adds	r3, r7, r1
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dd8:	187b      	adds	r3, r7, r1
 8004dda:	2202      	movs	r2, #2
 8004ddc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dde:	187b      	adds	r3, r7, r1
 8004de0:	2200      	movs	r2, #0
 8004de2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004de4:	187b      	adds	r3, r7, r1
 8004de6:	2200      	movs	r2, #0
 8004de8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004dea:	187b      	adds	r3, r7, r1
 8004dec:	2204      	movs	r2, #4
 8004dee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GSM_RX_GPIO_Port, &GPIO_InitStruct);
 8004df0:	187b      	adds	r3, r7, r1
 8004df2:	4a34      	ldr	r2, [pc, #208]	@ (8004ec4 <HAL_UART_MspInit+0x190>)
 8004df4:	0019      	movs	r1, r3
 8004df6:	0010      	movs	r0, r2
 8004df8:	f001 fcbc 	bl	8006774 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel2;
 8004dfc:	4b32      	ldr	r3, [pc, #200]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004dfe:	4a33      	ldr	r2, [pc, #204]	@ (8004ecc <HAL_UART_MspInit+0x198>)
 8004e00:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004e02:	4b31      	ldr	r3, [pc, #196]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004e04:	2236      	movs	r2, #54	@ 0x36
 8004e06:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e08:	4b2f      	ldr	r3, [pc, #188]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e0e:	4b2e      	ldr	r3, [pc, #184]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004e10:	2200      	movs	r2, #0
 8004e12:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004e14:	4b2c      	ldr	r3, [pc, #176]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004e16:	2280      	movs	r2, #128	@ 0x80
 8004e18:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e1a:	4b2b      	ldr	r3, [pc, #172]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e20:	4b29      	ldr	r3, [pc, #164]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8004e26:	4b28      	ldr	r3, [pc, #160]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004e2c:	4b26      	ldr	r3, [pc, #152]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004e2e:	2280      	movs	r2, #128	@ 0x80
 8004e30:	0152      	lsls	r2, r2, #5
 8004e32:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004e34:	4b24      	ldr	r3, [pc, #144]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004e36:	0018      	movs	r0, r3
 8004e38:	f001 f97e 	bl	8006138 <HAL_DMA_Init>
 8004e3c:	1e03      	subs	r3, r0, #0
 8004e3e:	d001      	beq.n	8004e44 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8004e40:	f7ff fdce 	bl	80049e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2180      	movs	r1, #128	@ 0x80
 8004e48:	4a1f      	ldr	r2, [pc, #124]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004e4a:	505a      	str	r2, [r3, r1]
 8004e4c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ec8 <HAL_UART_MspInit+0x194>)
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel3;
 8004e52:	4b1f      	ldr	r3, [pc, #124]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004e54:	4a1f      	ldr	r2, [pc, #124]	@ (8004ed4 <HAL_UART_MspInit+0x1a0>)
 8004e56:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8004e58:	4b1d      	ldr	r3, [pc, #116]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004e5a:	2237      	movs	r2, #55	@ 0x37
 8004e5c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e5e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004e60:	2210      	movs	r2, #16
 8004e62:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e64:	4b1a      	ldr	r3, [pc, #104]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004e66:	2200      	movs	r2, #0
 8004e68:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e6a:	4b19      	ldr	r3, [pc, #100]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004e6c:	2280      	movs	r2, #128	@ 0x80
 8004e6e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e70:	4b17      	ldr	r3, [pc, #92]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e76:	4b16      	ldr	r3, [pc, #88]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004e7c:	4b14      	ldr	r3, [pc, #80]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004e82:	4b13      	ldr	r3, [pc, #76]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004e88:	4b11      	ldr	r3, [pc, #68]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004e8a:	0018      	movs	r0, r3
 8004e8c:	f001 f954 	bl	8006138 <HAL_DMA_Init>
 8004e90:	1e03      	subs	r3, r0, #0
 8004e92:	d001      	beq.n	8004e98 <HAL_UART_MspInit+0x164>
    {
      Error_Handler();
 8004e94:	f7ff fda4 	bl	80049e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a0d      	ldr	r2, [pc, #52]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004e9c:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ed0 <HAL_UART_MspInit+0x19c>)
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	2100      	movs	r1, #0
 8004ea8:	201d      	movs	r0, #29
 8004eaa:	f001 f913 	bl	80060d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8004eae:	201d      	movs	r0, #29
 8004eb0:	f001 f925 	bl	80060fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8004eb4:	46c0      	nop			@ (mov r8, r8)
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	b00b      	add	sp, #44	@ 0x2c
 8004eba:	bd90      	pop	{r4, r7, pc}
 8004ebc:	40004800 	.word	0x40004800
 8004ec0:	40021000 	.word	0x40021000
 8004ec4:	50000400 	.word	0x50000400
 8004ec8:	2000046c 	.word	0x2000046c
 8004ecc:	4002001c 	.word	0x4002001c
 8004ed0:	200004c8 	.word	0x200004c8
 8004ed4:	40020030 	.word	0x40020030

08004ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004edc:	46c0      	nop			@ (mov r8, r8)
 8004ede:	e7fd      	b.n	8004edc <NMI_Handler+0x4>

08004ee0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ee4:	46c0      	nop			@ (mov r8, r8)
 8004ee6:	e7fd      	b.n	8004ee4 <HardFault_Handler+0x4>

08004ee8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004eec:	46c0      	nop			@ (mov r8, r8)
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ef2:	b580      	push	{r7, lr}
 8004ef4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ef6:	46c0      	nop			@ (mov r8, r8)
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f00:	f000 fa18 	bl	8005334 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f04:	46c0      	nop			@ (mov r8, r8)
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ZCD_Pin);
 8004f0e:	2010      	movs	r0, #16
 8004f10:	f001 fdce 	bl	8006ab0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RTC_INT_Pin);
 8004f14:	2040      	movs	r0, #64	@ 0x40
 8004f16:	f001 fdcb 	bl	8006ab0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004f1a:	46c0      	nop			@ (mov r8, r8)
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004f24:	4b03      	ldr	r3, [pc, #12]	@ (8004f34 <DMA1_Channel1_IRQHandler+0x14>)
 8004f26:	0018      	movs	r0, r3
 8004f28:	f001 fae2 	bl	80064f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004f2c:	46c0      	nop			@ (mov r8, r8)
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	46c0      	nop			@ (mov r8, r8)
 8004f34:	20000278 	.word	0x20000278

08004f38 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004f3c:	4b05      	ldr	r3, [pc, #20]	@ (8004f54 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8004f3e:	0018      	movs	r0, r3
 8004f40:	f001 fad6 	bl	80064f0 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004f44:	4b04      	ldr	r3, [pc, #16]	@ (8004f58 <DMA1_Channel2_3_IRQHandler+0x20>)
 8004f46:	0018      	movs	r0, r3
 8004f48:	f001 fad2 	bl	80064f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004f4c:	46c0      	nop			@ (mov r8, r8)
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	46c0      	nop			@ (mov r8, r8)
 8004f54:	2000046c 	.word	0x2000046c
 8004f58:	200004c8 	.word	0x200004c8

08004f5c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004f60:	4b03      	ldr	r3, [pc, #12]	@ (8004f70 <ADC1_IRQHandler+0x14>)
 8004f62:	0018      	movs	r0, r3
 8004f64:	f000 fcea 	bl	800593c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8004f68:	46c0      	nop			@ (mov r8, r8)
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	46c0      	nop			@ (mov r8, r8)
 8004f70:	20000214 	.word	0x20000214

08004f74 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004f78:	4b03      	ldr	r3, [pc, #12]	@ (8004f88 <TIM16_IRQHandler+0x14>)
 8004f7a:	0018      	movs	r0, r3
 8004f7c:	f004 fa4e 	bl	800941c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8004f80:	46c0      	nop			@ (mov r8, r8)
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	46c0      	nop			@ (mov r8, r8)
 8004f88:	2000038c 	.word	0x2000038c

08004f8c <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 interrupts.
  */
void USART3_4_IRQHandler(void)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004f90:	4b03      	ldr	r3, [pc, #12]	@ (8004fa0 <USART3_4_IRQHandler+0x14>)
 8004f92:	0018      	movs	r0, r3
 8004f94:	f004 fd46 	bl	8009a24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 8004f98:	46c0      	nop			@ (mov r8, r8)
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	46c0      	nop			@ (mov r8, r8)
 8004fa0:	200003d8 	.word	0x200003d8

08004fa4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0
  return 1;
 8004fa8:	2301      	movs	r3, #1
}
 8004faa:	0018      	movs	r0, r3
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <_kill>:

int _kill(int pid, int sig)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004fba:	f006 fcf7 	bl	800b9ac <__errno>
 8004fbe:	0003      	movs	r3, r0
 8004fc0:	2216      	movs	r2, #22
 8004fc2:	601a      	str	r2, [r3, #0]
  return -1;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	425b      	negs	r3, r3
}
 8004fc8:	0018      	movs	r0, r3
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	b002      	add	sp, #8
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <_exit>:

void _exit (int status)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b082      	sub	sp, #8
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004fd8:	2301      	movs	r3, #1
 8004fda:	425a      	negs	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	0011      	movs	r1, r2
 8004fe0:	0018      	movs	r0, r3
 8004fe2:	f7ff ffe5 	bl	8004fb0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004fe6:	46c0      	nop			@ (mov r8, r8)
 8004fe8:	e7fd      	b.n	8004fe6 <_exit+0x16>

08004fea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004fea:	b580      	push	{r7, lr}
 8004fec:	b086      	sub	sp, #24
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	60f8      	str	r0, [r7, #12]
 8004ff2:	60b9      	str	r1, [r7, #8]
 8004ff4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	617b      	str	r3, [r7, #20]
 8004ffa:	e00a      	b.n	8005012 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004ffc:	e000      	b.n	8005000 <_read+0x16>
 8004ffe:	bf00      	nop
 8005000:	0001      	movs	r1, r0
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	1c5a      	adds	r2, r3, #1
 8005006:	60ba      	str	r2, [r7, #8]
 8005008:	b2ca      	uxtb	r2, r1
 800500a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	3301      	adds	r3, #1
 8005010:	617b      	str	r3, [r7, #20]
 8005012:	697a      	ldr	r2, [r7, #20]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	429a      	cmp	r2, r3
 8005018:	dbf0      	blt.n	8004ffc <_read+0x12>
  }

  return len;
 800501a:	687b      	ldr	r3, [r7, #4]
}
 800501c:	0018      	movs	r0, r3
 800501e:	46bd      	mov	sp, r7
 8005020:	b006      	add	sp, #24
 8005022:	bd80      	pop	{r7, pc}

08005024 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b086      	sub	sp, #24
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005030:	2300      	movs	r3, #0
 8005032:	617b      	str	r3, [r7, #20]
 8005034:	e009      	b.n	800504a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	1c5a      	adds	r2, r3, #1
 800503a:	60ba      	str	r2, [r7, #8]
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	0018      	movs	r0, r3
 8005040:	e000      	b.n	8005044 <_write+0x20>
 8005042:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	3301      	adds	r3, #1
 8005048:	617b      	str	r3, [r7, #20]
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	429a      	cmp	r2, r3
 8005050:	dbf1      	blt.n	8005036 <_write+0x12>
  }
  return len;
 8005052:	687b      	ldr	r3, [r7, #4]
}
 8005054:	0018      	movs	r0, r3
 8005056:	46bd      	mov	sp, r7
 8005058:	b006      	add	sp, #24
 800505a:	bd80      	pop	{r7, pc}

0800505c <_close>:

int _close(int file)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005064:	2301      	movs	r3, #1
 8005066:	425b      	negs	r3, r3
}
 8005068:	0018      	movs	r0, r3
 800506a:	46bd      	mov	sp, r7
 800506c:	b002      	add	sp, #8
 800506e:	bd80      	pop	{r7, pc}

08005070 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	2280      	movs	r2, #128	@ 0x80
 800507e:	0192      	lsls	r2, r2, #6
 8005080:	605a      	str	r2, [r3, #4]
  return 0;
 8005082:	2300      	movs	r3, #0
}
 8005084:	0018      	movs	r0, r3
 8005086:	46bd      	mov	sp, r7
 8005088:	b002      	add	sp, #8
 800508a:	bd80      	pop	{r7, pc}

0800508c <_isatty>:

int _isatty(int file)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005094:	2301      	movs	r3, #1
}
 8005096:	0018      	movs	r0, r3
 8005098:	46bd      	mov	sp, r7
 800509a:	b002      	add	sp, #8
 800509c:	bd80      	pop	{r7, pc}

0800509e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b084      	sub	sp, #16
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	60f8      	str	r0, [r7, #12]
 80050a6:	60b9      	str	r1, [r7, #8]
 80050a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	0018      	movs	r0, r3
 80050ae:	46bd      	mov	sp, r7
 80050b0:	b004      	add	sp, #16
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80050bc:	4a14      	ldr	r2, [pc, #80]	@ (8005110 <_sbrk+0x5c>)
 80050be:	4b15      	ldr	r3, [pc, #84]	@ (8005114 <_sbrk+0x60>)
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80050c8:	4b13      	ldr	r3, [pc, #76]	@ (8005118 <_sbrk+0x64>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d102      	bne.n	80050d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80050d0:	4b11      	ldr	r3, [pc, #68]	@ (8005118 <_sbrk+0x64>)
 80050d2:	4a12      	ldr	r2, [pc, #72]	@ (800511c <_sbrk+0x68>)
 80050d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80050d6:	4b10      	ldr	r3, [pc, #64]	@ (8005118 <_sbrk+0x64>)
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	18d3      	adds	r3, r2, r3
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d207      	bcs.n	80050f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80050e4:	f006 fc62 	bl	800b9ac <__errno>
 80050e8:	0003      	movs	r3, r0
 80050ea:	220c      	movs	r2, #12
 80050ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80050ee:	2301      	movs	r3, #1
 80050f0:	425b      	negs	r3, r3
 80050f2:	e009      	b.n	8005108 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80050f4:	4b08      	ldr	r3, [pc, #32]	@ (8005118 <_sbrk+0x64>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80050fa:	4b07      	ldr	r3, [pc, #28]	@ (8005118 <_sbrk+0x64>)
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	18d2      	adds	r2, r2, r3
 8005102:	4b05      	ldr	r3, [pc, #20]	@ (8005118 <_sbrk+0x64>)
 8005104:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005106:	68fb      	ldr	r3, [r7, #12]
}
 8005108:	0018      	movs	r0, r3
 800510a:	46bd      	mov	sp, r7
 800510c:	b006      	add	sp, #24
 800510e:	bd80      	pop	{r7, pc}
 8005110:	20009000 	.word	0x20009000
 8005114:	00000400 	.word	0x00000400
 8005118:	2000060c 	.word	0x2000060c
 800511c:	20000760 	.word	0x20000760

08005120 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005124:	46c0      	nop			@ (mov r8, r8)
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
	...

0800512c <sensor_rx_disable>:
 *      Author: Jewel James
 */

#include "temp.h"

void sensor_rx_disable() {
 800512c:	b580      	push	{r7, lr}
 800512e:	af00      	add	r7, sp, #0
	TEMP1_CS(1);
 8005130:	4b0d      	ldr	r3, [pc, #52]	@ (8005168 <sensor_rx_disable+0x3c>)
 8005132:	2280      	movs	r2, #128	@ 0x80
 8005134:	0112      	lsls	r2, r2, #4
 8005136:	619a      	str	r2, [r3, #24]
	TEMP2_CS(1);
 8005138:	4b0b      	ldr	r3, [pc, #44]	@ (8005168 <sensor_rx_disable+0x3c>)
 800513a:	2280      	movs	r2, #128	@ 0x80
 800513c:	0152      	lsls	r2, r2, #5
 800513e:	619a      	str	r2, [r3, #24]
	TEMP3_CS(1);
 8005140:	4b09      	ldr	r3, [pc, #36]	@ (8005168 <sensor_rx_disable+0x3c>)
 8005142:	2280      	movs	r2, #128	@ 0x80
 8005144:	0192      	lsls	r2, r2, #6
 8005146:	619a      	str	r2, [r3, #24]
	TEMP4_CS(1);
 8005148:	4b07      	ldr	r3, [pc, #28]	@ (8005168 <sensor_rx_disable+0x3c>)
 800514a:	2280      	movs	r2, #128	@ 0x80
 800514c:	01d2      	lsls	r2, r2, #7
 800514e:	619a      	str	r2, [r3, #24]
	TEMP5_CS(1);
 8005150:	4b05      	ldr	r3, [pc, #20]	@ (8005168 <sensor_rx_disable+0x3c>)
 8005152:	2280      	movs	r2, #128	@ 0x80
 8005154:	0212      	lsls	r2, r2, #8
 8005156:	619a      	str	r2, [r3, #24]
	TEMP6_CS(1);
 8005158:	23a0      	movs	r3, #160	@ 0xa0
 800515a:	05db      	lsls	r3, r3, #23
 800515c:	2280      	movs	r2, #128	@ 0x80
 800515e:	0052      	lsls	r2, r2, #1
 8005160:	619a      	str	r2, [r3, #24]
}
 8005162:	46c0      	nop			@ (mov r8, r8)
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	50000400 	.word	0x50000400

0800516c <sensor_rx_select>:

void sensor_rx_select(uint8_t index) {
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	0002      	movs	r2, r0
 8005174:	1dfb      	adds	r3, r7, #7
 8005176:	701a      	strb	r2, [r3, #0]
	TEMP1_CS(1);
 8005178:	4b22      	ldr	r3, [pc, #136]	@ (8005204 <sensor_rx_select+0x98>)
 800517a:	2280      	movs	r2, #128	@ 0x80
 800517c:	0112      	lsls	r2, r2, #4
 800517e:	619a      	str	r2, [r3, #24]
	TEMP2_CS(1);
 8005180:	4b20      	ldr	r3, [pc, #128]	@ (8005204 <sensor_rx_select+0x98>)
 8005182:	2280      	movs	r2, #128	@ 0x80
 8005184:	0152      	lsls	r2, r2, #5
 8005186:	619a      	str	r2, [r3, #24]
	TEMP3_CS(1);
 8005188:	4b1e      	ldr	r3, [pc, #120]	@ (8005204 <sensor_rx_select+0x98>)
 800518a:	2280      	movs	r2, #128	@ 0x80
 800518c:	0192      	lsls	r2, r2, #6
 800518e:	619a      	str	r2, [r3, #24]
	TEMP4_CS(1);
 8005190:	4b1c      	ldr	r3, [pc, #112]	@ (8005204 <sensor_rx_select+0x98>)
 8005192:	2280      	movs	r2, #128	@ 0x80
 8005194:	01d2      	lsls	r2, r2, #7
 8005196:	619a      	str	r2, [r3, #24]
	TEMP5_CS(1);
 8005198:	4b1a      	ldr	r3, [pc, #104]	@ (8005204 <sensor_rx_select+0x98>)
 800519a:	2280      	movs	r2, #128	@ 0x80
 800519c:	0212      	lsls	r2, r2, #8
 800519e:	619a      	str	r2, [r3, #24]
	TEMP6_CS(1);
 80051a0:	23a0      	movs	r3, #160	@ 0xa0
 80051a2:	05db      	lsls	r3, r3, #23
 80051a4:	2280      	movs	r2, #128	@ 0x80
 80051a6:	0052      	lsls	r2, r2, #1
 80051a8:	619a      	str	r2, [r3, #24]
	switch(index) {
 80051aa:	1dfb      	adds	r3, r7, #7
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	2b06      	cmp	r3, #6
 80051b0:	d824      	bhi.n	80051fc <sensor_rx_select+0x90>
 80051b2:	009a      	lsls	r2, r3, #2
 80051b4:	4b14      	ldr	r3, [pc, #80]	@ (8005208 <sensor_rx_select+0x9c>)
 80051b6:	18d3      	adds	r3, r2, r3
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	469f      	mov	pc, r3
	case 0:
		return;
	case 1:
		TEMP1_CS(0);
 80051bc:	4b11      	ldr	r3, [pc, #68]	@ (8005204 <sensor_rx_select+0x98>)
 80051be:	2280      	movs	r2, #128	@ 0x80
 80051c0:	0112      	lsls	r2, r2, #4
 80051c2:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80051c4:	e01a      	b.n	80051fc <sensor_rx_select+0x90>
	case 2:
		TEMP5_CS(0);
 80051c6:	4b0f      	ldr	r3, [pc, #60]	@ (8005204 <sensor_rx_select+0x98>)
 80051c8:	2280      	movs	r2, #128	@ 0x80
 80051ca:	0212      	lsls	r2, r2, #8
 80051cc:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80051ce:	e015      	b.n	80051fc <sensor_rx_select+0x90>
	case 3:
		TEMP3_CS(0);
 80051d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005204 <sensor_rx_select+0x98>)
 80051d2:	2280      	movs	r2, #128	@ 0x80
 80051d4:	0192      	lsls	r2, r2, #6
 80051d6:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80051d8:	e010      	b.n	80051fc <sensor_rx_select+0x90>
	case 4:
		TEMP4_CS(0);
 80051da:	4b0a      	ldr	r3, [pc, #40]	@ (8005204 <sensor_rx_select+0x98>)
 80051dc:	2280      	movs	r2, #128	@ 0x80
 80051de:	01d2      	lsls	r2, r2, #7
 80051e0:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80051e2:	e00b      	b.n	80051fc <sensor_rx_select+0x90>
	case 5:
		TEMP2_CS(0);
 80051e4:	4b07      	ldr	r3, [pc, #28]	@ (8005204 <sensor_rx_select+0x98>)
 80051e6:	2280      	movs	r2, #128	@ 0x80
 80051e8:	0152      	lsls	r2, r2, #5
 80051ea:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80051ec:	e006      	b.n	80051fc <sensor_rx_select+0x90>
	case 6:
		TEMP6_CS(0);
 80051ee:	23a0      	movs	r3, #160	@ 0xa0
 80051f0:	05db      	lsls	r3, r3, #23
 80051f2:	2280      	movs	r2, #128	@ 0x80
 80051f4:	0052      	lsls	r2, r2, #1
 80051f6:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80051f8:	e000      	b.n	80051fc <sensor_rx_select+0x90>
		return;
 80051fa:	46c0      	nop			@ (mov r8, r8)
	}
}
 80051fc:	46bd      	mov	sp, r7
 80051fe:	b002      	add	sp, #8
 8005200:	bd80      	pop	{r7, pc}
 8005202:	46c0      	nop			@ (mov r8, r8)
 8005204:	50000400 	.word	0x50000400
 8005208:	0800ded8 	.word	0x0800ded8

0800520c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800520c:	480d      	ldr	r0, [pc, #52]	@ (8005244 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800520e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005210:	f7ff ff86 	bl	8005120 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005214:	480c      	ldr	r0, [pc, #48]	@ (8005248 <LoopForever+0x6>)
  ldr r1, =_edata
 8005216:	490d      	ldr	r1, [pc, #52]	@ (800524c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005218:	4a0d      	ldr	r2, [pc, #52]	@ (8005250 <LoopForever+0xe>)
  movs r3, #0
 800521a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800521c:	e002      	b.n	8005224 <LoopCopyDataInit>

0800521e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800521e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005220:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005222:	3304      	adds	r3, #4

08005224 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005224:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005226:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005228:	d3f9      	bcc.n	800521e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800522a:	4a0a      	ldr	r2, [pc, #40]	@ (8005254 <LoopForever+0x12>)
  ldr r4, =_ebss
 800522c:	4c0a      	ldr	r4, [pc, #40]	@ (8005258 <LoopForever+0x16>)
  movs r3, #0
 800522e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005230:	e001      	b.n	8005236 <LoopFillZerobss>

08005232 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005232:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005234:	3204      	adds	r2, #4

08005236 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005236:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005238:	d3fb      	bcc.n	8005232 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800523a:	f006 fbbd 	bl	800b9b8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800523e:	f7fe fbeb 	bl	8003a18 <main>

08005242 <LoopForever>:

LoopForever:
  b LoopForever
 8005242:	e7fe      	b.n	8005242 <LoopForever>
  ldr   r0, =_estack
 8005244:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8005248:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800524c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8005250:	0800e28c 	.word	0x0800e28c
  ldr r2, =_sbss
 8005254:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8005258:	20000760 	.word	0x20000760

0800525c <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800525c:	e7fe      	b.n	800525c <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>
	...

08005260 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005266:	1dfb      	adds	r3, r7, #7
 8005268:	2200      	movs	r2, #0
 800526a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800526c:	4b0b      	ldr	r3, [pc, #44]	@ (800529c <HAL_Init+0x3c>)
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	4b0a      	ldr	r3, [pc, #40]	@ (800529c <HAL_Init+0x3c>)
 8005272:	2180      	movs	r1, #128	@ 0x80
 8005274:	0049      	lsls	r1, r1, #1
 8005276:	430a      	orrs	r2, r1
 8005278:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800527a:	2003      	movs	r0, #3
 800527c:	f000 f810 	bl	80052a0 <HAL_InitTick>
 8005280:	1e03      	subs	r3, r0, #0
 8005282:	d003      	beq.n	800528c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8005284:	1dfb      	adds	r3, r7, #7
 8005286:	2201      	movs	r2, #1
 8005288:	701a      	strb	r2, [r3, #0]
 800528a:	e001      	b.n	8005290 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800528c:	f7ff fbae 	bl	80049ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005290:	1dfb      	adds	r3, r7, #7
 8005292:	781b      	ldrb	r3, [r3, #0]
}
 8005294:	0018      	movs	r0, r3
 8005296:	46bd      	mov	sp, r7
 8005298:	b002      	add	sp, #8
 800529a:	bd80      	pop	{r7, pc}
 800529c:	40022000 	.word	0x40022000

080052a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80052a0:	b590      	push	{r4, r7, lr}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80052a8:	230f      	movs	r3, #15
 80052aa:	18fb      	adds	r3, r7, r3
 80052ac:	2200      	movs	r2, #0
 80052ae:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80052b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005328 <HAL_InitTick+0x88>)
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d02b      	beq.n	8005310 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80052b8:	4b1c      	ldr	r3, [pc, #112]	@ (800532c <HAL_InitTick+0x8c>)
 80052ba:	681c      	ldr	r4, [r3, #0]
 80052bc:	4b1a      	ldr	r3, [pc, #104]	@ (8005328 <HAL_InitTick+0x88>)
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	0019      	movs	r1, r3
 80052c2:	23fa      	movs	r3, #250	@ 0xfa
 80052c4:	0098      	lsls	r0, r3, #2
 80052c6:	f7fa ff37 	bl	8000138 <__udivsi3>
 80052ca:	0003      	movs	r3, r0
 80052cc:	0019      	movs	r1, r3
 80052ce:	0020      	movs	r0, r4
 80052d0:	f7fa ff32 	bl	8000138 <__udivsi3>
 80052d4:	0003      	movs	r3, r0
 80052d6:	0018      	movs	r0, r3
 80052d8:	f000 ff21 	bl	800611e <HAL_SYSTICK_Config>
 80052dc:	1e03      	subs	r3, r0, #0
 80052de:	d112      	bne.n	8005306 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2b03      	cmp	r3, #3
 80052e4:	d80a      	bhi.n	80052fc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80052e6:	6879      	ldr	r1, [r7, #4]
 80052e8:	2301      	movs	r3, #1
 80052ea:	425b      	negs	r3, r3
 80052ec:	2200      	movs	r2, #0
 80052ee:	0018      	movs	r0, r3
 80052f0:	f000 fef0 	bl	80060d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80052f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005330 <HAL_InitTick+0x90>)
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	601a      	str	r2, [r3, #0]
 80052fa:	e00d      	b.n	8005318 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80052fc:	230f      	movs	r3, #15
 80052fe:	18fb      	adds	r3, r7, r3
 8005300:	2201      	movs	r2, #1
 8005302:	701a      	strb	r2, [r3, #0]
 8005304:	e008      	b.n	8005318 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005306:	230f      	movs	r3, #15
 8005308:	18fb      	adds	r3, r7, r3
 800530a:	2201      	movs	r2, #1
 800530c:	701a      	strb	r2, [r3, #0]
 800530e:	e003      	b.n	8005318 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005310:	230f      	movs	r3, #15
 8005312:	18fb      	adds	r3, r7, r3
 8005314:	2201      	movs	r2, #1
 8005316:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005318:	230f      	movs	r3, #15
 800531a:	18fb      	adds	r3, r7, r3
 800531c:	781b      	ldrb	r3, [r3, #0]
}
 800531e:	0018      	movs	r0, r3
 8005320:	46bd      	mov	sp, r7
 8005322:	b005      	add	sp, #20
 8005324:	bd90      	pop	{r4, r7, pc}
 8005326:	46c0      	nop			@ (mov r8, r8)
 8005328:	20000018 	.word	0x20000018
 800532c:	20000010 	.word	0x20000010
 8005330:	20000014 	.word	0x20000014

08005334 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005338:	4b05      	ldr	r3, [pc, #20]	@ (8005350 <HAL_IncTick+0x1c>)
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	001a      	movs	r2, r3
 800533e:	4b05      	ldr	r3, [pc, #20]	@ (8005354 <HAL_IncTick+0x20>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	18d2      	adds	r2, r2, r3
 8005344:	4b03      	ldr	r3, [pc, #12]	@ (8005354 <HAL_IncTick+0x20>)
 8005346:	601a      	str	r2, [r3, #0]
}
 8005348:	46c0      	nop			@ (mov r8, r8)
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	46c0      	nop			@ (mov r8, r8)
 8005350:	20000018 	.word	0x20000018
 8005354:	20000610 	.word	0x20000610

08005358 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	af00      	add	r7, sp, #0
  return uwTick;
 800535c:	4b02      	ldr	r3, [pc, #8]	@ (8005368 <HAL_GetTick+0x10>)
 800535e:	681b      	ldr	r3, [r3, #0]
}
 8005360:	0018      	movs	r0, r3
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	46c0      	nop			@ (mov r8, r8)
 8005368:	20000610 	.word	0x20000610

0800536c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005374:	f7ff fff0 	bl	8005358 <HAL_GetTick>
 8005378:	0003      	movs	r3, r0
 800537a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	3301      	adds	r3, #1
 8005384:	d005      	beq.n	8005392 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005386:	4b0a      	ldr	r3, [pc, #40]	@ (80053b0 <HAL_Delay+0x44>)
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	001a      	movs	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	189b      	adds	r3, r3, r2
 8005390:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005392:	46c0      	nop			@ (mov r8, r8)
 8005394:	f7ff ffe0 	bl	8005358 <HAL_GetTick>
 8005398:	0002      	movs	r2, r0
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d8f7      	bhi.n	8005394 <HAL_Delay+0x28>
  {
  }
}
 80053a4:	46c0      	nop			@ (mov r8, r8)
 80053a6:	46c0      	nop			@ (mov r8, r8)
 80053a8:	46bd      	mov	sp, r7
 80053aa:	b004      	add	sp, #16
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	46c0      	nop			@ (mov r8, r8)
 80053b0:	20000018 	.word	0x20000018

080053b4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a05      	ldr	r2, [pc, #20]	@ (80053d8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80053c4:	401a      	ands	r2, r3
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	431a      	orrs	r2, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	601a      	str	r2, [r3, #0]
}
 80053ce:	46c0      	nop			@ (mov r8, r8)
 80053d0:	46bd      	mov	sp, r7
 80053d2:	b002      	add	sp, #8
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	46c0      	nop			@ (mov r8, r8)
 80053d8:	fe3fffff 	.word	0xfe3fffff

080053dc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b082      	sub	sp, #8
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	23e0      	movs	r3, #224	@ 0xe0
 80053ea:	045b      	lsls	r3, r3, #17
 80053ec:	4013      	ands	r3, r2
}
 80053ee:	0018      	movs	r0, r3
 80053f0:	46bd      	mov	sp, r7
 80053f2:	b002      	add	sp, #8
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80053f6:	b580      	push	{r7, lr}
 80053f8:	b084      	sub	sp, #16
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	60f8      	str	r0, [r7, #12]
 80053fe:	60b9      	str	r1, [r7, #8]
 8005400:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	68ba      	ldr	r2, [r7, #8]
 8005408:	2104      	movs	r1, #4
 800540a:	400a      	ands	r2, r1
 800540c:	2107      	movs	r1, #7
 800540e:	4091      	lsls	r1, r2
 8005410:	000a      	movs	r2, r1
 8005412:	43d2      	mvns	r2, r2
 8005414:	401a      	ands	r2, r3
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	2104      	movs	r1, #4
 800541a:	400b      	ands	r3, r1
 800541c:	6879      	ldr	r1, [r7, #4]
 800541e:	4099      	lsls	r1, r3
 8005420:	000b      	movs	r3, r1
 8005422:	431a      	orrs	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8005428:	46c0      	nop			@ (mov r8, r8)
 800542a:	46bd      	mov	sp, r7
 800542c:	b004      	add	sp, #16
 800542e:	bd80      	pop	{r7, pc}

08005430 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b082      	sub	sp, #8
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	683a      	ldr	r2, [r7, #0]
 8005440:	2104      	movs	r1, #4
 8005442:	400a      	ands	r2, r1
 8005444:	2107      	movs	r1, #7
 8005446:	4091      	lsls	r1, r2
 8005448:	000a      	movs	r2, r1
 800544a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	2104      	movs	r1, #4
 8005450:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005452:	40da      	lsrs	r2, r3
 8005454:	0013      	movs	r3, r2
}
 8005456:	0018      	movs	r0, r3
 8005458:	46bd      	mov	sp, r7
 800545a:	b002      	add	sp, #8
 800545c:	bd80      	pop	{r7, pc}

0800545e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	b082      	sub	sp, #8
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	68da      	ldr	r2, [r3, #12]
 800546a:	23c0      	movs	r3, #192	@ 0xc0
 800546c:	011b      	lsls	r3, r3, #4
 800546e:	4013      	ands	r3, r2
 8005470:	d101      	bne.n	8005476 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005472:	2301      	movs	r3, #1
 8005474:	e000      	b.n	8005478 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005476:	2300      	movs	r3, #0
}
 8005478:	0018      	movs	r0, r3
 800547a:	46bd      	mov	sp, r7
 800547c:	b002      	add	sp, #8
 800547e:	bd80      	pop	{r7, pc}

08005480 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005490:	68ba      	ldr	r2, [r7, #8]
 8005492:	211f      	movs	r1, #31
 8005494:	400a      	ands	r2, r1
 8005496:	210f      	movs	r1, #15
 8005498:	4091      	lsls	r1, r2
 800549a:	000a      	movs	r2, r1
 800549c:	43d2      	mvns	r2, r2
 800549e:	401a      	ands	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	0e9b      	lsrs	r3, r3, #26
 80054a4:	210f      	movs	r1, #15
 80054a6:	4019      	ands	r1, r3
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	201f      	movs	r0, #31
 80054ac:	4003      	ands	r3, r0
 80054ae:	4099      	lsls	r1, r3
 80054b0:	000b      	movs	r3, r1
 80054b2:	431a      	orrs	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80054b8:	46c0      	nop			@ (mov r8, r8)
 80054ba:	46bd      	mov	sp, r7
 80054bc:	b004      	add	sp, #16
 80054be:	bd80      	pop	{r7, pc}

080054c0 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	035b      	lsls	r3, r3, #13
 80054d2:	0b5b      	lsrs	r3, r3, #13
 80054d4:	431a      	orrs	r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80054da:	46c0      	nop			@ (mov r8, r8)
 80054dc:	46bd      	mov	sp, r7
 80054de:	b002      	add	sp, #8
 80054e0:	bd80      	pop	{r7, pc}

080054e2 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b082      	sub	sp, #8
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
 80054ea:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f0:	683a      	ldr	r2, [r7, #0]
 80054f2:	0352      	lsls	r2, r2, #13
 80054f4:	0b52      	lsrs	r2, r2, #13
 80054f6:	43d2      	mvns	r2, r2
 80054f8:	401a      	ands	r2, r3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80054fe:	46c0      	nop			@ (mov r8, r8)
 8005500:	46bd      	mov	sp, r7
 8005502:	b002      	add	sp, #8
 8005504:	bd80      	pop	{r7, pc}

08005506 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8005506:	b580      	push	{r7, lr}
 8005508:	b082      	sub	sp, #8
 800550a:	af00      	add	r7, sp, #0
 800550c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	2203      	movs	r2, #3
 8005514:	4013      	ands	r3, r2
}
 8005516:	0018      	movs	r0, r3
 8005518:	46bd      	mov	sp, r7
 800551a:	b002      	add	sp, #8
 800551c:	bd80      	pop	{r7, pc}
	...

08005520 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	68ba      	ldr	r2, [r7, #8]
 8005532:	0212      	lsls	r2, r2, #8
 8005534:	43d2      	mvns	r2, r2
 8005536:	401a      	ands	r2, r3
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	021b      	lsls	r3, r3, #8
 800553c:	6879      	ldr	r1, [r7, #4]
 800553e:	400b      	ands	r3, r1
 8005540:	4904      	ldr	r1, [pc, #16]	@ (8005554 <LL_ADC_SetChannelSamplingTime+0x34>)
 8005542:	400b      	ands	r3, r1
 8005544:	431a      	orrs	r2, r3
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800554a:	46c0      	nop			@ (mov r8, r8)
 800554c:	46bd      	mov	sp, r7
 800554e:	b004      	add	sp, #16
 8005550:	bd80      	pop	{r7, pc}
 8005552:	46c0      	nop			@ (mov r8, r8)
 8005554:	07ffff00 	.word	0x07ffff00

08005558 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	4a05      	ldr	r2, [pc, #20]	@ (800557c <LL_ADC_EnableInternalRegulator+0x24>)
 8005566:	4013      	ands	r3, r2
 8005568:	2280      	movs	r2, #128	@ 0x80
 800556a:	0552      	lsls	r2, r2, #21
 800556c:	431a      	orrs	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005572:	46c0      	nop			@ (mov r8, r8)
 8005574:	46bd      	mov	sp, r7
 8005576:	b002      	add	sp, #8
 8005578:	bd80      	pop	{r7, pc}
 800557a:	46c0      	nop			@ (mov r8, r8)
 800557c:	6fffffe8 	.word	0x6fffffe8

08005580 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	689a      	ldr	r2, [r3, #8]
 800558c:	2380      	movs	r3, #128	@ 0x80
 800558e:	055b      	lsls	r3, r3, #21
 8005590:	401a      	ands	r2, r3
 8005592:	2380      	movs	r3, #128	@ 0x80
 8005594:	055b      	lsls	r3, r3, #21
 8005596:	429a      	cmp	r2, r3
 8005598:	d101      	bne.n	800559e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800559a:	2301      	movs	r3, #1
 800559c:	e000      	b.n	80055a0 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800559e:	2300      	movs	r3, #0
}
 80055a0:	0018      	movs	r0, r3
 80055a2:	46bd      	mov	sp, r7
 80055a4:	b002      	add	sp, #8
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	2201      	movs	r2, #1
 80055b6:	4013      	ands	r3, r2
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d101      	bne.n	80055c0 <LL_ADC_IsEnabled+0x18>
 80055bc:	2301      	movs	r3, #1
 80055be:	e000      	b.n	80055c2 <LL_ADC_IsEnabled+0x1a>
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	0018      	movs	r0, r3
 80055c4:	46bd      	mov	sp, r7
 80055c6:	b002      	add	sp, #8
 80055c8:	bd80      	pop	{r7, pc}

080055ca <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80055ca:	b580      	push	{r7, lr}
 80055cc:	b082      	sub	sp, #8
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	2204      	movs	r2, #4
 80055d8:	4013      	ands	r3, r2
 80055da:	2b04      	cmp	r3, #4
 80055dc:	d101      	bne.n	80055e2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80055de:	2301      	movs	r3, #1
 80055e0:	e000      	b.n	80055e4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	0018      	movs	r0, r3
 80055e6:	46bd      	mov	sp, r7
 80055e8:	b002      	add	sp, #8
 80055ea:	bd80      	pop	{r7, pc}

080055ec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b088      	sub	sp, #32
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055f4:	231f      	movs	r3, #31
 80055f6:	18fb      	adds	r3, r7, r3
 80055f8:	2200      	movs	r2, #0
 80055fa:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80055fc:	2300      	movs	r3, #0
 80055fe:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8005600:	2300      	movs	r3, #0
 8005602:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005604:	2300      	movs	r3, #0
 8005606:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e17f      	b.n	8005912 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10a      	bne.n	8005630 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	0018      	movs	r0, r3
 800561e:	f7ff fa09 	bl	8004a34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2254      	movs	r2, #84	@ 0x54
 800562c:	2100      	movs	r1, #0
 800562e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	0018      	movs	r0, r3
 8005636:	f7ff ffa3 	bl	8005580 <LL_ADC_IsInternalRegulatorEnabled>
 800563a:	1e03      	subs	r3, r0, #0
 800563c:	d115      	bne.n	800566a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	0018      	movs	r0, r3
 8005644:	f7ff ff88 	bl	8005558 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005648:	4bb4      	ldr	r3, [pc, #720]	@ (800591c <HAL_ADC_Init+0x330>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	49b4      	ldr	r1, [pc, #720]	@ (8005920 <HAL_ADC_Init+0x334>)
 800564e:	0018      	movs	r0, r3
 8005650:	f7fa fd72 	bl	8000138 <__udivsi3>
 8005654:	0003      	movs	r3, r0
 8005656:	3301      	adds	r3, #1
 8005658:	005b      	lsls	r3, r3, #1
 800565a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800565c:	e002      	b.n	8005664 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	3b01      	subs	r3, #1
 8005662:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1f9      	bne.n	800565e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	0018      	movs	r0, r3
 8005670:	f7ff ff86 	bl	8005580 <LL_ADC_IsInternalRegulatorEnabled>
 8005674:	1e03      	subs	r3, r0, #0
 8005676:	d10f      	bne.n	8005698 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800567c:	2210      	movs	r2, #16
 800567e:	431a      	orrs	r2, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005688:	2201      	movs	r2, #1
 800568a:	431a      	orrs	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005690:	231f      	movs	r3, #31
 8005692:	18fb      	adds	r3, r7, r3
 8005694:	2201      	movs	r2, #1
 8005696:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	0018      	movs	r0, r3
 800569e:	f7ff ff94 	bl	80055ca <LL_ADC_REG_IsConversionOngoing>
 80056a2:	0003      	movs	r3, r0
 80056a4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056aa:	2210      	movs	r2, #16
 80056ac:	4013      	ands	r3, r2
 80056ae:	d000      	beq.n	80056b2 <HAL_ADC_Init+0xc6>
 80056b0:	e122      	b.n	80058f8 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d000      	beq.n	80056ba <HAL_ADC_Init+0xce>
 80056b8:	e11e      	b.n	80058f8 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056be:	4a99      	ldr	r2, [pc, #612]	@ (8005924 <HAL_ADC_Init+0x338>)
 80056c0:	4013      	ands	r3, r2
 80056c2:	2202      	movs	r2, #2
 80056c4:	431a      	orrs	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	0018      	movs	r0, r3
 80056d0:	f7ff ff6a 	bl	80055a8 <LL_ADC_IsEnabled>
 80056d4:	1e03      	subs	r3, r0, #0
 80056d6:	d000      	beq.n	80056da <HAL_ADC_Init+0xee>
 80056d8:	e0ad      	b.n	8005836 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	7e1b      	ldrb	r3, [r3, #24]
 80056e2:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80056e4:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	7e5b      	ldrb	r3, [r3, #25]
 80056ea:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80056ec:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	7e9b      	ldrb	r3, [r3, #26]
 80056f2:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80056f4:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d002      	beq.n	8005704 <HAL_ADC_Init+0x118>
 80056fe:	2380      	movs	r3, #128	@ 0x80
 8005700:	015b      	lsls	r3, r3, #5
 8005702:	e000      	b.n	8005706 <HAL_ADC_Init+0x11a>
 8005704:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8005706:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800570c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	2b00      	cmp	r3, #0
 8005714:	da04      	bge.n	8005720 <HAL_ADC_Init+0x134>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	005b      	lsls	r3, r3, #1
 800571c:	085b      	lsrs	r3, r3, #1
 800571e:	e001      	b.n	8005724 <HAL_ADC_Init+0x138>
 8005720:	2380      	movs	r3, #128	@ 0x80
 8005722:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8005724:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	212c      	movs	r1, #44	@ 0x2c
 800572a:	5c5b      	ldrb	r3, [r3, r1]
 800572c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800572e:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	4313      	orrs	r3, r2
 8005734:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2220      	movs	r2, #32
 800573a:	5c9b      	ldrb	r3, [r3, r2]
 800573c:	2b01      	cmp	r3, #1
 800573e:	d115      	bne.n	800576c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	7e9b      	ldrb	r3, [r3, #26]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d105      	bne.n	8005754 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	2280      	movs	r2, #128	@ 0x80
 800574c:	0252      	lsls	r2, r2, #9
 800574e:	4313      	orrs	r3, r2
 8005750:	61bb      	str	r3, [r7, #24]
 8005752:	e00b      	b.n	800576c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005758:	2220      	movs	r2, #32
 800575a:	431a      	orrs	r2, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005764:	2201      	movs	r2, #1
 8005766:	431a      	orrs	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005770:	2b00      	cmp	r3, #0
 8005772:	d00a      	beq.n	800578a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005778:	23e0      	movs	r3, #224	@ 0xe0
 800577a:	005b      	lsls	r3, r3, #1
 800577c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005782:	4313      	orrs	r3, r2
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	4313      	orrs	r3, r2
 8005788:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	4a65      	ldr	r2, [pc, #404]	@ (8005928 <HAL_ADC_Init+0x33c>)
 8005792:	4013      	ands	r3, r2
 8005794:	0019      	movs	r1, r3
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	69ba      	ldr	r2, [r7, #24]
 800579c:	430a      	orrs	r2, r1
 800579e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	0f9b      	lsrs	r3, r3, #30
 80057a6:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80057ac:	4313      	orrs	r3, r2
 80057ae:	697a      	ldr	r2, [r7, #20]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	223c      	movs	r2, #60	@ 0x3c
 80057b8:	5c9b      	ldrb	r3, [r3, r2]
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d111      	bne.n	80057e2 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	0f9b      	lsrs	r3, r3, #30
 80057c4:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80057ca:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80057d0:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80057d6:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	4313      	orrs	r3, r2
 80057dc:	2201      	movs	r2, #1
 80057de:	4313      	orrs	r3, r2
 80057e0:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	691b      	ldr	r3, [r3, #16]
 80057e8:	4a50      	ldr	r2, [pc, #320]	@ (800592c <HAL_ADC_Init+0x340>)
 80057ea:	4013      	ands	r3, r2
 80057ec:	0019      	movs	r1, r3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	697a      	ldr	r2, [r7, #20]
 80057f4:	430a      	orrs	r2, r1
 80057f6:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685a      	ldr	r2, [r3, #4]
 80057fc:	23c0      	movs	r3, #192	@ 0xc0
 80057fe:	061b      	lsls	r3, r3, #24
 8005800:	429a      	cmp	r2, r3
 8005802:	d018      	beq.n	8005836 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8005808:	2380      	movs	r3, #128	@ 0x80
 800580a:	05db      	lsls	r3, r3, #23
 800580c:	429a      	cmp	r2, r3
 800580e:	d012      	beq.n	8005836 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8005814:	2380      	movs	r3, #128	@ 0x80
 8005816:	061b      	lsls	r3, r3, #24
 8005818:	429a      	cmp	r2, r3
 800581a:	d00c      	beq.n	8005836 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800581c:	4b44      	ldr	r3, [pc, #272]	@ (8005930 <HAL_ADC_Init+0x344>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a44      	ldr	r2, [pc, #272]	@ (8005934 <HAL_ADC_Init+0x348>)
 8005822:	4013      	ands	r3, r2
 8005824:	0019      	movs	r1, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685a      	ldr	r2, [r3, #4]
 800582a:	23f0      	movs	r3, #240	@ 0xf0
 800582c:	039b      	lsls	r3, r3, #14
 800582e:	401a      	ands	r2, r3
 8005830:	4b3f      	ldr	r3, [pc, #252]	@ (8005930 <HAL_ADC_Init+0x344>)
 8005832:	430a      	orrs	r2, r1
 8005834:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6818      	ldr	r0, [r3, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800583e:	001a      	movs	r2, r3
 8005840:	2100      	movs	r1, #0
 8005842:	f7ff fdd8 	bl	80053f6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6818      	ldr	r0, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800584e:	493a      	ldr	r1, [pc, #232]	@ (8005938 <HAL_ADC_Init+0x34c>)
 8005850:	001a      	movs	r2, r3
 8005852:	f7ff fdd0 	bl	80053f6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d109      	bne.n	8005872 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2110      	movs	r1, #16
 800586a:	4249      	negs	r1, r1
 800586c:	430a      	orrs	r2, r1
 800586e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005870:	e018      	b.n	80058a4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	691a      	ldr	r2, [r3, #16]
 8005876:	2380      	movs	r3, #128	@ 0x80
 8005878:	039b      	lsls	r3, r3, #14
 800587a:	429a      	cmp	r2, r3
 800587c:	d112      	bne.n	80058a4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	69db      	ldr	r3, [r3, #28]
 8005888:	3b01      	subs	r3, #1
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	221c      	movs	r2, #28
 800588e:	4013      	ands	r3, r2
 8005890:	2210      	movs	r2, #16
 8005892:	4252      	negs	r2, r2
 8005894:	409a      	lsls	r2, r3
 8005896:	0011      	movs	r1, r2
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	430a      	orrs	r2, r1
 80058a2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2100      	movs	r1, #0
 80058aa:	0018      	movs	r0, r3
 80058ac:	f7ff fdc0 	bl	8005430 <LL_ADC_GetSamplingTimeCommonChannels>
 80058b0:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d10b      	bne.n	80058d2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c4:	2203      	movs	r2, #3
 80058c6:	4393      	bics	r3, r2
 80058c8:	2201      	movs	r2, #1
 80058ca:	431a      	orrs	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80058d0:	e01c      	b.n	800590c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058d6:	2212      	movs	r2, #18
 80058d8:	4393      	bics	r3, r2
 80058da:	2210      	movs	r2, #16
 80058dc:	431a      	orrs	r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058e6:	2201      	movs	r2, #1
 80058e8:	431a      	orrs	r2, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80058ee:	231f      	movs	r3, #31
 80058f0:	18fb      	adds	r3, r7, r3
 80058f2:	2201      	movs	r2, #1
 80058f4:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80058f6:	e009      	b.n	800590c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058fc:	2210      	movs	r2, #16
 80058fe:	431a      	orrs	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005904:	231f      	movs	r3, #31
 8005906:	18fb      	adds	r3, r7, r3
 8005908:	2201      	movs	r2, #1
 800590a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800590c:	231f      	movs	r3, #31
 800590e:	18fb      	adds	r3, r7, r3
 8005910:	781b      	ldrb	r3, [r3, #0]
}
 8005912:	0018      	movs	r0, r3
 8005914:	46bd      	mov	sp, r7
 8005916:	b008      	add	sp, #32
 8005918:	bd80      	pop	{r7, pc}
 800591a:	46c0      	nop			@ (mov r8, r8)
 800591c:	20000010 	.word	0x20000010
 8005920:	00030d40 	.word	0x00030d40
 8005924:	fffffefd 	.word	0xfffffefd
 8005928:	ffde0201 	.word	0xffde0201
 800592c:	1ffffc02 	.word	0x1ffffc02
 8005930:	40012708 	.word	0x40012708
 8005934:	ffc3ffff 	.word	0xffc3ffff
 8005938:	07ffff04 	.word	0x07ffff04

0800593c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b086      	sub	sp, #24
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005944:	2300      	movs	r3, #0
 8005946:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	2202      	movs	r2, #2
 800595c:	4013      	ands	r3, r2
 800595e:	d017      	beq.n	8005990 <HAL_ADC_IRQHandler+0x54>
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2202      	movs	r2, #2
 8005964:	4013      	ands	r3, r2
 8005966:	d013      	beq.n	8005990 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800596c:	2210      	movs	r2, #16
 800596e:	4013      	ands	r3, r2
 8005970:	d106      	bne.n	8005980 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005976:	2280      	movs	r2, #128	@ 0x80
 8005978:	0112      	lsls	r2, r2, #4
 800597a:	431a      	orrs	r2, r3
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	0018      	movs	r0, r3
 8005984:	f000 faea 	bl	8005f5c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2202      	movs	r2, #2
 800598e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	2204      	movs	r2, #4
 8005994:	4013      	ands	r3, r2
 8005996:	d003      	beq.n	80059a0 <HAL_ADC_IRQHandler+0x64>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2204      	movs	r2, #4
 800599c:	4013      	ands	r3, r2
 800599e:	d107      	bne.n	80059b0 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	2208      	movs	r2, #8
 80059a4:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80059a6:	d04d      	beq.n	8005a44 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2208      	movs	r2, #8
 80059ac:	4013      	ands	r3, r2
 80059ae:	d049      	beq.n	8005a44 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059b4:	2210      	movs	r2, #16
 80059b6:	4013      	ands	r3, r2
 80059b8:	d106      	bne.n	80059c8 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059be:	2280      	movs	r2, #128	@ 0x80
 80059c0:	0092      	lsls	r2, r2, #2
 80059c2:	431a      	orrs	r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	0018      	movs	r0, r3
 80059ce:	f7ff fd46 	bl	800545e <LL_ADC_REG_IsTriggerSourceSWStart>
 80059d2:	1e03      	subs	r3, r0, #0
 80059d4:	d02e      	beq.n	8005a34 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	7e9b      	ldrb	r3, [r3, #26]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d12a      	bne.n	8005a34 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2208      	movs	r2, #8
 80059e6:	4013      	ands	r3, r2
 80059e8:	2b08      	cmp	r3, #8
 80059ea:	d123      	bne.n	8005a34 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	0018      	movs	r0, r3
 80059f2:	f7ff fdea 	bl	80055ca <LL_ADC_REG_IsConversionOngoing>
 80059f6:	1e03      	subs	r3, r0, #0
 80059f8:	d110      	bne.n	8005a1c <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	685a      	ldr	r2, [r3, #4]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	210c      	movs	r1, #12
 8005a06:	438a      	bics	r2, r1
 8005a08:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a0e:	4a56      	ldr	r2, [pc, #344]	@ (8005b68 <HAL_ADC_IRQHandler+0x22c>)
 8005a10:	4013      	ands	r3, r2
 8005a12:	2201      	movs	r2, #1
 8005a14:	431a      	orrs	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	659a      	str	r2, [r3, #88]	@ 0x58
 8005a1a:	e00b      	b.n	8005a34 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a20:	2220      	movs	r2, #32
 8005a22:	431a      	orrs	r2, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	431a      	orrs	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	0018      	movs	r0, r3
 8005a38:	f7fd fd3e 	bl	80034b8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	220c      	movs	r2, #12
 8005a42:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	2280      	movs	r2, #128	@ 0x80
 8005a48:	4013      	ands	r3, r2
 8005a4a:	d012      	beq.n	8005a72 <HAL_ADC_IRQHandler+0x136>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2280      	movs	r2, #128	@ 0x80
 8005a50:	4013      	ands	r3, r2
 8005a52:	d00e      	beq.n	8005a72 <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a58:	2280      	movs	r2, #128	@ 0x80
 8005a5a:	0252      	lsls	r2, r2, #9
 8005a5c:	431a      	orrs	r2, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	0018      	movs	r0, r3
 8005a66:	f000 f881 	bl	8005b6c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2280      	movs	r2, #128	@ 0x80
 8005a70:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005a72:	693a      	ldr	r2, [r7, #16]
 8005a74:	2380      	movs	r3, #128	@ 0x80
 8005a76:	005b      	lsls	r3, r3, #1
 8005a78:	4013      	ands	r3, r2
 8005a7a:	d014      	beq.n	8005aa6 <HAL_ADC_IRQHandler+0x16a>
 8005a7c:	68fa      	ldr	r2, [r7, #12]
 8005a7e:	2380      	movs	r3, #128	@ 0x80
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	4013      	ands	r3, r2
 8005a84:	d00f      	beq.n	8005aa6 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a8a:	2280      	movs	r2, #128	@ 0x80
 8005a8c:	0292      	lsls	r2, r2, #10
 8005a8e:	431a      	orrs	r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	0018      	movs	r0, r3
 8005a98:	f000 fa50 	bl	8005f3c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2280      	movs	r2, #128	@ 0x80
 8005aa2:	0052      	lsls	r2, r2, #1
 8005aa4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005aa6:	693a      	ldr	r2, [r7, #16]
 8005aa8:	2380      	movs	r3, #128	@ 0x80
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4013      	ands	r3, r2
 8005aae:	d014      	beq.n	8005ada <HAL_ADC_IRQHandler+0x19e>
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	2380      	movs	r3, #128	@ 0x80
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	d00f      	beq.n	8005ada <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005abe:	2280      	movs	r2, #128	@ 0x80
 8005ac0:	02d2      	lsls	r2, r2, #11
 8005ac2:	431a      	orrs	r2, r3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	0018      	movs	r0, r3
 8005acc:	f000 fa3e 	bl	8005f4c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2280      	movs	r2, #128	@ 0x80
 8005ad6:	0092      	lsls	r2, r2, #2
 8005ad8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	2210      	movs	r2, #16
 8005ade:	4013      	ands	r3, r2
 8005ae0:	d02b      	beq.n	8005b3a <HAL_ADC_IRQHandler+0x1fe>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2210      	movs	r2, #16
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	d027      	beq.n	8005b3a <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d102      	bne.n	8005af8 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8005af2:	2301      	movs	r3, #1
 8005af4:	617b      	str	r3, [r7, #20]
 8005af6:	e008      	b.n	8005b0a <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	0018      	movs	r0, r3
 8005afe:	f7ff fd02 	bl	8005506 <LL_ADC_REG_GetDMATransfer>
 8005b02:	1e03      	subs	r3, r0, #0
 8005b04:	d001      	beq.n	8005b0a <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8005b06:	2301      	movs	r3, #1
 8005b08:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d110      	bne.n	8005b32 <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b14:	2280      	movs	r2, #128	@ 0x80
 8005b16:	00d2      	lsls	r2, r2, #3
 8005b18:	431a      	orrs	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b22:	2202      	movs	r2, #2
 8005b24:	431a      	orrs	r2, r3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	f000 f825 	bl	8005b7c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2210      	movs	r2, #16
 8005b38:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8005b3a:	693a      	ldr	r2, [r7, #16]
 8005b3c:	2380      	movs	r3, #128	@ 0x80
 8005b3e:	019b      	lsls	r3, r3, #6
 8005b40:	4013      	ands	r3, r2
 8005b42:	d00d      	beq.n	8005b60 <HAL_ADC_IRQHandler+0x224>
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	2380      	movs	r3, #128	@ 0x80
 8005b48:	019b      	lsls	r3, r3, #6
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	d008      	beq.n	8005b60 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	0018      	movs	r0, r3
 8005b52:	f000 fa0b 	bl	8005f6c <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2280      	movs	r2, #128	@ 0x80
 8005b5c:	0192      	lsls	r2, r2, #6
 8005b5e:	601a      	str	r2, [r3, #0]
  }
}
 8005b60:	46c0      	nop			@ (mov r8, r8)
 8005b62:	46bd      	mov	sp, r7
 8005b64:	b006      	add	sp, #24
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	fffffefe 	.word	0xfffffefe

08005b6c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005b74:	46c0      	nop			@ (mov r8, r8)
 8005b76:	46bd      	mov	sp, r7
 8005b78:	b002      	add	sp, #8
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005b84:	46c0      	nop			@ (mov r8, r8)
 8005b86:	46bd      	mov	sp, r7
 8005b88:	b002      	add	sp, #8
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b086      	sub	sp, #24
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b96:	2317      	movs	r3, #23
 8005b98:	18fb      	adds	r3, r7, r3
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2254      	movs	r2, #84	@ 0x54
 8005ba6:	5c9b      	ldrb	r3, [r3, r2]
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d101      	bne.n	8005bb0 <HAL_ADC_ConfigChannel+0x24>
 8005bac:	2302      	movs	r3, #2
 8005bae:	e1c0      	b.n	8005f32 <HAL_ADC_ConfigChannel+0x3a6>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2254      	movs	r2, #84	@ 0x54
 8005bb4:	2101      	movs	r1, #1
 8005bb6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	0018      	movs	r0, r3
 8005bbe:	f7ff fd04 	bl	80055ca <LL_ADC_REG_IsConversionOngoing>
 8005bc2:	1e03      	subs	r3, r0, #0
 8005bc4:	d000      	beq.n	8005bc8 <HAL_ADC_ConfigChannel+0x3c>
 8005bc6:	e1a3      	b.n	8005f10 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d100      	bne.n	8005bd2 <HAL_ADC_ConfigChannel+0x46>
 8005bd0:	e143      	b.n	8005e5a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	691a      	ldr	r2, [r3, #16]
 8005bd6:	2380      	movs	r3, #128	@ 0x80
 8005bd8:	061b      	lsls	r3, r3, #24
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d004      	beq.n	8005be8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005be2:	4ac1      	ldr	r2, [pc, #772]	@ (8005ee8 <HAL_ADC_ConfigChannel+0x35c>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d108      	bne.n	8005bfa <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	0019      	movs	r1, r3
 8005bf2:	0010      	movs	r0, r2
 8005bf4:	f7ff fc64 	bl	80054c0 <LL_ADC_REG_SetSequencerChAdd>
 8005bf8:	e0c9      	b.n	8005d8e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	211f      	movs	r1, #31
 8005c04:	400b      	ands	r3, r1
 8005c06:	210f      	movs	r1, #15
 8005c08:	4099      	lsls	r1, r3
 8005c0a:	000b      	movs	r3, r1
 8005c0c:	43db      	mvns	r3, r3
 8005c0e:	4013      	ands	r3, r2
 8005c10:	0019      	movs	r1, r3
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	035b      	lsls	r3, r3, #13
 8005c18:	0b5b      	lsrs	r3, r3, #13
 8005c1a:	d105      	bne.n	8005c28 <HAL_ADC_ConfigChannel+0x9c>
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	0e9b      	lsrs	r3, r3, #26
 8005c22:	221f      	movs	r2, #31
 8005c24:	4013      	ands	r3, r2
 8005c26:	e098      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	4013      	ands	r3, r2
 8005c30:	d000      	beq.n	8005c34 <HAL_ADC_ConfigChannel+0xa8>
 8005c32:	e091      	b.n	8005d58 <HAL_ADC_ConfigChannel+0x1cc>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2202      	movs	r2, #2
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	d000      	beq.n	8005c40 <HAL_ADC_ConfigChannel+0xb4>
 8005c3e:	e089      	b.n	8005d54 <HAL_ADC_ConfigChannel+0x1c8>
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2204      	movs	r2, #4
 8005c46:	4013      	ands	r3, r2
 8005c48:	d000      	beq.n	8005c4c <HAL_ADC_ConfigChannel+0xc0>
 8005c4a:	e081      	b.n	8005d50 <HAL_ADC_ConfigChannel+0x1c4>
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2208      	movs	r2, #8
 8005c52:	4013      	ands	r3, r2
 8005c54:	d000      	beq.n	8005c58 <HAL_ADC_ConfigChannel+0xcc>
 8005c56:	e079      	b.n	8005d4c <HAL_ADC_ConfigChannel+0x1c0>
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2210      	movs	r2, #16
 8005c5e:	4013      	ands	r3, r2
 8005c60:	d000      	beq.n	8005c64 <HAL_ADC_ConfigChannel+0xd8>
 8005c62:	e071      	b.n	8005d48 <HAL_ADC_ConfigChannel+0x1bc>
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	d000      	beq.n	8005c70 <HAL_ADC_ConfigChannel+0xe4>
 8005c6e:	e069      	b.n	8005d44 <HAL_ADC_ConfigChannel+0x1b8>
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2240      	movs	r2, #64	@ 0x40
 8005c76:	4013      	ands	r3, r2
 8005c78:	d000      	beq.n	8005c7c <HAL_ADC_ConfigChannel+0xf0>
 8005c7a:	e061      	b.n	8005d40 <HAL_ADC_ConfigChannel+0x1b4>
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2280      	movs	r2, #128	@ 0x80
 8005c82:	4013      	ands	r3, r2
 8005c84:	d000      	beq.n	8005c88 <HAL_ADC_ConfigChannel+0xfc>
 8005c86:	e059      	b.n	8005d3c <HAL_ADC_ConfigChannel+0x1b0>
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	2380      	movs	r3, #128	@ 0x80
 8005c8e:	005b      	lsls	r3, r3, #1
 8005c90:	4013      	ands	r3, r2
 8005c92:	d151      	bne.n	8005d38 <HAL_ADC_ConfigChannel+0x1ac>
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	2380      	movs	r3, #128	@ 0x80
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	d149      	bne.n	8005d34 <HAL_ADC_ConfigChannel+0x1a8>
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	2380      	movs	r3, #128	@ 0x80
 8005ca6:	00db      	lsls	r3, r3, #3
 8005ca8:	4013      	ands	r3, r2
 8005caa:	d141      	bne.n	8005d30 <HAL_ADC_ConfigChannel+0x1a4>
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	2380      	movs	r3, #128	@ 0x80
 8005cb2:	011b      	lsls	r3, r3, #4
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	d139      	bne.n	8005d2c <HAL_ADC_ConfigChannel+0x1a0>
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	2380      	movs	r3, #128	@ 0x80
 8005cbe:	015b      	lsls	r3, r3, #5
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	d131      	bne.n	8005d28 <HAL_ADC_ConfigChannel+0x19c>
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	2380      	movs	r3, #128	@ 0x80
 8005cca:	019b      	lsls	r3, r3, #6
 8005ccc:	4013      	ands	r3, r2
 8005cce:	d129      	bne.n	8005d24 <HAL_ADC_ConfigChannel+0x198>
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	2380      	movs	r3, #128	@ 0x80
 8005cd6:	01db      	lsls	r3, r3, #7
 8005cd8:	4013      	ands	r3, r2
 8005cda:	d121      	bne.n	8005d20 <HAL_ADC_ConfigChannel+0x194>
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	2380      	movs	r3, #128	@ 0x80
 8005ce2:	021b      	lsls	r3, r3, #8
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	d119      	bne.n	8005d1c <HAL_ADC_ConfigChannel+0x190>
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	2380      	movs	r3, #128	@ 0x80
 8005cee:	025b      	lsls	r3, r3, #9
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	d111      	bne.n	8005d18 <HAL_ADC_ConfigChannel+0x18c>
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	2380      	movs	r3, #128	@ 0x80
 8005cfa:	029b      	lsls	r3, r3, #10
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	d109      	bne.n	8005d14 <HAL_ADC_ConfigChannel+0x188>
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	2380      	movs	r3, #128	@ 0x80
 8005d06:	02db      	lsls	r3, r3, #11
 8005d08:	4013      	ands	r3, r2
 8005d0a:	d001      	beq.n	8005d10 <HAL_ADC_ConfigChannel+0x184>
 8005d0c:	2312      	movs	r3, #18
 8005d0e:	e024      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d10:	2300      	movs	r3, #0
 8005d12:	e022      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d14:	2311      	movs	r3, #17
 8005d16:	e020      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d18:	2310      	movs	r3, #16
 8005d1a:	e01e      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d1c:	230f      	movs	r3, #15
 8005d1e:	e01c      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d20:	230e      	movs	r3, #14
 8005d22:	e01a      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d24:	230d      	movs	r3, #13
 8005d26:	e018      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d28:	230c      	movs	r3, #12
 8005d2a:	e016      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d2c:	230b      	movs	r3, #11
 8005d2e:	e014      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d30:	230a      	movs	r3, #10
 8005d32:	e012      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d34:	2309      	movs	r3, #9
 8005d36:	e010      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d38:	2308      	movs	r3, #8
 8005d3a:	e00e      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d3c:	2307      	movs	r3, #7
 8005d3e:	e00c      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d40:	2306      	movs	r3, #6
 8005d42:	e00a      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d44:	2305      	movs	r3, #5
 8005d46:	e008      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d48:	2304      	movs	r3, #4
 8005d4a:	e006      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	e004      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d50:	2302      	movs	r3, #2
 8005d52:	e002      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d54:	2301      	movs	r3, #1
 8005d56:	e000      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x1ce>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	683a      	ldr	r2, [r7, #0]
 8005d5c:	6852      	ldr	r2, [r2, #4]
 8005d5e:	201f      	movs	r0, #31
 8005d60:	4002      	ands	r2, r0
 8005d62:	4093      	lsls	r3, r2
 8005d64:	000a      	movs	r2, r1
 8005d66:	431a      	orrs	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	089b      	lsrs	r3, r3, #2
 8005d72:	1c5a      	adds	r2, r3, #1
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	69db      	ldr	r3, [r3, #28]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d808      	bhi.n	8005d8e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6818      	ldr	r0, [r3, #0]
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	6859      	ldr	r1, [r3, #4]
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	001a      	movs	r2, r3
 8005d8a:	f7ff fb79 	bl	8005480 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6818      	ldr	r0, [r3, #0]
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	6819      	ldr	r1, [r3, #0]
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	001a      	movs	r2, r3
 8005d9c:	f7ff fbc0 	bl	8005520 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	db00      	blt.n	8005daa <HAL_ADC_ConfigChannel+0x21e>
 8005da8:	e0bc      	b.n	8005f24 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005daa:	4b50      	ldr	r3, [pc, #320]	@ (8005eec <HAL_ADC_ConfigChannel+0x360>)
 8005dac:	0018      	movs	r0, r3
 8005dae:	f7ff fb15 	bl	80053dc <LL_ADC_GetCommonPathInternalCh>
 8005db2:	0003      	movs	r3, r0
 8005db4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a4d      	ldr	r2, [pc, #308]	@ (8005ef0 <HAL_ADC_ConfigChannel+0x364>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d122      	bne.n	8005e06 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005dc0:	693a      	ldr	r2, [r7, #16]
 8005dc2:	2380      	movs	r3, #128	@ 0x80
 8005dc4:	041b      	lsls	r3, r3, #16
 8005dc6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005dc8:	d11d      	bne.n	8005e06 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	2280      	movs	r2, #128	@ 0x80
 8005dce:	0412      	lsls	r2, r2, #16
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	4a46      	ldr	r2, [pc, #280]	@ (8005eec <HAL_ADC_ConfigChannel+0x360>)
 8005dd4:	0019      	movs	r1, r3
 8005dd6:	0010      	movs	r0, r2
 8005dd8:	f7ff faec 	bl	80053b4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005ddc:	4b45      	ldr	r3, [pc, #276]	@ (8005ef4 <HAL_ADC_ConfigChannel+0x368>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4945      	ldr	r1, [pc, #276]	@ (8005ef8 <HAL_ADC_ConfigChannel+0x36c>)
 8005de2:	0018      	movs	r0, r3
 8005de4:	f7fa f9a8 	bl	8000138 <__udivsi3>
 8005de8:	0003      	movs	r3, r0
 8005dea:	1c5a      	adds	r2, r3, #1
 8005dec:	0013      	movs	r3, r2
 8005dee:	005b      	lsls	r3, r3, #1
 8005df0:	189b      	adds	r3, r3, r2
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005df6:	e002      	b.n	8005dfe <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	3b01      	subs	r3, #1
 8005dfc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1f9      	bne.n	8005df8 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005e04:	e08e      	b.n	8005f24 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a3c      	ldr	r2, [pc, #240]	@ (8005efc <HAL_ADC_ConfigChannel+0x370>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d10e      	bne.n	8005e2e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	2380      	movs	r3, #128	@ 0x80
 8005e14:	045b      	lsls	r3, r3, #17
 8005e16:	4013      	ands	r3, r2
 8005e18:	d109      	bne.n	8005e2e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	2280      	movs	r2, #128	@ 0x80
 8005e1e:	0452      	lsls	r2, r2, #17
 8005e20:	4313      	orrs	r3, r2
 8005e22:	4a32      	ldr	r2, [pc, #200]	@ (8005eec <HAL_ADC_ConfigChannel+0x360>)
 8005e24:	0019      	movs	r1, r3
 8005e26:	0010      	movs	r0, r2
 8005e28:	f7ff fac4 	bl	80053b4 <LL_ADC_SetCommonPathInternalCh>
 8005e2c:	e07a      	b.n	8005f24 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a33      	ldr	r2, [pc, #204]	@ (8005f00 <HAL_ADC_ConfigChannel+0x374>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d000      	beq.n	8005e3a <HAL_ADC_ConfigChannel+0x2ae>
 8005e38:	e074      	b.n	8005f24 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	2380      	movs	r3, #128	@ 0x80
 8005e3e:	03db      	lsls	r3, r3, #15
 8005e40:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005e42:	d000      	beq.n	8005e46 <HAL_ADC_ConfigChannel+0x2ba>
 8005e44:	e06e      	b.n	8005f24 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	2280      	movs	r2, #128	@ 0x80
 8005e4a:	03d2      	lsls	r2, r2, #15
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	4a27      	ldr	r2, [pc, #156]	@ (8005eec <HAL_ADC_ConfigChannel+0x360>)
 8005e50:	0019      	movs	r1, r3
 8005e52:	0010      	movs	r0, r2
 8005e54:	f7ff faae 	bl	80053b4 <LL_ADC_SetCommonPathInternalCh>
 8005e58:	e064      	b.n	8005f24 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	691a      	ldr	r2, [r3, #16]
 8005e5e:	2380      	movs	r3, #128	@ 0x80
 8005e60:	061b      	lsls	r3, r3, #24
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d004      	beq.n	8005e70 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8005ee8 <HAL_ADC_ConfigChannel+0x35c>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d107      	bne.n	8005e80 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	0019      	movs	r1, r3
 8005e7a:	0010      	movs	r0, r2
 8005e7c:	f7ff fb31 	bl	80054e2 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	da4d      	bge.n	8005f24 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005e88:	4b18      	ldr	r3, [pc, #96]	@ (8005eec <HAL_ADC_ConfigChannel+0x360>)
 8005e8a:	0018      	movs	r0, r3
 8005e8c:	f7ff faa6 	bl	80053dc <LL_ADC_GetCommonPathInternalCh>
 8005e90:	0003      	movs	r3, r0
 8005e92:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a15      	ldr	r2, [pc, #84]	@ (8005ef0 <HAL_ADC_ConfigChannel+0x364>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d108      	bne.n	8005eb0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	4a18      	ldr	r2, [pc, #96]	@ (8005f04 <HAL_ADC_ConfigChannel+0x378>)
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	4a11      	ldr	r2, [pc, #68]	@ (8005eec <HAL_ADC_ConfigChannel+0x360>)
 8005ea6:	0019      	movs	r1, r3
 8005ea8:	0010      	movs	r0, r2
 8005eaa:	f7ff fa83 	bl	80053b4 <LL_ADC_SetCommonPathInternalCh>
 8005eae:	e039      	b.n	8005f24 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a11      	ldr	r2, [pc, #68]	@ (8005efc <HAL_ADC_ConfigChannel+0x370>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d108      	bne.n	8005ecc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	4a12      	ldr	r2, [pc, #72]	@ (8005f08 <HAL_ADC_ConfigChannel+0x37c>)
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8005eec <HAL_ADC_ConfigChannel+0x360>)
 8005ec2:	0019      	movs	r1, r3
 8005ec4:	0010      	movs	r0, r2
 8005ec6:	f7ff fa75 	bl	80053b4 <LL_ADC_SetCommonPathInternalCh>
 8005eca:	e02b      	b.n	8005f24 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a0b      	ldr	r2, [pc, #44]	@ (8005f00 <HAL_ADC_ConfigChannel+0x374>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d126      	bne.n	8005f24 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	4a0c      	ldr	r2, [pc, #48]	@ (8005f0c <HAL_ADC_ConfigChannel+0x380>)
 8005eda:	4013      	ands	r3, r2
 8005edc:	4a03      	ldr	r2, [pc, #12]	@ (8005eec <HAL_ADC_ConfigChannel+0x360>)
 8005ede:	0019      	movs	r1, r3
 8005ee0:	0010      	movs	r0, r2
 8005ee2:	f7ff fa67 	bl	80053b4 <LL_ADC_SetCommonPathInternalCh>
 8005ee6:	e01d      	b.n	8005f24 <HAL_ADC_ConfigChannel+0x398>
 8005ee8:	80000004 	.word	0x80000004
 8005eec:	40012708 	.word	0x40012708
 8005ef0:	b0001000 	.word	0xb0001000
 8005ef4:	20000010 	.word	0x20000010
 8005ef8:	00030d40 	.word	0x00030d40
 8005efc:	b8004000 	.word	0xb8004000
 8005f00:	b4002000 	.word	0xb4002000
 8005f04:	ff7fffff 	.word	0xff7fffff
 8005f08:	feffffff 	.word	0xfeffffff
 8005f0c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f14:	2220      	movs	r2, #32
 8005f16:	431a      	orrs	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005f1c:	2317      	movs	r3, #23
 8005f1e:	18fb      	adds	r3, r7, r3
 8005f20:	2201      	movs	r2, #1
 8005f22:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2254      	movs	r2, #84	@ 0x54
 8005f28:	2100      	movs	r1, #0
 8005f2a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8005f2c:	2317      	movs	r3, #23
 8005f2e:	18fb      	adds	r3, r7, r3
 8005f30:	781b      	ldrb	r3, [r3, #0]
}
 8005f32:	0018      	movs	r0, r3
 8005f34:	46bd      	mov	sp, r7
 8005f36:	b006      	add	sp, #24
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	46c0      	nop			@ (mov r8, r8)

08005f3c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b082      	sub	sp, #8
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005f44:	46c0      	nop			@ (mov r8, r8)
 8005f46:	46bd      	mov	sp, r7
 8005f48:	b002      	add	sp, #8
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b082      	sub	sp, #8
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005f54:	46c0      	nop			@ (mov r8, r8)
 8005f56:	46bd      	mov	sp, r7
 8005f58:	b002      	add	sp, #8
 8005f5a:	bd80      	pop	{r7, pc}

08005f5c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b082      	sub	sp, #8
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005f64:	46c0      	nop			@ (mov r8, r8)
 8005f66:	46bd      	mov	sp, r7
 8005f68:	b002      	add	sp, #8
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b082      	sub	sp, #8
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8005f74:	46c0      	nop			@ (mov r8, r8)
 8005f76:	46bd      	mov	sp, r7
 8005f78:	b002      	add	sp, #8
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	0002      	movs	r2, r0
 8005f84:	1dfb      	adds	r3, r7, #7
 8005f86:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005f88:	1dfb      	adds	r3, r7, #7
 8005f8a:	781b      	ldrb	r3, [r3, #0]
 8005f8c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f8e:	d809      	bhi.n	8005fa4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f90:	1dfb      	adds	r3, r7, #7
 8005f92:	781b      	ldrb	r3, [r3, #0]
 8005f94:	001a      	movs	r2, r3
 8005f96:	231f      	movs	r3, #31
 8005f98:	401a      	ands	r2, r3
 8005f9a:	4b04      	ldr	r3, [pc, #16]	@ (8005fac <__NVIC_EnableIRQ+0x30>)
 8005f9c:	2101      	movs	r1, #1
 8005f9e:	4091      	lsls	r1, r2
 8005fa0:	000a      	movs	r2, r1
 8005fa2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8005fa4:	46c0      	nop			@ (mov r8, r8)
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	b002      	add	sp, #8
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	e000e100 	.word	0xe000e100

08005fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005fb0:	b590      	push	{r4, r7, lr}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	0002      	movs	r2, r0
 8005fb8:	6039      	str	r1, [r7, #0]
 8005fba:	1dfb      	adds	r3, r7, #7
 8005fbc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005fbe:	1dfb      	adds	r3, r7, #7
 8005fc0:	781b      	ldrb	r3, [r3, #0]
 8005fc2:	2b7f      	cmp	r3, #127	@ 0x7f
 8005fc4:	d828      	bhi.n	8006018 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005fc6:	4a2f      	ldr	r2, [pc, #188]	@ (8006084 <__NVIC_SetPriority+0xd4>)
 8005fc8:	1dfb      	adds	r3, r7, #7
 8005fca:	781b      	ldrb	r3, [r3, #0]
 8005fcc:	b25b      	sxtb	r3, r3
 8005fce:	089b      	lsrs	r3, r3, #2
 8005fd0:	33c0      	adds	r3, #192	@ 0xc0
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	589b      	ldr	r3, [r3, r2]
 8005fd6:	1dfa      	adds	r2, r7, #7
 8005fd8:	7812      	ldrb	r2, [r2, #0]
 8005fda:	0011      	movs	r1, r2
 8005fdc:	2203      	movs	r2, #3
 8005fde:	400a      	ands	r2, r1
 8005fe0:	00d2      	lsls	r2, r2, #3
 8005fe2:	21ff      	movs	r1, #255	@ 0xff
 8005fe4:	4091      	lsls	r1, r2
 8005fe6:	000a      	movs	r2, r1
 8005fe8:	43d2      	mvns	r2, r2
 8005fea:	401a      	ands	r2, r3
 8005fec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	019b      	lsls	r3, r3, #6
 8005ff2:	22ff      	movs	r2, #255	@ 0xff
 8005ff4:	401a      	ands	r2, r3
 8005ff6:	1dfb      	adds	r3, r7, #7
 8005ff8:	781b      	ldrb	r3, [r3, #0]
 8005ffa:	0018      	movs	r0, r3
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	4003      	ands	r3, r0
 8006000:	00db      	lsls	r3, r3, #3
 8006002:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006004:	481f      	ldr	r0, [pc, #124]	@ (8006084 <__NVIC_SetPriority+0xd4>)
 8006006:	1dfb      	adds	r3, r7, #7
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	b25b      	sxtb	r3, r3
 800600c:	089b      	lsrs	r3, r3, #2
 800600e:	430a      	orrs	r2, r1
 8006010:	33c0      	adds	r3, #192	@ 0xc0
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8006016:	e031      	b.n	800607c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006018:	4a1b      	ldr	r2, [pc, #108]	@ (8006088 <__NVIC_SetPriority+0xd8>)
 800601a:	1dfb      	adds	r3, r7, #7
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	0019      	movs	r1, r3
 8006020:	230f      	movs	r3, #15
 8006022:	400b      	ands	r3, r1
 8006024:	3b08      	subs	r3, #8
 8006026:	089b      	lsrs	r3, r3, #2
 8006028:	3306      	adds	r3, #6
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	18d3      	adds	r3, r2, r3
 800602e:	3304      	adds	r3, #4
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	1dfa      	adds	r2, r7, #7
 8006034:	7812      	ldrb	r2, [r2, #0]
 8006036:	0011      	movs	r1, r2
 8006038:	2203      	movs	r2, #3
 800603a:	400a      	ands	r2, r1
 800603c:	00d2      	lsls	r2, r2, #3
 800603e:	21ff      	movs	r1, #255	@ 0xff
 8006040:	4091      	lsls	r1, r2
 8006042:	000a      	movs	r2, r1
 8006044:	43d2      	mvns	r2, r2
 8006046:	401a      	ands	r2, r3
 8006048:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	019b      	lsls	r3, r3, #6
 800604e:	22ff      	movs	r2, #255	@ 0xff
 8006050:	401a      	ands	r2, r3
 8006052:	1dfb      	adds	r3, r7, #7
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	0018      	movs	r0, r3
 8006058:	2303      	movs	r3, #3
 800605a:	4003      	ands	r3, r0
 800605c:	00db      	lsls	r3, r3, #3
 800605e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006060:	4809      	ldr	r0, [pc, #36]	@ (8006088 <__NVIC_SetPriority+0xd8>)
 8006062:	1dfb      	adds	r3, r7, #7
 8006064:	781b      	ldrb	r3, [r3, #0]
 8006066:	001c      	movs	r4, r3
 8006068:	230f      	movs	r3, #15
 800606a:	4023      	ands	r3, r4
 800606c:	3b08      	subs	r3, #8
 800606e:	089b      	lsrs	r3, r3, #2
 8006070:	430a      	orrs	r2, r1
 8006072:	3306      	adds	r3, #6
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	18c3      	adds	r3, r0, r3
 8006078:	3304      	adds	r3, #4
 800607a:	601a      	str	r2, [r3, #0]
}
 800607c:	46c0      	nop			@ (mov r8, r8)
 800607e:	46bd      	mov	sp, r7
 8006080:	b003      	add	sp, #12
 8006082:	bd90      	pop	{r4, r7, pc}
 8006084:	e000e100 	.word	0xe000e100
 8006088:	e000ed00 	.word	0xe000ed00

0800608c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b082      	sub	sp, #8
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	1e5a      	subs	r2, r3, #1
 8006098:	2380      	movs	r3, #128	@ 0x80
 800609a:	045b      	lsls	r3, r3, #17
 800609c:	429a      	cmp	r2, r3
 800609e:	d301      	bcc.n	80060a4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80060a0:	2301      	movs	r3, #1
 80060a2:	e010      	b.n	80060c6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80060a4:	4b0a      	ldr	r3, [pc, #40]	@ (80060d0 <SysTick_Config+0x44>)
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	3a01      	subs	r2, #1
 80060aa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80060ac:	2301      	movs	r3, #1
 80060ae:	425b      	negs	r3, r3
 80060b0:	2103      	movs	r1, #3
 80060b2:	0018      	movs	r0, r3
 80060b4:	f7ff ff7c 	bl	8005fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80060b8:	4b05      	ldr	r3, [pc, #20]	@ (80060d0 <SysTick_Config+0x44>)
 80060ba:	2200      	movs	r2, #0
 80060bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80060be:	4b04      	ldr	r3, [pc, #16]	@ (80060d0 <SysTick_Config+0x44>)
 80060c0:	2207      	movs	r2, #7
 80060c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	0018      	movs	r0, r3
 80060c8:	46bd      	mov	sp, r7
 80060ca:	b002      	add	sp, #8
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	46c0      	nop			@ (mov r8, r8)
 80060d0:	e000e010 	.word	0xe000e010

080060d4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	60b9      	str	r1, [r7, #8]
 80060dc:	607a      	str	r2, [r7, #4]
 80060de:	210f      	movs	r1, #15
 80060e0:	187b      	adds	r3, r7, r1
 80060e2:	1c02      	adds	r2, r0, #0
 80060e4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80060e6:	68ba      	ldr	r2, [r7, #8]
 80060e8:	187b      	adds	r3, r7, r1
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	b25b      	sxtb	r3, r3
 80060ee:	0011      	movs	r1, r2
 80060f0:	0018      	movs	r0, r3
 80060f2:	f7ff ff5d 	bl	8005fb0 <__NVIC_SetPriority>
}
 80060f6:	46c0      	nop			@ (mov r8, r8)
 80060f8:	46bd      	mov	sp, r7
 80060fa:	b004      	add	sp, #16
 80060fc:	bd80      	pop	{r7, pc}

080060fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80060fe:	b580      	push	{r7, lr}
 8006100:	b082      	sub	sp, #8
 8006102:	af00      	add	r7, sp, #0
 8006104:	0002      	movs	r2, r0
 8006106:	1dfb      	adds	r3, r7, #7
 8006108:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800610a:	1dfb      	adds	r3, r7, #7
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	b25b      	sxtb	r3, r3
 8006110:	0018      	movs	r0, r3
 8006112:	f7ff ff33 	bl	8005f7c <__NVIC_EnableIRQ>
}
 8006116:	46c0      	nop			@ (mov r8, r8)
 8006118:	46bd      	mov	sp, r7
 800611a:	b002      	add	sp, #8
 800611c:	bd80      	pop	{r7, pc}

0800611e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b082      	sub	sp, #8
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	0018      	movs	r0, r3
 800612a:	f7ff ffaf 	bl	800608c <SysTick_Config>
 800612e:	0003      	movs	r3, r0
}
 8006130:	0018      	movs	r0, r3
 8006132:	46bd      	mov	sp, r7
 8006134:	b002      	add	sp, #8
 8006136:	bd80      	pop	{r7, pc}

08006138 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d101      	bne.n	800614a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e077      	b.n	800623a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a3d      	ldr	r2, [pc, #244]	@ (8006244 <HAL_DMA_Init+0x10c>)
 8006150:	4694      	mov	ip, r2
 8006152:	4463      	add	r3, ip
 8006154:	2114      	movs	r1, #20
 8006156:	0018      	movs	r0, r3
 8006158:	f7f9 ffee 	bl	8000138 <__udivsi3>
 800615c:	0003      	movs	r3, r0
 800615e:	009a      	lsls	r2, r3, #2
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2225      	movs	r2, #37	@ 0x25
 8006168:	2102      	movs	r1, #2
 800616a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4934      	ldr	r1, [pc, #208]	@ (8006248 <HAL_DMA_Init+0x110>)
 8006178:	400a      	ands	r2, r1
 800617a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	6819      	ldr	r1, [r3, #0]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	689a      	ldr	r2, [r3, #8]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	431a      	orrs	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	431a      	orrs	r2, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	431a      	orrs	r2, r3
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	699b      	ldr	r3, [r3, #24]
 800619c:	431a      	orrs	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	69db      	ldr	r3, [r3, #28]
 80061a2:	431a      	orrs	r2, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a1b      	ldr	r3, [r3, #32]
 80061a8:	431a      	orrs	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	430a      	orrs	r2, r1
 80061b0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	0018      	movs	r0, r3
 80061b6:	f000 fa8d 	bl	80066d4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	689a      	ldr	r2, [r3, #8]
 80061be:	2380      	movs	r3, #128	@ 0x80
 80061c0:	01db      	lsls	r3, r3, #7
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d102      	bne.n	80061cc <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	685a      	ldr	r2, [r3, #4]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061d4:	213f      	movs	r1, #63	@ 0x3f
 80061d6:	400a      	ands	r2, r1
 80061d8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80061e2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d011      	beq.n	8006210 <HAL_DMA_Init+0xd8>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	2b04      	cmp	r3, #4
 80061f2:	d80d      	bhi.n	8006210 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	0018      	movs	r0, r3
 80061f8:	f000 fa98 	bl	800672c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006200:	2200      	movs	r2, #0
 8006202:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800620c:	605a      	str	r2, [r3, #4]
 800620e:	e008      	b.n	8006222 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2225      	movs	r2, #37	@ 0x25
 800622c:	2101      	movs	r1, #1
 800622e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2224      	movs	r2, #36	@ 0x24
 8006234:	2100      	movs	r1, #0
 8006236:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006238:	2300      	movs	r3, #0
}
 800623a:	0018      	movs	r0, r3
 800623c:	46bd      	mov	sp, r7
 800623e:	b002      	add	sp, #8
 8006240:	bd80      	pop	{r7, pc}
 8006242:	46c0      	nop			@ (mov r8, r8)
 8006244:	bffdfff8 	.word	0xbffdfff8
 8006248:	ffff800f 	.word	0xffff800f

0800624c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b086      	sub	sp, #24
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	607a      	str	r2, [r7, #4]
 8006258:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800625a:	2317      	movs	r3, #23
 800625c:	18fb      	adds	r3, r7, r3
 800625e:	2200      	movs	r2, #0
 8006260:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2224      	movs	r2, #36	@ 0x24
 8006266:	5c9b      	ldrb	r3, [r3, r2]
 8006268:	2b01      	cmp	r3, #1
 800626a:	d101      	bne.n	8006270 <HAL_DMA_Start_IT+0x24>
 800626c:	2302      	movs	r3, #2
 800626e:	e06f      	b.n	8006350 <HAL_DMA_Start_IT+0x104>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2224      	movs	r2, #36	@ 0x24
 8006274:	2101      	movs	r1, #1
 8006276:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2225      	movs	r2, #37	@ 0x25
 800627c:	5c9b      	ldrb	r3, [r3, r2]
 800627e:	b2db      	uxtb	r3, r3
 8006280:	2b01      	cmp	r3, #1
 8006282:	d157      	bne.n	8006334 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2225      	movs	r2, #37	@ 0x25
 8006288:	2102      	movs	r1, #2
 800628a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2200      	movs	r2, #0
 8006290:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2101      	movs	r1, #1
 800629e:	438a      	bics	r2, r1
 80062a0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	687a      	ldr	r2, [r7, #4]
 80062a6:	68b9      	ldr	r1, [r7, #8]
 80062a8:	68f8      	ldr	r0, [r7, #12]
 80062aa:	f000 f9d3 	bl	8006654 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d008      	beq.n	80062c8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	210e      	movs	r1, #14
 80062c2:	430a      	orrs	r2, r1
 80062c4:	601a      	str	r2, [r3, #0]
 80062c6:	e00f      	b.n	80062e8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	2104      	movs	r1, #4
 80062d4:	438a      	bics	r2, r1
 80062d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	210a      	movs	r1, #10
 80062e4:	430a      	orrs	r2, r1
 80062e6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	2380      	movs	r3, #128	@ 0x80
 80062f0:	025b      	lsls	r3, r3, #9
 80062f2:	4013      	ands	r3, r2
 80062f4:	d008      	beq.n	8006308 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006300:	2180      	movs	r1, #128	@ 0x80
 8006302:	0049      	lsls	r1, r1, #1
 8006304:	430a      	orrs	r2, r1
 8006306:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800630c:	2b00      	cmp	r3, #0
 800630e:	d008      	beq.n	8006322 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800631a:	2180      	movs	r1, #128	@ 0x80
 800631c:	0049      	lsls	r1, r1, #1
 800631e:	430a      	orrs	r2, r1
 8006320:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2101      	movs	r1, #1
 800632e:	430a      	orrs	r2, r1
 8006330:	601a      	str	r2, [r3, #0]
 8006332:	e00a      	b.n	800634a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2280      	movs	r2, #128	@ 0x80
 8006338:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2224      	movs	r2, #36	@ 0x24
 800633e:	2100      	movs	r1, #0
 8006340:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8006342:	2317      	movs	r3, #23
 8006344:	18fb      	adds	r3, r7, r3
 8006346:	2201      	movs	r2, #1
 8006348:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800634a:	2317      	movs	r3, #23
 800634c:	18fb      	adds	r3, r7, r3
 800634e:	781b      	ldrb	r3, [r3, #0]
}
 8006350:	0018      	movs	r0, r3
 8006352:	46bd      	mov	sp, r7
 8006354:	b006      	add	sp, #24
 8006356:	bd80      	pop	{r7, pc}

08006358 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b082      	sub	sp, #8
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d101      	bne.n	800636a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e050      	b.n	800640c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2225      	movs	r2, #37	@ 0x25
 800636e:	5c9b      	ldrb	r3, [r3, r2]
 8006370:	b2db      	uxtb	r3, r3
 8006372:	2b02      	cmp	r3, #2
 8006374:	d008      	beq.n	8006388 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2204      	movs	r2, #4
 800637a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2224      	movs	r2, #36	@ 0x24
 8006380:	2100      	movs	r1, #0
 8006382:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e041      	b.n	800640c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	210e      	movs	r1, #14
 8006394:	438a      	bics	r2, r1
 8006396:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063a2:	491c      	ldr	r1, [pc, #112]	@ (8006414 <HAL_DMA_Abort+0xbc>)
 80063a4:	400a      	ands	r2, r1
 80063a6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2101      	movs	r1, #1
 80063b4:	438a      	bics	r2, r1
 80063b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80063b8:	4b17      	ldr	r3, [pc, #92]	@ (8006418 <HAL_DMA_Abort+0xc0>)
 80063ba:	6859      	ldr	r1, [r3, #4]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c0:	221c      	movs	r2, #28
 80063c2:	4013      	ands	r3, r2
 80063c4:	2201      	movs	r2, #1
 80063c6:	409a      	lsls	r2, r3
 80063c8:	4b13      	ldr	r3, [pc, #76]	@ (8006418 <HAL_DMA_Abort+0xc0>)
 80063ca:	430a      	orrs	r2, r1
 80063cc:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80063d6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d00c      	beq.n	80063fa <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063ea:	490a      	ldr	r1, [pc, #40]	@ (8006414 <HAL_DMA_Abort+0xbc>)
 80063ec:	400a      	ands	r2, r1
 80063ee:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80063f8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2225      	movs	r2, #37	@ 0x25
 80063fe:	2101      	movs	r1, #1
 8006400:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2224      	movs	r2, #36	@ 0x24
 8006406:	2100      	movs	r1, #0
 8006408:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800640a:	2300      	movs	r3, #0
}
 800640c:	0018      	movs	r0, r3
 800640e:	46bd      	mov	sp, r7
 8006410:	b002      	add	sp, #8
 8006412:	bd80      	pop	{r7, pc}
 8006414:	fffffeff 	.word	0xfffffeff
 8006418:	40020000 	.word	0x40020000

0800641c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006424:	210f      	movs	r1, #15
 8006426:	187b      	adds	r3, r7, r1
 8006428:	2200      	movs	r2, #0
 800642a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2225      	movs	r2, #37	@ 0x25
 8006430:	5c9b      	ldrb	r3, [r3, r2]
 8006432:	b2db      	uxtb	r3, r3
 8006434:	2b02      	cmp	r3, #2
 8006436:	d006      	beq.n	8006446 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2204      	movs	r2, #4
 800643c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800643e:	187b      	adds	r3, r7, r1
 8006440:	2201      	movs	r2, #1
 8006442:	701a      	strb	r2, [r3, #0]
 8006444:	e049      	b.n	80064da <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	210e      	movs	r1, #14
 8006452:	438a      	bics	r2, r1
 8006454:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	2101      	movs	r1, #1
 8006462:	438a      	bics	r2, r1
 8006464:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006470:	491d      	ldr	r1, [pc, #116]	@ (80064e8 <HAL_DMA_Abort_IT+0xcc>)
 8006472:	400a      	ands	r2, r1
 8006474:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8006476:	4b1d      	ldr	r3, [pc, #116]	@ (80064ec <HAL_DMA_Abort_IT+0xd0>)
 8006478:	6859      	ldr	r1, [r3, #4]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647e:	221c      	movs	r2, #28
 8006480:	4013      	ands	r3, r2
 8006482:	2201      	movs	r2, #1
 8006484:	409a      	lsls	r2, r3
 8006486:	4b19      	ldr	r3, [pc, #100]	@ (80064ec <HAL_DMA_Abort_IT+0xd0>)
 8006488:	430a      	orrs	r2, r1
 800648a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006494:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00c      	beq.n	80064b8 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064a8:	490f      	ldr	r1, [pc, #60]	@ (80064e8 <HAL_DMA_Abort_IT+0xcc>)
 80064aa:	400a      	ands	r2, r1
 80064ac:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80064b6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2225      	movs	r2, #37	@ 0x25
 80064bc:	2101      	movs	r1, #1
 80064be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2224      	movs	r2, #36	@ 0x24
 80064c4:	2100      	movs	r1, #0
 80064c6:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d004      	beq.n	80064da <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	0010      	movs	r0, r2
 80064d8:	4798      	blx	r3
    }
  }
  return status;
 80064da:	230f      	movs	r3, #15
 80064dc:	18fb      	adds	r3, r7, r3
 80064de:	781b      	ldrb	r3, [r3, #0]
}
 80064e0:	0018      	movs	r0, r3
 80064e2:	46bd      	mov	sp, r7
 80064e4:	b004      	add	sp, #16
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	fffffeff 	.word	0xfffffeff
 80064ec:	40020000 	.word	0x40020000

080064f0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80064f8:	4b55      	ldr	r3, [pc, #340]	@ (8006650 <HAL_DMA_IRQHandler+0x160>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800650a:	221c      	movs	r2, #28
 800650c:	4013      	ands	r3, r2
 800650e:	2204      	movs	r2, #4
 8006510:	409a      	lsls	r2, r3
 8006512:	0013      	movs	r3, r2
 8006514:	68fa      	ldr	r2, [r7, #12]
 8006516:	4013      	ands	r3, r2
 8006518:	d027      	beq.n	800656a <HAL_DMA_IRQHandler+0x7a>
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	2204      	movs	r2, #4
 800651e:	4013      	ands	r3, r2
 8006520:	d023      	beq.n	800656a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2220      	movs	r2, #32
 800652a:	4013      	ands	r3, r2
 800652c:	d107      	bne.n	800653e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2104      	movs	r1, #4
 800653a:	438a      	bics	r2, r1
 800653c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800653e:	4b44      	ldr	r3, [pc, #272]	@ (8006650 <HAL_DMA_IRQHandler+0x160>)
 8006540:	6859      	ldr	r1, [r3, #4]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006546:	221c      	movs	r2, #28
 8006548:	4013      	ands	r3, r2
 800654a:	2204      	movs	r2, #4
 800654c:	409a      	lsls	r2, r3
 800654e:	4b40      	ldr	r3, [pc, #256]	@ (8006650 <HAL_DMA_IRQHandler+0x160>)
 8006550:	430a      	orrs	r2, r1
 8006552:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006558:	2b00      	cmp	r3, #0
 800655a:	d100      	bne.n	800655e <HAL_DMA_IRQHandler+0x6e>
 800655c:	e073      	b.n	8006646 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	0010      	movs	r0, r2
 8006566:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8006568:	e06d      	b.n	8006646 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656e:	221c      	movs	r2, #28
 8006570:	4013      	ands	r3, r2
 8006572:	2202      	movs	r2, #2
 8006574:	409a      	lsls	r2, r3
 8006576:	0013      	movs	r3, r2
 8006578:	68fa      	ldr	r2, [r7, #12]
 800657a:	4013      	ands	r3, r2
 800657c:	d02e      	beq.n	80065dc <HAL_DMA_IRQHandler+0xec>
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	2202      	movs	r2, #2
 8006582:	4013      	ands	r3, r2
 8006584:	d02a      	beq.n	80065dc <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2220      	movs	r2, #32
 800658e:	4013      	ands	r3, r2
 8006590:	d10b      	bne.n	80065aa <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	210a      	movs	r1, #10
 800659e:	438a      	bics	r2, r1
 80065a0:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2225      	movs	r2, #37	@ 0x25
 80065a6:	2101      	movs	r1, #1
 80065a8:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80065aa:	4b29      	ldr	r3, [pc, #164]	@ (8006650 <HAL_DMA_IRQHandler+0x160>)
 80065ac:	6859      	ldr	r1, [r3, #4]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b2:	221c      	movs	r2, #28
 80065b4:	4013      	ands	r3, r2
 80065b6:	2202      	movs	r2, #2
 80065b8:	409a      	lsls	r2, r3
 80065ba:	4b25      	ldr	r3, [pc, #148]	@ (8006650 <HAL_DMA_IRQHandler+0x160>)
 80065bc:	430a      	orrs	r2, r1
 80065be:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2224      	movs	r2, #36	@ 0x24
 80065c4:	2100      	movs	r1, #0
 80065c6:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d03a      	beq.n	8006646 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	0010      	movs	r0, r2
 80065d8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80065da:	e034      	b.n	8006646 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e0:	221c      	movs	r2, #28
 80065e2:	4013      	ands	r3, r2
 80065e4:	2208      	movs	r2, #8
 80065e6:	409a      	lsls	r2, r3
 80065e8:	0013      	movs	r3, r2
 80065ea:	68fa      	ldr	r2, [r7, #12]
 80065ec:	4013      	ands	r3, r2
 80065ee:	d02b      	beq.n	8006648 <HAL_DMA_IRQHandler+0x158>
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	2208      	movs	r2, #8
 80065f4:	4013      	ands	r3, r2
 80065f6:	d027      	beq.n	8006648 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	210e      	movs	r1, #14
 8006604:	438a      	bics	r2, r1
 8006606:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8006608:	4b11      	ldr	r3, [pc, #68]	@ (8006650 <HAL_DMA_IRQHandler+0x160>)
 800660a:	6859      	ldr	r1, [r3, #4]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006610:	221c      	movs	r2, #28
 8006612:	4013      	ands	r3, r2
 8006614:	2201      	movs	r2, #1
 8006616:	409a      	lsls	r2, r3
 8006618:	4b0d      	ldr	r3, [pc, #52]	@ (8006650 <HAL_DMA_IRQHandler+0x160>)
 800661a:	430a      	orrs	r2, r1
 800661c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2201      	movs	r2, #1
 8006622:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2225      	movs	r2, #37	@ 0x25
 8006628:	2101      	movs	r1, #1
 800662a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2224      	movs	r2, #36	@ 0x24
 8006630:	2100      	movs	r1, #0
 8006632:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006638:	2b00      	cmp	r3, #0
 800663a:	d005      	beq.n	8006648 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	0010      	movs	r0, r2
 8006644:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006646:	46c0      	nop			@ (mov r8, r8)
 8006648:	46c0      	nop			@ (mov r8, r8)
}
 800664a:	46bd      	mov	sp, r7
 800664c:	b004      	add	sp, #16
 800664e:	bd80      	pop	{r7, pc}
 8006650:	40020000 	.word	0x40020000

08006654 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	60b9      	str	r1, [r7, #8]
 800665e:	607a      	str	r2, [r7, #4]
 8006660:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800666a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006670:	2b00      	cmp	r3, #0
 8006672:	d004      	beq.n	800667e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800667c:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800667e:	4b14      	ldr	r3, [pc, #80]	@ (80066d0 <DMA_SetConfig+0x7c>)
 8006680:	6859      	ldr	r1, [r3, #4]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006686:	221c      	movs	r2, #28
 8006688:	4013      	ands	r3, r2
 800668a:	2201      	movs	r2, #1
 800668c:	409a      	lsls	r2, r3
 800668e:	4b10      	ldr	r3, [pc, #64]	@ (80066d0 <DMA_SetConfig+0x7c>)
 8006690:	430a      	orrs	r2, r1
 8006692:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	683a      	ldr	r2, [r7, #0]
 800669a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	2b10      	cmp	r3, #16
 80066a2:	d108      	bne.n	80066b6 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	687a      	ldr	r2, [r7, #4]
 80066aa:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68ba      	ldr	r2, [r7, #8]
 80066b2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80066b4:	e007      	b.n	80066c6 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	68ba      	ldr	r2, [r7, #8]
 80066bc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	60da      	str	r2, [r3, #12]
}
 80066c6:	46c0      	nop			@ (mov r8, r8)
 80066c8:	46bd      	mov	sp, r7
 80066ca:	b004      	add	sp, #16
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	46c0      	nop			@ (mov r8, r8)
 80066d0:	40020000 	.word	0x40020000

080066d4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e0:	089b      	lsrs	r3, r3, #2
 80066e2:	4a10      	ldr	r2, [pc, #64]	@ (8006724 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80066e4:	4694      	mov	ip, r2
 80066e6:	4463      	add	r3, ip
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	001a      	movs	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	001a      	movs	r2, r3
 80066f6:	23ff      	movs	r3, #255	@ 0xff
 80066f8:	4013      	ands	r3, r2
 80066fa:	3b08      	subs	r3, #8
 80066fc:	2114      	movs	r1, #20
 80066fe:	0018      	movs	r0, r3
 8006700:	f7f9 fd1a 	bl	8000138 <__udivsi3>
 8006704:	0003      	movs	r3, r0
 8006706:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a07      	ldr	r2, [pc, #28]	@ (8006728 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 800670c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	221f      	movs	r2, #31
 8006712:	4013      	ands	r3, r2
 8006714:	2201      	movs	r2, #1
 8006716:	409a      	lsls	r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 800671c:	46c0      	nop			@ (mov r8, r8)
 800671e:	46bd      	mov	sp, r7
 8006720:	b004      	add	sp, #16
 8006722:	bd80      	pop	{r7, pc}
 8006724:	10008200 	.word	0x10008200
 8006728:	40020880 	.word	0x40020880

0800672c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	223f      	movs	r2, #63	@ 0x3f
 800673a:	4013      	ands	r3, r2
 800673c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	4a0a      	ldr	r2, [pc, #40]	@ (800676c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006742:	4694      	mov	ip, r2
 8006744:	4463      	add	r3, ip
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	001a      	movs	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4a07      	ldr	r2, [pc, #28]	@ (8006770 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006752:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	3b01      	subs	r3, #1
 8006758:	2203      	movs	r2, #3
 800675a:	4013      	ands	r3, r2
 800675c:	2201      	movs	r2, #1
 800675e:	409a      	lsls	r2, r3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8006764:	46c0      	nop			@ (mov r8, r8)
 8006766:	46bd      	mov	sp, r7
 8006768:	b004      	add	sp, #16
 800676a:	bd80      	pop	{r7, pc}
 800676c:	1000823f 	.word	0x1000823f
 8006770:	40020940 	.word	0x40020940

08006774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800677e:	2300      	movs	r3, #0
 8006780:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006782:	e147      	b.n	8006a14 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	2101      	movs	r1, #1
 800678a:	697a      	ldr	r2, [r7, #20]
 800678c:	4091      	lsls	r1, r2
 800678e:	000a      	movs	r2, r1
 8006790:	4013      	ands	r3, r2
 8006792:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d100      	bne.n	800679c <HAL_GPIO_Init+0x28>
 800679a:	e138      	b.n	8006a0e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	2203      	movs	r2, #3
 80067a2:	4013      	ands	r3, r2
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d005      	beq.n	80067b4 <HAL_GPIO_Init+0x40>
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	2203      	movs	r2, #3
 80067ae:	4013      	ands	r3, r2
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	d130      	bne.n	8006816 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	005b      	lsls	r3, r3, #1
 80067be:	2203      	movs	r2, #3
 80067c0:	409a      	lsls	r2, r3
 80067c2:	0013      	movs	r3, r2
 80067c4:	43da      	mvns	r2, r3
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	4013      	ands	r3, r2
 80067ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	68da      	ldr	r2, [r3, #12]
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	005b      	lsls	r3, r3, #1
 80067d4:	409a      	lsls	r2, r3
 80067d6:	0013      	movs	r3, r2
 80067d8:	693a      	ldr	r2, [r7, #16]
 80067da:	4313      	orrs	r3, r2
 80067dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80067ea:	2201      	movs	r2, #1
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	409a      	lsls	r2, r3
 80067f0:	0013      	movs	r3, r2
 80067f2:	43da      	mvns	r2, r3
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	4013      	ands	r3, r2
 80067f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	091b      	lsrs	r3, r3, #4
 8006800:	2201      	movs	r2, #1
 8006802:	401a      	ands	r2, r3
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	409a      	lsls	r2, r3
 8006808:	0013      	movs	r3, r2
 800680a:	693a      	ldr	r2, [r7, #16]
 800680c:	4313      	orrs	r3, r2
 800680e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	693a      	ldr	r2, [r7, #16]
 8006814:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	2203      	movs	r2, #3
 800681c:	4013      	ands	r3, r2
 800681e:	2b03      	cmp	r3, #3
 8006820:	d017      	beq.n	8006852 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	005b      	lsls	r3, r3, #1
 800682c:	2203      	movs	r2, #3
 800682e:	409a      	lsls	r2, r3
 8006830:	0013      	movs	r3, r2
 8006832:	43da      	mvns	r2, r3
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	4013      	ands	r3, r2
 8006838:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	689a      	ldr	r2, [r3, #8]
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	005b      	lsls	r3, r3, #1
 8006842:	409a      	lsls	r2, r3
 8006844:	0013      	movs	r3, r2
 8006846:	693a      	ldr	r2, [r7, #16]
 8006848:	4313      	orrs	r3, r2
 800684a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	693a      	ldr	r2, [r7, #16]
 8006850:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	2203      	movs	r2, #3
 8006858:	4013      	ands	r3, r2
 800685a:	2b02      	cmp	r3, #2
 800685c:	d123      	bne.n	80068a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	08da      	lsrs	r2, r3, #3
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	3208      	adds	r2, #8
 8006866:	0092      	lsls	r2, r2, #2
 8006868:	58d3      	ldr	r3, [r2, r3]
 800686a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	2207      	movs	r2, #7
 8006870:	4013      	ands	r3, r2
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	220f      	movs	r2, #15
 8006876:	409a      	lsls	r2, r3
 8006878:	0013      	movs	r3, r2
 800687a:	43da      	mvns	r2, r3
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	4013      	ands	r3, r2
 8006880:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	691a      	ldr	r2, [r3, #16]
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	2107      	movs	r1, #7
 800688a:	400b      	ands	r3, r1
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	409a      	lsls	r2, r3
 8006890:	0013      	movs	r3, r2
 8006892:	693a      	ldr	r2, [r7, #16]
 8006894:	4313      	orrs	r3, r2
 8006896:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	08da      	lsrs	r2, r3, #3
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	3208      	adds	r2, #8
 80068a0:	0092      	lsls	r2, r2, #2
 80068a2:	6939      	ldr	r1, [r7, #16]
 80068a4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	005b      	lsls	r3, r3, #1
 80068b0:	2203      	movs	r2, #3
 80068b2:	409a      	lsls	r2, r3
 80068b4:	0013      	movs	r3, r2
 80068b6:	43da      	mvns	r2, r3
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	4013      	ands	r3, r2
 80068bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	2203      	movs	r2, #3
 80068c4:	401a      	ands	r2, r3
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	005b      	lsls	r3, r3, #1
 80068ca:	409a      	lsls	r2, r3
 80068cc:	0013      	movs	r3, r2
 80068ce:	693a      	ldr	r2, [r7, #16]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	693a      	ldr	r2, [r7, #16]
 80068d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	685a      	ldr	r2, [r3, #4]
 80068de:	23c0      	movs	r3, #192	@ 0xc0
 80068e0:	029b      	lsls	r3, r3, #10
 80068e2:	4013      	ands	r3, r2
 80068e4:	d100      	bne.n	80068e8 <HAL_GPIO_Init+0x174>
 80068e6:	e092      	b.n	8006a0e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80068e8:	4a50      	ldr	r2, [pc, #320]	@ (8006a2c <HAL_GPIO_Init+0x2b8>)
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	089b      	lsrs	r3, r3, #2
 80068ee:	3318      	adds	r3, #24
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	589b      	ldr	r3, [r3, r2]
 80068f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	2203      	movs	r2, #3
 80068fa:	4013      	ands	r3, r2
 80068fc:	00db      	lsls	r3, r3, #3
 80068fe:	220f      	movs	r2, #15
 8006900:	409a      	lsls	r2, r3
 8006902:	0013      	movs	r3, r2
 8006904:	43da      	mvns	r2, r3
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	4013      	ands	r3, r2
 800690a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	23a0      	movs	r3, #160	@ 0xa0
 8006910:	05db      	lsls	r3, r3, #23
 8006912:	429a      	cmp	r2, r3
 8006914:	d013      	beq.n	800693e <HAL_GPIO_Init+0x1ca>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a45      	ldr	r2, [pc, #276]	@ (8006a30 <HAL_GPIO_Init+0x2bc>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d00d      	beq.n	800693a <HAL_GPIO_Init+0x1c6>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a44      	ldr	r2, [pc, #272]	@ (8006a34 <HAL_GPIO_Init+0x2c0>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d007      	beq.n	8006936 <HAL_GPIO_Init+0x1c2>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a43      	ldr	r2, [pc, #268]	@ (8006a38 <HAL_GPIO_Init+0x2c4>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d101      	bne.n	8006932 <HAL_GPIO_Init+0x1be>
 800692e:	2303      	movs	r3, #3
 8006930:	e006      	b.n	8006940 <HAL_GPIO_Init+0x1cc>
 8006932:	2305      	movs	r3, #5
 8006934:	e004      	b.n	8006940 <HAL_GPIO_Init+0x1cc>
 8006936:	2302      	movs	r3, #2
 8006938:	e002      	b.n	8006940 <HAL_GPIO_Init+0x1cc>
 800693a:	2301      	movs	r3, #1
 800693c:	e000      	b.n	8006940 <HAL_GPIO_Init+0x1cc>
 800693e:	2300      	movs	r3, #0
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	2103      	movs	r1, #3
 8006944:	400a      	ands	r2, r1
 8006946:	00d2      	lsls	r2, r2, #3
 8006948:	4093      	lsls	r3, r2
 800694a:	693a      	ldr	r2, [r7, #16]
 800694c:	4313      	orrs	r3, r2
 800694e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8006950:	4936      	ldr	r1, [pc, #216]	@ (8006a2c <HAL_GPIO_Init+0x2b8>)
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	089b      	lsrs	r3, r3, #2
 8006956:	3318      	adds	r3, #24
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	693a      	ldr	r2, [r7, #16]
 800695c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800695e:	4b33      	ldr	r3, [pc, #204]	@ (8006a2c <HAL_GPIO_Init+0x2b8>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	43da      	mvns	r2, r3
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	4013      	ands	r3, r2
 800696c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	685a      	ldr	r2, [r3, #4]
 8006972:	2380      	movs	r3, #128	@ 0x80
 8006974:	035b      	lsls	r3, r3, #13
 8006976:	4013      	ands	r3, r2
 8006978:	d003      	beq.n	8006982 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800697a:	693a      	ldr	r2, [r7, #16]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	4313      	orrs	r3, r2
 8006980:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006982:	4b2a      	ldr	r3, [pc, #168]	@ (8006a2c <HAL_GPIO_Init+0x2b8>)
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006988:	4b28      	ldr	r3, [pc, #160]	@ (8006a2c <HAL_GPIO_Init+0x2b8>)
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	43da      	mvns	r2, r3
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	4013      	ands	r3, r2
 8006996:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	685a      	ldr	r2, [r3, #4]
 800699c:	2380      	movs	r3, #128	@ 0x80
 800699e:	039b      	lsls	r3, r3, #14
 80069a0:	4013      	ands	r3, r2
 80069a2:	d003      	beq.n	80069ac <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80069ac:	4b1f      	ldr	r3, [pc, #124]	@ (8006a2c <HAL_GPIO_Init+0x2b8>)
 80069ae:	693a      	ldr	r2, [r7, #16]
 80069b0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80069b2:	4a1e      	ldr	r2, [pc, #120]	@ (8006a2c <HAL_GPIO_Init+0x2b8>)
 80069b4:	2384      	movs	r3, #132	@ 0x84
 80069b6:	58d3      	ldr	r3, [r2, r3]
 80069b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	43da      	mvns	r2, r3
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	4013      	ands	r3, r2
 80069c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	685a      	ldr	r2, [r3, #4]
 80069c8:	2380      	movs	r3, #128	@ 0x80
 80069ca:	029b      	lsls	r3, r3, #10
 80069cc:	4013      	ands	r3, r2
 80069ce:	d003      	beq.n	80069d8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80069d0:	693a      	ldr	r2, [r7, #16]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80069d8:	4914      	ldr	r1, [pc, #80]	@ (8006a2c <HAL_GPIO_Init+0x2b8>)
 80069da:	2284      	movs	r2, #132	@ 0x84
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80069e0:	4a12      	ldr	r2, [pc, #72]	@ (8006a2c <HAL_GPIO_Init+0x2b8>)
 80069e2:	2380      	movs	r3, #128	@ 0x80
 80069e4:	58d3      	ldr	r3, [r2, r3]
 80069e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	43da      	mvns	r2, r3
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	4013      	ands	r3, r2
 80069f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	685a      	ldr	r2, [r3, #4]
 80069f6:	2380      	movs	r3, #128	@ 0x80
 80069f8:	025b      	lsls	r3, r3, #9
 80069fa:	4013      	ands	r3, r2
 80069fc:	d003      	beq.n	8006a06 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006a06:	4909      	ldr	r1, [pc, #36]	@ (8006a2c <HAL_GPIO_Init+0x2b8>)
 8006a08:	2280      	movs	r2, #128	@ 0x80
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	3301      	adds	r3, #1
 8006a12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	40da      	lsrs	r2, r3
 8006a1c:	1e13      	subs	r3, r2, #0
 8006a1e:	d000      	beq.n	8006a22 <HAL_GPIO_Init+0x2ae>
 8006a20:	e6b0      	b.n	8006784 <HAL_GPIO_Init+0x10>
  }
}
 8006a22:	46c0      	nop			@ (mov r8, r8)
 8006a24:	46c0      	nop			@ (mov r8, r8)
 8006a26:	46bd      	mov	sp, r7
 8006a28:	b006      	add	sp, #24
 8006a2a:	bd80      	pop	{r7, pc}
 8006a2c:	40021800 	.word	0x40021800
 8006a30:	50000400 	.word	0x50000400
 8006a34:	50000800 	.word	0x50000800
 8006a38:	50000c00 	.word	0x50000c00

08006a3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b084      	sub	sp, #16
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	000a      	movs	r2, r1
 8006a46:	1cbb      	adds	r3, r7, #2
 8006a48:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	1cba      	adds	r2, r7, #2
 8006a50:	8812      	ldrh	r2, [r2, #0]
 8006a52:	4013      	ands	r3, r2
 8006a54:	d004      	beq.n	8006a60 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8006a56:	230f      	movs	r3, #15
 8006a58:	18fb      	adds	r3, r7, r3
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	701a      	strb	r2, [r3, #0]
 8006a5e:	e003      	b.n	8006a68 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006a60:	230f      	movs	r3, #15
 8006a62:	18fb      	adds	r3, r7, r3
 8006a64:	2200      	movs	r2, #0
 8006a66:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8006a68:	230f      	movs	r3, #15
 8006a6a:	18fb      	adds	r3, r7, r3
 8006a6c:	781b      	ldrb	r3, [r3, #0]
}
 8006a6e:	0018      	movs	r0, r3
 8006a70:	46bd      	mov	sp, r7
 8006a72:	b004      	add	sp, #16
 8006a74:	bd80      	pop	{r7, pc}

08006a76 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a76:	b580      	push	{r7, lr}
 8006a78:	b082      	sub	sp, #8
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	6078      	str	r0, [r7, #4]
 8006a7e:	0008      	movs	r0, r1
 8006a80:	0011      	movs	r1, r2
 8006a82:	1cbb      	adds	r3, r7, #2
 8006a84:	1c02      	adds	r2, r0, #0
 8006a86:	801a      	strh	r2, [r3, #0]
 8006a88:	1c7b      	adds	r3, r7, #1
 8006a8a:	1c0a      	adds	r2, r1, #0
 8006a8c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a8e:	1c7b      	adds	r3, r7, #1
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d004      	beq.n	8006aa0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a96:	1cbb      	adds	r3, r7, #2
 8006a98:	881a      	ldrh	r2, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006a9e:	e003      	b.n	8006aa8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006aa0:	1cbb      	adds	r3, r7, #2
 8006aa2:	881a      	ldrh	r2, [r3, #0]
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006aa8:	46c0      	nop			@ (mov r8, r8)
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	b002      	add	sp, #8
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	0002      	movs	r2, r0
 8006ab8:	1dbb      	adds	r3, r7, #6
 8006aba:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8006abc:	4b10      	ldr	r3, [pc, #64]	@ (8006b00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	1dba      	adds	r2, r7, #6
 8006ac2:	8812      	ldrh	r2, [r2, #0]
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	d008      	beq.n	8006ada <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8006ac8:	4b0d      	ldr	r3, [pc, #52]	@ (8006b00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006aca:	1dba      	adds	r2, r7, #6
 8006acc:	8812      	ldrh	r2, [r2, #0]
 8006ace:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8006ad0:	1dbb      	adds	r3, r7, #6
 8006ad2:	881b      	ldrh	r3, [r3, #0]
 8006ad4:	0018      	movs	r0, r3
 8006ad6:	f000 f815 	bl	8006b04 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8006ada:	4b09      	ldr	r3, [pc, #36]	@ (8006b00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006adc:	691b      	ldr	r3, [r3, #16]
 8006ade:	1dba      	adds	r2, r7, #6
 8006ae0:	8812      	ldrh	r2, [r2, #0]
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	d008      	beq.n	8006af8 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8006ae6:	4b06      	ldr	r3, [pc, #24]	@ (8006b00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006ae8:	1dba      	adds	r2, r7, #6
 8006aea:	8812      	ldrh	r2, [r2, #0]
 8006aec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8006aee:	1dbb      	adds	r3, r7, #6
 8006af0:	881b      	ldrh	r3, [r3, #0]
 8006af2:	0018      	movs	r0, r3
 8006af4:	f7fc fd70 	bl	80035d8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8006af8:	46c0      	nop			@ (mov r8, r8)
 8006afa:	46bd      	mov	sp, r7
 8006afc:	b002      	add	sp, #8
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	40021800 	.word	0x40021800

08006b04 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b082      	sub	sp, #8
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	0002      	movs	r2, r0
 8006b0c:	1dbb      	adds	r3, r7, #6
 8006b0e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8006b10:	46c0      	nop			@ (mov r8, r8)
 8006b12:	46bd      	mov	sp, r7
 8006b14:	b002      	add	sp, #8
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d101      	bne.n	8006b2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	e08f      	b.n	8006c4a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2241      	movs	r2, #65	@ 0x41
 8006b2e:	5c9b      	ldrb	r3, [r3, r2]
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d107      	bne.n	8006b46 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2240      	movs	r2, #64	@ 0x40
 8006b3a:	2100      	movs	r1, #0
 8006b3c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	0018      	movs	r0, r3
 8006b42:	f7fe f80b 	bl	8004b5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2241      	movs	r2, #65	@ 0x41
 8006b4a:	2124      	movs	r1, #36	@ 0x24
 8006b4c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2101      	movs	r1, #1
 8006b5a:	438a      	bics	r2, r1
 8006b5c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	685a      	ldr	r2, [r3, #4]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	493b      	ldr	r1, [pc, #236]	@ (8006c54 <HAL_I2C_Init+0x13c>)
 8006b68:	400a      	ands	r2, r1
 8006b6a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	689a      	ldr	r2, [r3, #8]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4938      	ldr	r1, [pc, #224]	@ (8006c58 <HAL_I2C_Init+0x140>)
 8006b78:	400a      	ands	r2, r1
 8006b7a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	68db      	ldr	r3, [r3, #12]
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d108      	bne.n	8006b96 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	689a      	ldr	r2, [r3, #8]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2180      	movs	r1, #128	@ 0x80
 8006b8e:	0209      	lsls	r1, r1, #8
 8006b90:	430a      	orrs	r2, r1
 8006b92:	609a      	str	r2, [r3, #8]
 8006b94:	e007      	b.n	8006ba6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	689a      	ldr	r2, [r3, #8]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2184      	movs	r1, #132	@ 0x84
 8006ba0:	0209      	lsls	r1, r1, #8
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	68db      	ldr	r3, [r3, #12]
 8006baa:	2b02      	cmp	r3, #2
 8006bac:	d109      	bne.n	8006bc2 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	685a      	ldr	r2, [r3, #4]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2180      	movs	r1, #128	@ 0x80
 8006bba:	0109      	lsls	r1, r1, #4
 8006bbc:	430a      	orrs	r2, r1
 8006bbe:	605a      	str	r2, [r3, #4]
 8006bc0:	e007      	b.n	8006bd2 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	685a      	ldr	r2, [r3, #4]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4923      	ldr	r1, [pc, #140]	@ (8006c5c <HAL_I2C_Init+0x144>)
 8006bce:	400a      	ands	r2, r1
 8006bd0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685a      	ldr	r2, [r3, #4]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4920      	ldr	r1, [pc, #128]	@ (8006c60 <HAL_I2C_Init+0x148>)
 8006bde:	430a      	orrs	r2, r1
 8006be0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	68da      	ldr	r2, [r3, #12]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	491a      	ldr	r1, [pc, #104]	@ (8006c58 <HAL_I2C_Init+0x140>)
 8006bee:	400a      	ands	r2, r1
 8006bf0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	691a      	ldr	r2, [r3, #16]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	695b      	ldr	r3, [r3, #20]
 8006bfa:	431a      	orrs	r2, r3
 8006bfc:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	69d9      	ldr	r1, [r3, #28]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6a1a      	ldr	r2, [r3, #32]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	430a      	orrs	r2, r1
 8006c1a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2101      	movs	r1, #1
 8006c28:	430a      	orrs	r2, r1
 8006c2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2241      	movs	r2, #65	@ 0x41
 8006c36:	2120      	movs	r1, #32
 8006c38:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2242      	movs	r2, #66	@ 0x42
 8006c44:	2100      	movs	r1, #0
 8006c46:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	0018      	movs	r0, r3
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	b002      	add	sp, #8
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	46c0      	nop			@ (mov r8, r8)
 8006c54:	f0ffffff 	.word	0xf0ffffff
 8006c58:	ffff7fff 	.word	0xffff7fff
 8006c5c:	fffff7ff 	.word	0xfffff7ff
 8006c60:	02008000 	.word	0x02008000

08006c64 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006c64:	b590      	push	{r4, r7, lr}
 8006c66:	b089      	sub	sp, #36	@ 0x24
 8006c68:	af02      	add	r7, sp, #8
 8006c6a:	60f8      	str	r0, [r7, #12]
 8006c6c:	0008      	movs	r0, r1
 8006c6e:	607a      	str	r2, [r7, #4]
 8006c70:	0019      	movs	r1, r3
 8006c72:	230a      	movs	r3, #10
 8006c74:	18fb      	adds	r3, r7, r3
 8006c76:	1c02      	adds	r2, r0, #0
 8006c78:	801a      	strh	r2, [r3, #0]
 8006c7a:	2308      	movs	r3, #8
 8006c7c:	18fb      	adds	r3, r7, r3
 8006c7e:	1c0a      	adds	r2, r1, #0
 8006c80:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2241      	movs	r2, #65	@ 0x41
 8006c86:	5c9b      	ldrb	r3, [r3, r2]
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	2b20      	cmp	r3, #32
 8006c8c:	d000      	beq.n	8006c90 <HAL_I2C_Master_Transmit+0x2c>
 8006c8e:	e10a      	b.n	8006ea6 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2240      	movs	r2, #64	@ 0x40
 8006c94:	5c9b      	ldrb	r3, [r3, r2]
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d101      	bne.n	8006c9e <HAL_I2C_Master_Transmit+0x3a>
 8006c9a:	2302      	movs	r3, #2
 8006c9c:	e104      	b.n	8006ea8 <HAL_I2C_Master_Transmit+0x244>
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2240      	movs	r2, #64	@ 0x40
 8006ca2:	2101      	movs	r1, #1
 8006ca4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006ca6:	f7fe fb57 	bl	8005358 <HAL_GetTick>
 8006caa:	0003      	movs	r3, r0
 8006cac:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006cae:	2380      	movs	r3, #128	@ 0x80
 8006cb0:	0219      	lsls	r1, r3, #8
 8006cb2:	68f8      	ldr	r0, [r7, #12]
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	9300      	str	r3, [sp, #0]
 8006cb8:	2319      	movs	r3, #25
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f000 fbbc 	bl	8007438 <I2C_WaitOnFlagUntilTimeout>
 8006cc0:	1e03      	subs	r3, r0, #0
 8006cc2:	d001      	beq.n	8006cc8 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e0ef      	b.n	8006ea8 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2241      	movs	r2, #65	@ 0x41
 8006ccc:	2121      	movs	r1, #33	@ 0x21
 8006cce:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2242      	movs	r2, #66	@ 0x42
 8006cd4:	2110      	movs	r1, #16
 8006cd6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2208      	movs	r2, #8
 8006ce8:	18ba      	adds	r2, r7, r2
 8006cea:	8812      	ldrh	r2, [r2, #0]
 8006cec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	2bff      	cmp	r3, #255	@ 0xff
 8006cfc:	d906      	bls.n	8006d0c <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	22ff      	movs	r2, #255	@ 0xff
 8006d02:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006d04:	2380      	movs	r3, #128	@ 0x80
 8006d06:	045b      	lsls	r3, r3, #17
 8006d08:	617b      	str	r3, [r7, #20]
 8006d0a:	e007      	b.n	8006d1c <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d10:	b29a      	uxth	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006d16:	2380      	movs	r3, #128	@ 0x80
 8006d18:	049b      	lsls	r3, r3, #18
 8006d1a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d027      	beq.n	8006d74 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d28:	781a      	ldrb	r2, [r3, #0]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d34:	1c5a      	adds	r2, r3, #1
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	3b01      	subs	r3, #1
 8006d42:	b29a      	uxth	r2, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	b29a      	uxth	r2, r3
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	b2da      	uxtb	r2, r3
 8006d5e:	697c      	ldr	r4, [r7, #20]
 8006d60:	230a      	movs	r3, #10
 8006d62:	18fb      	adds	r3, r7, r3
 8006d64:	8819      	ldrh	r1, [r3, #0]
 8006d66:	68f8      	ldr	r0, [r7, #12]
 8006d68:	4b51      	ldr	r3, [pc, #324]	@ (8006eb0 <HAL_I2C_Master_Transmit+0x24c>)
 8006d6a:	9300      	str	r3, [sp, #0]
 8006d6c:	0023      	movs	r3, r4
 8006d6e:	f000 fddb 	bl	8007928 <I2C_TransferConfig>
 8006d72:	e06f      	b.n	8006e54 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d78:	b2da      	uxtb	r2, r3
 8006d7a:	697c      	ldr	r4, [r7, #20]
 8006d7c:	230a      	movs	r3, #10
 8006d7e:	18fb      	adds	r3, r7, r3
 8006d80:	8819      	ldrh	r1, [r3, #0]
 8006d82:	68f8      	ldr	r0, [r7, #12]
 8006d84:	4b4a      	ldr	r3, [pc, #296]	@ (8006eb0 <HAL_I2C_Master_Transmit+0x24c>)
 8006d86:	9300      	str	r3, [sp, #0]
 8006d88:	0023      	movs	r3, r4
 8006d8a:	f000 fdcd 	bl	8007928 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006d8e:	e061      	b.n	8006e54 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	0018      	movs	r0, r3
 8006d98:	f000 fba6 	bl	80074e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8006d9c:	1e03      	subs	r3, r0, #0
 8006d9e:	d001      	beq.n	8006da4 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e081      	b.n	8006ea8 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da8:	781a      	ldrb	r2, [r3, #0]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db4:	1c5a      	adds	r2, r3, #1
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	3b01      	subs	r3, #1
 8006dc2:	b29a      	uxth	r2, r3
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dcc:	3b01      	subs	r3, #1
 8006dce:	b29a      	uxth	r2, r3
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d03a      	beq.n	8006e54 <HAL_I2C_Master_Transmit+0x1f0>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d136      	bne.n	8006e54 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006de6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006de8:	68f8      	ldr	r0, [r7, #12]
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	9300      	str	r3, [sp, #0]
 8006dee:	0013      	movs	r3, r2
 8006df0:	2200      	movs	r2, #0
 8006df2:	2180      	movs	r1, #128	@ 0x80
 8006df4:	f000 fb20 	bl	8007438 <I2C_WaitOnFlagUntilTimeout>
 8006df8:	1e03      	subs	r3, r0, #0
 8006dfa:	d001      	beq.n	8006e00 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e053      	b.n	8006ea8 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	2bff      	cmp	r3, #255	@ 0xff
 8006e08:	d911      	bls.n	8006e2e <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	22ff      	movs	r2, #255	@ 0xff
 8006e0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e14:	b2da      	uxtb	r2, r3
 8006e16:	2380      	movs	r3, #128	@ 0x80
 8006e18:	045c      	lsls	r4, r3, #17
 8006e1a:	230a      	movs	r3, #10
 8006e1c:	18fb      	adds	r3, r7, r3
 8006e1e:	8819      	ldrh	r1, [r3, #0]
 8006e20:	68f8      	ldr	r0, [r7, #12]
 8006e22:	2300      	movs	r3, #0
 8006e24:	9300      	str	r3, [sp, #0]
 8006e26:	0023      	movs	r3, r4
 8006e28:	f000 fd7e 	bl	8007928 <I2C_TransferConfig>
 8006e2c:	e012      	b.n	8006e54 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e3c:	b2da      	uxtb	r2, r3
 8006e3e:	2380      	movs	r3, #128	@ 0x80
 8006e40:	049c      	lsls	r4, r3, #18
 8006e42:	230a      	movs	r3, #10
 8006e44:	18fb      	adds	r3, r7, r3
 8006e46:	8819      	ldrh	r1, [r3, #0]
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	9300      	str	r3, [sp, #0]
 8006e4e:	0023      	movs	r3, r4
 8006e50:	f000 fd6a 	bl	8007928 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d198      	bne.n	8006d90 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e5e:	693a      	ldr	r2, [r7, #16]
 8006e60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	0018      	movs	r0, r3
 8006e66:	f000 fb85 	bl	8007574 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006e6a:	1e03      	subs	r3, r0, #0
 8006e6c:	d001      	beq.n	8006e72 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e01a      	b.n	8006ea8 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2220      	movs	r2, #32
 8006e78:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	685a      	ldr	r2, [r3, #4]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	490b      	ldr	r1, [pc, #44]	@ (8006eb4 <HAL_I2C_Master_Transmit+0x250>)
 8006e86:	400a      	ands	r2, r1
 8006e88:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2241      	movs	r2, #65	@ 0x41
 8006e8e:	2120      	movs	r1, #32
 8006e90:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2242      	movs	r2, #66	@ 0x42
 8006e96:	2100      	movs	r1, #0
 8006e98:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2240      	movs	r2, #64	@ 0x40
 8006e9e:	2100      	movs	r1, #0
 8006ea0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	e000      	b.n	8006ea8 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8006ea6:	2302      	movs	r3, #2
  }
}
 8006ea8:	0018      	movs	r0, r3
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	b007      	add	sp, #28
 8006eae:	bd90      	pop	{r4, r7, pc}
 8006eb0:	80002000 	.word	0x80002000
 8006eb4:	fe00e800 	.word	0xfe00e800

08006eb8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006eb8:	b590      	push	{r4, r7, lr}
 8006eba:	b089      	sub	sp, #36	@ 0x24
 8006ebc:	af02      	add	r7, sp, #8
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	0008      	movs	r0, r1
 8006ec2:	607a      	str	r2, [r7, #4]
 8006ec4:	0019      	movs	r1, r3
 8006ec6:	230a      	movs	r3, #10
 8006ec8:	18fb      	adds	r3, r7, r3
 8006eca:	1c02      	adds	r2, r0, #0
 8006ecc:	801a      	strh	r2, [r3, #0]
 8006ece:	2308      	movs	r3, #8
 8006ed0:	18fb      	adds	r3, r7, r3
 8006ed2:	1c0a      	adds	r2, r1, #0
 8006ed4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2241      	movs	r2, #65	@ 0x41
 8006eda:	5c9b      	ldrb	r3, [r3, r2]
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	2b20      	cmp	r3, #32
 8006ee0:	d000      	beq.n	8006ee4 <HAL_I2C_Master_Receive+0x2c>
 8006ee2:	e0e8      	b.n	80070b6 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2240      	movs	r2, #64	@ 0x40
 8006ee8:	5c9b      	ldrb	r3, [r3, r2]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d101      	bne.n	8006ef2 <HAL_I2C_Master_Receive+0x3a>
 8006eee:	2302      	movs	r3, #2
 8006ef0:	e0e2      	b.n	80070b8 <HAL_I2C_Master_Receive+0x200>
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2240      	movs	r2, #64	@ 0x40
 8006ef6:	2101      	movs	r1, #1
 8006ef8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006efa:	f7fe fa2d 	bl	8005358 <HAL_GetTick>
 8006efe:	0003      	movs	r3, r0
 8006f00:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006f02:	2380      	movs	r3, #128	@ 0x80
 8006f04:	0219      	lsls	r1, r3, #8
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	9300      	str	r3, [sp, #0]
 8006f0c:	2319      	movs	r3, #25
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f000 fa92 	bl	8007438 <I2C_WaitOnFlagUntilTimeout>
 8006f14:	1e03      	subs	r3, r0, #0
 8006f16:	d001      	beq.n	8006f1c <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e0cd      	b.n	80070b8 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2241      	movs	r2, #65	@ 0x41
 8006f20:	2122      	movs	r1, #34	@ 0x22
 8006f22:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2242      	movs	r2, #66	@ 0x42
 8006f28:	2110      	movs	r1, #16
 8006f2a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2208      	movs	r2, #8
 8006f3c:	18ba      	adds	r2, r7, r2
 8006f3e:	8812      	ldrh	r2, [r2, #0]
 8006f40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2200      	movs	r2, #0
 8006f46:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	2bff      	cmp	r3, #255	@ 0xff
 8006f50:	d911      	bls.n	8006f76 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	22ff      	movs	r2, #255	@ 0xff
 8006f56:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f5c:	b2da      	uxtb	r2, r3
 8006f5e:	2380      	movs	r3, #128	@ 0x80
 8006f60:	045c      	lsls	r4, r3, #17
 8006f62:	230a      	movs	r3, #10
 8006f64:	18fb      	adds	r3, r7, r3
 8006f66:	8819      	ldrh	r1, [r3, #0]
 8006f68:	68f8      	ldr	r0, [r7, #12]
 8006f6a:	4b55      	ldr	r3, [pc, #340]	@ (80070c0 <HAL_I2C_Master_Receive+0x208>)
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	0023      	movs	r3, r4
 8006f70:	f000 fcda 	bl	8007928 <I2C_TransferConfig>
 8006f74:	e076      	b.n	8007064 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f7a:	b29a      	uxth	r2, r3
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f84:	b2da      	uxtb	r2, r3
 8006f86:	2380      	movs	r3, #128	@ 0x80
 8006f88:	049c      	lsls	r4, r3, #18
 8006f8a:	230a      	movs	r3, #10
 8006f8c:	18fb      	adds	r3, r7, r3
 8006f8e:	8819      	ldrh	r1, [r3, #0]
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	4b4b      	ldr	r3, [pc, #300]	@ (80070c0 <HAL_I2C_Master_Receive+0x208>)
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	0023      	movs	r3, r4
 8006f98:	f000 fcc6 	bl	8007928 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006f9c:	e062      	b.n	8007064 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	0018      	movs	r0, r3
 8006fa6:	f000 fb29 	bl	80075fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8006faa:	1e03      	subs	r3, r0, #0
 8006fac:	d001      	beq.n	8006fb2 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e082      	b.n	80070b8 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fbc:	b2d2      	uxtb	r2, r2
 8006fbe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc4:	1c5a      	adds	r2, r3, #1
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fce:	3b01      	subs	r3, #1
 8006fd0:	b29a      	uxth	r2, r3
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	3b01      	subs	r3, #1
 8006fde:	b29a      	uxth	r2, r3
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d03a      	beq.n	8007064 <HAL_I2C_Master_Receive+0x1ac>
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d136      	bne.n	8007064 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006ff6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ff8:	68f8      	ldr	r0, [r7, #12]
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	9300      	str	r3, [sp, #0]
 8006ffe:	0013      	movs	r3, r2
 8007000:	2200      	movs	r2, #0
 8007002:	2180      	movs	r1, #128	@ 0x80
 8007004:	f000 fa18 	bl	8007438 <I2C_WaitOnFlagUntilTimeout>
 8007008:	1e03      	subs	r3, r0, #0
 800700a:	d001      	beq.n	8007010 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	e053      	b.n	80070b8 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007014:	b29b      	uxth	r3, r3
 8007016:	2bff      	cmp	r3, #255	@ 0xff
 8007018:	d911      	bls.n	800703e <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	22ff      	movs	r2, #255	@ 0xff
 800701e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007024:	b2da      	uxtb	r2, r3
 8007026:	2380      	movs	r3, #128	@ 0x80
 8007028:	045c      	lsls	r4, r3, #17
 800702a:	230a      	movs	r3, #10
 800702c:	18fb      	adds	r3, r7, r3
 800702e:	8819      	ldrh	r1, [r3, #0]
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	2300      	movs	r3, #0
 8007034:	9300      	str	r3, [sp, #0]
 8007036:	0023      	movs	r3, r4
 8007038:	f000 fc76 	bl	8007928 <I2C_TransferConfig>
 800703c:	e012      	b.n	8007064 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007042:	b29a      	uxth	r2, r3
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800704c:	b2da      	uxtb	r2, r3
 800704e:	2380      	movs	r3, #128	@ 0x80
 8007050:	049c      	lsls	r4, r3, #18
 8007052:	230a      	movs	r3, #10
 8007054:	18fb      	adds	r3, r7, r3
 8007056:	8819      	ldrh	r1, [r3, #0]
 8007058:	68f8      	ldr	r0, [r7, #12]
 800705a:	2300      	movs	r3, #0
 800705c:	9300      	str	r3, [sp, #0]
 800705e:	0023      	movs	r3, r4
 8007060:	f000 fc62 	bl	8007928 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007068:	b29b      	uxth	r3, r3
 800706a:	2b00      	cmp	r3, #0
 800706c:	d197      	bne.n	8006f9e <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800706e:	697a      	ldr	r2, [r7, #20]
 8007070:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	0018      	movs	r0, r3
 8007076:	f000 fa7d 	bl	8007574 <I2C_WaitOnSTOPFlagUntilTimeout>
 800707a:	1e03      	subs	r3, r0, #0
 800707c:	d001      	beq.n	8007082 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e01a      	b.n	80070b8 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2220      	movs	r2, #32
 8007088:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	685a      	ldr	r2, [r3, #4]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	490b      	ldr	r1, [pc, #44]	@ (80070c4 <HAL_I2C_Master_Receive+0x20c>)
 8007096:	400a      	ands	r2, r1
 8007098:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2241      	movs	r2, #65	@ 0x41
 800709e:	2120      	movs	r1, #32
 80070a0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2242      	movs	r2, #66	@ 0x42
 80070a6:	2100      	movs	r1, #0
 80070a8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2240      	movs	r2, #64	@ 0x40
 80070ae:	2100      	movs	r1, #0
 80070b0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80070b2:	2300      	movs	r3, #0
 80070b4:	e000      	b.n	80070b8 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80070b6:	2302      	movs	r3, #2
  }
}
 80070b8:	0018      	movs	r0, r3
 80070ba:	46bd      	mov	sp, r7
 80070bc:	b007      	add	sp, #28
 80070be:	bd90      	pop	{r4, r7, pc}
 80070c0:	80002400 	.word	0x80002400
 80070c4:	fe00e800 	.word	0xfe00e800

080070c8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070c8:	b590      	push	{r4, r7, lr}
 80070ca:	b089      	sub	sp, #36	@ 0x24
 80070cc:	af02      	add	r7, sp, #8
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	000c      	movs	r4, r1
 80070d2:	0010      	movs	r0, r2
 80070d4:	0019      	movs	r1, r3
 80070d6:	230a      	movs	r3, #10
 80070d8:	18fb      	adds	r3, r7, r3
 80070da:	1c22      	adds	r2, r4, #0
 80070dc:	801a      	strh	r2, [r3, #0]
 80070de:	2308      	movs	r3, #8
 80070e0:	18fb      	adds	r3, r7, r3
 80070e2:	1c02      	adds	r2, r0, #0
 80070e4:	801a      	strh	r2, [r3, #0]
 80070e6:	1dbb      	adds	r3, r7, #6
 80070e8:	1c0a      	adds	r2, r1, #0
 80070ea:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2241      	movs	r2, #65	@ 0x41
 80070f0:	5c9b      	ldrb	r3, [r3, r2]
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	2b20      	cmp	r3, #32
 80070f6:	d000      	beq.n	80070fa <HAL_I2C_Mem_Read+0x32>
 80070f8:	e110      	b.n	800731c <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80070fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d004      	beq.n	800710a <HAL_I2C_Mem_Read+0x42>
 8007100:	232c      	movs	r3, #44	@ 0x2c
 8007102:	18fb      	adds	r3, r7, r3
 8007104:	881b      	ldrh	r3, [r3, #0]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d105      	bne.n	8007116 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2280      	movs	r2, #128	@ 0x80
 800710e:	0092      	lsls	r2, r2, #2
 8007110:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007112:	2301      	movs	r3, #1
 8007114:	e103      	b.n	800731e <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2240      	movs	r2, #64	@ 0x40
 800711a:	5c9b      	ldrb	r3, [r3, r2]
 800711c:	2b01      	cmp	r3, #1
 800711e:	d101      	bne.n	8007124 <HAL_I2C_Mem_Read+0x5c>
 8007120:	2302      	movs	r3, #2
 8007122:	e0fc      	b.n	800731e <HAL_I2C_Mem_Read+0x256>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2240      	movs	r2, #64	@ 0x40
 8007128:	2101      	movs	r1, #1
 800712a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800712c:	f7fe f914 	bl	8005358 <HAL_GetTick>
 8007130:	0003      	movs	r3, r0
 8007132:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007134:	2380      	movs	r3, #128	@ 0x80
 8007136:	0219      	lsls	r1, r3, #8
 8007138:	68f8      	ldr	r0, [r7, #12]
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	9300      	str	r3, [sp, #0]
 800713e:	2319      	movs	r3, #25
 8007140:	2201      	movs	r2, #1
 8007142:	f000 f979 	bl	8007438 <I2C_WaitOnFlagUntilTimeout>
 8007146:	1e03      	subs	r3, r0, #0
 8007148:	d001      	beq.n	800714e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	e0e7      	b.n	800731e <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2241      	movs	r2, #65	@ 0x41
 8007152:	2122      	movs	r1, #34	@ 0x22
 8007154:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2242      	movs	r2, #66	@ 0x42
 800715a:	2140      	movs	r1, #64	@ 0x40
 800715c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007168:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	222c      	movs	r2, #44	@ 0x2c
 800716e:	18ba      	adds	r2, r7, r2
 8007170:	8812      	ldrh	r2, [r2, #0]
 8007172:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2200      	movs	r2, #0
 8007178:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800717a:	1dbb      	adds	r3, r7, #6
 800717c:	881c      	ldrh	r4, [r3, #0]
 800717e:	2308      	movs	r3, #8
 8007180:	18fb      	adds	r3, r7, r3
 8007182:	881a      	ldrh	r2, [r3, #0]
 8007184:	230a      	movs	r3, #10
 8007186:	18fb      	adds	r3, r7, r3
 8007188:	8819      	ldrh	r1, [r3, #0]
 800718a:	68f8      	ldr	r0, [r7, #12]
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	9301      	str	r3, [sp, #4]
 8007190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007192:	9300      	str	r3, [sp, #0]
 8007194:	0023      	movs	r3, r4
 8007196:	f000 f8cb 	bl	8007330 <I2C_RequestMemoryRead>
 800719a:	1e03      	subs	r3, r0, #0
 800719c:	d005      	beq.n	80071aa <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2240      	movs	r2, #64	@ 0x40
 80071a2:	2100      	movs	r1, #0
 80071a4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e0b9      	b.n	800731e <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	2bff      	cmp	r3, #255	@ 0xff
 80071b2:	d911      	bls.n	80071d8 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	22ff      	movs	r2, #255	@ 0xff
 80071b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071be:	b2da      	uxtb	r2, r3
 80071c0:	2380      	movs	r3, #128	@ 0x80
 80071c2:	045c      	lsls	r4, r3, #17
 80071c4:	230a      	movs	r3, #10
 80071c6:	18fb      	adds	r3, r7, r3
 80071c8:	8819      	ldrh	r1, [r3, #0]
 80071ca:	68f8      	ldr	r0, [r7, #12]
 80071cc:	4b56      	ldr	r3, [pc, #344]	@ (8007328 <HAL_I2C_Mem_Read+0x260>)
 80071ce:	9300      	str	r3, [sp, #0]
 80071d0:	0023      	movs	r3, r4
 80071d2:	f000 fba9 	bl	8007928 <I2C_TransferConfig>
 80071d6:	e012      	b.n	80071fe <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071dc:	b29a      	uxth	r2, r3
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071e6:	b2da      	uxtb	r2, r3
 80071e8:	2380      	movs	r3, #128	@ 0x80
 80071ea:	049c      	lsls	r4, r3, #18
 80071ec:	230a      	movs	r3, #10
 80071ee:	18fb      	adds	r3, r7, r3
 80071f0:	8819      	ldrh	r1, [r3, #0]
 80071f2:	68f8      	ldr	r0, [r7, #12]
 80071f4:	4b4c      	ldr	r3, [pc, #304]	@ (8007328 <HAL_I2C_Mem_Read+0x260>)
 80071f6:	9300      	str	r3, [sp, #0]
 80071f8:	0023      	movs	r3, r4
 80071fa:	f000 fb95 	bl	8007928 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80071fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007200:	68f8      	ldr	r0, [r7, #12]
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	0013      	movs	r3, r2
 8007208:	2200      	movs	r2, #0
 800720a:	2104      	movs	r1, #4
 800720c:	f000 f914 	bl	8007438 <I2C_WaitOnFlagUntilTimeout>
 8007210:	1e03      	subs	r3, r0, #0
 8007212:	d001      	beq.n	8007218 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	e082      	b.n	800731e <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007222:	b2d2      	uxtb	r2, r2
 8007224:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800722a:	1c5a      	adds	r2, r3, #1
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007234:	3b01      	subs	r3, #1
 8007236:	b29a      	uxth	r2, r3
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007240:	b29b      	uxth	r3, r3
 8007242:	3b01      	subs	r3, #1
 8007244:	b29a      	uxth	r2, r3
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800724e:	b29b      	uxth	r3, r3
 8007250:	2b00      	cmp	r3, #0
 8007252:	d03a      	beq.n	80072ca <HAL_I2C_Mem_Read+0x202>
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007258:	2b00      	cmp	r3, #0
 800725a:	d136      	bne.n	80072ca <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800725c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	0013      	movs	r3, r2
 8007266:	2200      	movs	r2, #0
 8007268:	2180      	movs	r1, #128	@ 0x80
 800726a:	f000 f8e5 	bl	8007438 <I2C_WaitOnFlagUntilTimeout>
 800726e:	1e03      	subs	r3, r0, #0
 8007270:	d001      	beq.n	8007276 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	e053      	b.n	800731e <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800727a:	b29b      	uxth	r3, r3
 800727c:	2bff      	cmp	r3, #255	@ 0xff
 800727e:	d911      	bls.n	80072a4 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	22ff      	movs	r2, #255	@ 0xff
 8007284:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800728a:	b2da      	uxtb	r2, r3
 800728c:	2380      	movs	r3, #128	@ 0x80
 800728e:	045c      	lsls	r4, r3, #17
 8007290:	230a      	movs	r3, #10
 8007292:	18fb      	adds	r3, r7, r3
 8007294:	8819      	ldrh	r1, [r3, #0]
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	2300      	movs	r3, #0
 800729a:	9300      	str	r3, [sp, #0]
 800729c:	0023      	movs	r3, r4
 800729e:	f000 fb43 	bl	8007928 <I2C_TransferConfig>
 80072a2:	e012      	b.n	80072ca <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072a8:	b29a      	uxth	r2, r3
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072b2:	b2da      	uxtb	r2, r3
 80072b4:	2380      	movs	r3, #128	@ 0x80
 80072b6:	049c      	lsls	r4, r3, #18
 80072b8:	230a      	movs	r3, #10
 80072ba:	18fb      	adds	r3, r7, r3
 80072bc:	8819      	ldrh	r1, [r3, #0]
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	2300      	movs	r3, #0
 80072c2:	9300      	str	r3, [sp, #0]
 80072c4:	0023      	movs	r3, r4
 80072c6:	f000 fb2f 	bl	8007928 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d194      	bne.n	80071fe <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072d4:	697a      	ldr	r2, [r7, #20]
 80072d6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	0018      	movs	r0, r3
 80072dc:	f000 f94a 	bl	8007574 <I2C_WaitOnSTOPFlagUntilTimeout>
 80072e0:	1e03      	subs	r3, r0, #0
 80072e2:	d001      	beq.n	80072e8 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	e01a      	b.n	800731e <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2220      	movs	r2, #32
 80072ee:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	685a      	ldr	r2, [r3, #4]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	490c      	ldr	r1, [pc, #48]	@ (800732c <HAL_I2C_Mem_Read+0x264>)
 80072fc:	400a      	ands	r2, r1
 80072fe:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2241      	movs	r2, #65	@ 0x41
 8007304:	2120      	movs	r1, #32
 8007306:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2242      	movs	r2, #66	@ 0x42
 800730c:	2100      	movs	r1, #0
 800730e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2240      	movs	r2, #64	@ 0x40
 8007314:	2100      	movs	r1, #0
 8007316:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007318:	2300      	movs	r3, #0
 800731a:	e000      	b.n	800731e <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 800731c:	2302      	movs	r3, #2
  }
}
 800731e:	0018      	movs	r0, r3
 8007320:	46bd      	mov	sp, r7
 8007322:	b007      	add	sp, #28
 8007324:	bd90      	pop	{r4, r7, pc}
 8007326:	46c0      	nop			@ (mov r8, r8)
 8007328:	80002400 	.word	0x80002400
 800732c:	fe00e800 	.word	0xfe00e800

08007330 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007330:	b5b0      	push	{r4, r5, r7, lr}
 8007332:	b086      	sub	sp, #24
 8007334:	af02      	add	r7, sp, #8
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	000c      	movs	r4, r1
 800733a:	0010      	movs	r0, r2
 800733c:	0019      	movs	r1, r3
 800733e:	250a      	movs	r5, #10
 8007340:	197b      	adds	r3, r7, r5
 8007342:	1c22      	adds	r2, r4, #0
 8007344:	801a      	strh	r2, [r3, #0]
 8007346:	2308      	movs	r3, #8
 8007348:	18fb      	adds	r3, r7, r3
 800734a:	1c02      	adds	r2, r0, #0
 800734c:	801a      	strh	r2, [r3, #0]
 800734e:	1dbb      	adds	r3, r7, #6
 8007350:	1c0a      	adds	r2, r1, #0
 8007352:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007354:	1dbb      	adds	r3, r7, #6
 8007356:	881b      	ldrh	r3, [r3, #0]
 8007358:	b2da      	uxtb	r2, r3
 800735a:	197b      	adds	r3, r7, r5
 800735c:	8819      	ldrh	r1, [r3, #0]
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	4b23      	ldr	r3, [pc, #140]	@ (80073f0 <I2C_RequestMemoryRead+0xc0>)
 8007362:	9300      	str	r3, [sp, #0]
 8007364:	2300      	movs	r3, #0
 8007366:	f000 fadf 	bl	8007928 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800736a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800736c:	6a39      	ldr	r1, [r7, #32]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	0018      	movs	r0, r3
 8007372:	f000 f8b9 	bl	80074e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8007376:	1e03      	subs	r3, r0, #0
 8007378:	d001      	beq.n	800737e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800737a:	2301      	movs	r3, #1
 800737c:	e033      	b.n	80073e6 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800737e:	1dbb      	adds	r3, r7, #6
 8007380:	881b      	ldrh	r3, [r3, #0]
 8007382:	2b01      	cmp	r3, #1
 8007384:	d107      	bne.n	8007396 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007386:	2308      	movs	r3, #8
 8007388:	18fb      	adds	r3, r7, r3
 800738a:	881b      	ldrh	r3, [r3, #0]
 800738c:	b2da      	uxtb	r2, r3
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	629a      	str	r2, [r3, #40]	@ 0x28
 8007394:	e019      	b.n	80073ca <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007396:	2308      	movs	r3, #8
 8007398:	18fb      	adds	r3, r7, r3
 800739a:	881b      	ldrh	r3, [r3, #0]
 800739c:	0a1b      	lsrs	r3, r3, #8
 800739e:	b29b      	uxth	r3, r3
 80073a0:	b2da      	uxtb	r2, r3
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073aa:	6a39      	ldr	r1, [r7, #32]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	0018      	movs	r0, r3
 80073b0:	f000 f89a 	bl	80074e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80073b4:	1e03      	subs	r3, r0, #0
 80073b6:	d001      	beq.n	80073bc <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	e014      	b.n	80073e6 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80073bc:	2308      	movs	r3, #8
 80073be:	18fb      	adds	r3, r7, r3
 80073c0:	881b      	ldrh	r3, [r3, #0]
 80073c2:	b2da      	uxtb	r2, r3
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80073ca:	6a3a      	ldr	r2, [r7, #32]
 80073cc:	68f8      	ldr	r0, [r7, #12]
 80073ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d0:	9300      	str	r3, [sp, #0]
 80073d2:	0013      	movs	r3, r2
 80073d4:	2200      	movs	r2, #0
 80073d6:	2140      	movs	r1, #64	@ 0x40
 80073d8:	f000 f82e 	bl	8007438 <I2C_WaitOnFlagUntilTimeout>
 80073dc:	1e03      	subs	r3, r0, #0
 80073de:	d001      	beq.n	80073e4 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80073e0:	2301      	movs	r3, #1
 80073e2:	e000      	b.n	80073e6 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80073e4:	2300      	movs	r3, #0
}
 80073e6:	0018      	movs	r0, r3
 80073e8:	46bd      	mov	sp, r7
 80073ea:	b004      	add	sp, #16
 80073ec:	bdb0      	pop	{r4, r5, r7, pc}
 80073ee:	46c0      	nop			@ (mov r8, r8)
 80073f0:	80002000 	.word	0x80002000

080073f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b082      	sub	sp, #8
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	699b      	ldr	r3, [r3, #24]
 8007402:	2202      	movs	r2, #2
 8007404:	4013      	ands	r3, r2
 8007406:	2b02      	cmp	r3, #2
 8007408:	d103      	bne.n	8007412 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	2200      	movs	r2, #0
 8007410:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	699b      	ldr	r3, [r3, #24]
 8007418:	2201      	movs	r2, #1
 800741a:	4013      	ands	r3, r2
 800741c:	2b01      	cmp	r3, #1
 800741e:	d007      	beq.n	8007430 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	699a      	ldr	r2, [r3, #24]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	2101      	movs	r1, #1
 800742c:	430a      	orrs	r2, r1
 800742e:	619a      	str	r2, [r3, #24]
  }
}
 8007430:	46c0      	nop			@ (mov r8, r8)
 8007432:	46bd      	mov	sp, r7
 8007434:	b002      	add	sp, #8
 8007436:	bd80      	pop	{r7, pc}

08007438 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	603b      	str	r3, [r7, #0]
 8007444:	1dfb      	adds	r3, r7, #7
 8007446:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007448:	e03a      	b.n	80074c0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800744a:	69ba      	ldr	r2, [r7, #24]
 800744c:	6839      	ldr	r1, [r7, #0]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	0018      	movs	r0, r3
 8007452:	f000 f971 	bl	8007738 <I2C_IsErrorOccurred>
 8007456:	1e03      	subs	r3, r0, #0
 8007458:	d001      	beq.n	800745e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	e040      	b.n	80074e0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	3301      	adds	r3, #1
 8007462:	d02d      	beq.n	80074c0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007464:	f7fd ff78 	bl	8005358 <HAL_GetTick>
 8007468:	0002      	movs	r2, r0
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	683a      	ldr	r2, [r7, #0]
 8007470:	429a      	cmp	r2, r3
 8007472:	d302      	bcc.n	800747a <I2C_WaitOnFlagUntilTimeout+0x42>
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d122      	bne.n	80074c0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	699b      	ldr	r3, [r3, #24]
 8007480:	68ba      	ldr	r2, [r7, #8]
 8007482:	4013      	ands	r3, r2
 8007484:	68ba      	ldr	r2, [r7, #8]
 8007486:	1ad3      	subs	r3, r2, r3
 8007488:	425a      	negs	r2, r3
 800748a:	4153      	adcs	r3, r2
 800748c:	b2db      	uxtb	r3, r3
 800748e:	001a      	movs	r2, r3
 8007490:	1dfb      	adds	r3, r7, #7
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	429a      	cmp	r2, r3
 8007496:	d113      	bne.n	80074c0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800749c:	2220      	movs	r2, #32
 800749e:	431a      	orrs	r2, r3
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2241      	movs	r2, #65	@ 0x41
 80074a8:	2120      	movs	r1, #32
 80074aa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2242      	movs	r2, #66	@ 0x42
 80074b0:	2100      	movs	r1, #0
 80074b2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2240      	movs	r2, #64	@ 0x40
 80074b8:	2100      	movs	r1, #0
 80074ba:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	e00f      	b.n	80074e0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	699b      	ldr	r3, [r3, #24]
 80074c6:	68ba      	ldr	r2, [r7, #8]
 80074c8:	4013      	ands	r3, r2
 80074ca:	68ba      	ldr	r2, [r7, #8]
 80074cc:	1ad3      	subs	r3, r2, r3
 80074ce:	425a      	negs	r2, r3
 80074d0:	4153      	adcs	r3, r2
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	001a      	movs	r2, r3
 80074d6:	1dfb      	adds	r3, r7, #7
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	429a      	cmp	r2, r3
 80074dc:	d0b5      	beq.n	800744a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	0018      	movs	r0, r3
 80074e2:	46bd      	mov	sp, r7
 80074e4:	b004      	add	sp, #16
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	60f8      	str	r0, [r7, #12]
 80074f0:	60b9      	str	r1, [r7, #8]
 80074f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80074f4:	e032      	b.n	800755c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	68b9      	ldr	r1, [r7, #8]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	0018      	movs	r0, r3
 80074fe:	f000 f91b 	bl	8007738 <I2C_IsErrorOccurred>
 8007502:	1e03      	subs	r3, r0, #0
 8007504:	d001      	beq.n	800750a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e030      	b.n	800756c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	3301      	adds	r3, #1
 800750e:	d025      	beq.n	800755c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007510:	f7fd ff22 	bl	8005358 <HAL_GetTick>
 8007514:	0002      	movs	r2, r0
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	68ba      	ldr	r2, [r7, #8]
 800751c:	429a      	cmp	r2, r3
 800751e:	d302      	bcc.n	8007526 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d11a      	bne.n	800755c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	699b      	ldr	r3, [r3, #24]
 800752c:	2202      	movs	r2, #2
 800752e:	4013      	ands	r3, r2
 8007530:	2b02      	cmp	r3, #2
 8007532:	d013      	beq.n	800755c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007538:	2220      	movs	r2, #32
 800753a:	431a      	orrs	r2, r3
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2241      	movs	r2, #65	@ 0x41
 8007544:	2120      	movs	r1, #32
 8007546:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2242      	movs	r2, #66	@ 0x42
 800754c:	2100      	movs	r1, #0
 800754e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2240      	movs	r2, #64	@ 0x40
 8007554:	2100      	movs	r1, #0
 8007556:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	e007      	b.n	800756c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	2202      	movs	r2, #2
 8007564:	4013      	ands	r3, r2
 8007566:	2b02      	cmp	r3, #2
 8007568:	d1c5      	bne.n	80074f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800756a:	2300      	movs	r3, #0
}
 800756c:	0018      	movs	r0, r3
 800756e:	46bd      	mov	sp, r7
 8007570:	b004      	add	sp, #16
 8007572:	bd80      	pop	{r7, pc}

08007574 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b084      	sub	sp, #16
 8007578:	af00      	add	r7, sp, #0
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007580:	e02f      	b.n	80075e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	68b9      	ldr	r1, [r7, #8]
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	0018      	movs	r0, r3
 800758a:	f000 f8d5 	bl	8007738 <I2C_IsErrorOccurred>
 800758e:	1e03      	subs	r3, r0, #0
 8007590:	d001      	beq.n	8007596 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e02d      	b.n	80075f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007596:	f7fd fedf 	bl	8005358 <HAL_GetTick>
 800759a:	0002      	movs	r2, r0
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	1ad3      	subs	r3, r2, r3
 80075a0:	68ba      	ldr	r2, [r7, #8]
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d302      	bcc.n	80075ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d11a      	bne.n	80075e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	699b      	ldr	r3, [r3, #24]
 80075b2:	2220      	movs	r2, #32
 80075b4:	4013      	ands	r3, r2
 80075b6:	2b20      	cmp	r3, #32
 80075b8:	d013      	beq.n	80075e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075be:	2220      	movs	r2, #32
 80075c0:	431a      	orrs	r2, r3
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2241      	movs	r2, #65	@ 0x41
 80075ca:	2120      	movs	r1, #32
 80075cc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2242      	movs	r2, #66	@ 0x42
 80075d2:	2100      	movs	r1, #0
 80075d4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2240      	movs	r2, #64	@ 0x40
 80075da:	2100      	movs	r1, #0
 80075dc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e007      	b.n	80075f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	699b      	ldr	r3, [r3, #24]
 80075e8:	2220      	movs	r2, #32
 80075ea:	4013      	ands	r3, r2
 80075ec:	2b20      	cmp	r3, #32
 80075ee:	d1c8      	bne.n	8007582 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	0018      	movs	r0, r3
 80075f4:	46bd      	mov	sp, r7
 80075f6:	b004      	add	sp, #16
 80075f8:	bd80      	pop	{r7, pc}
	...

080075fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b086      	sub	sp, #24
 8007600:	af00      	add	r7, sp, #0
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007608:	2317      	movs	r3, #23
 800760a:	18fb      	adds	r3, r7, r3
 800760c:	2200      	movs	r2, #0
 800760e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007610:	e07b      	b.n	800770a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	68b9      	ldr	r1, [r7, #8]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	0018      	movs	r0, r3
 800761a:	f000 f88d 	bl	8007738 <I2C_IsErrorOccurred>
 800761e:	1e03      	subs	r3, r0, #0
 8007620:	d003      	beq.n	800762a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8007622:	2317      	movs	r3, #23
 8007624:	18fb      	adds	r3, r7, r3
 8007626:	2201      	movs	r2, #1
 8007628:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	2220      	movs	r2, #32
 8007632:	4013      	ands	r3, r2
 8007634:	2b20      	cmp	r3, #32
 8007636:	d140      	bne.n	80076ba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8007638:	2117      	movs	r1, #23
 800763a:	187b      	adds	r3, r7, r1
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d13b      	bne.n	80076ba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	699b      	ldr	r3, [r3, #24]
 8007648:	2204      	movs	r2, #4
 800764a:	4013      	ands	r3, r2
 800764c:	2b04      	cmp	r3, #4
 800764e:	d106      	bne.n	800765e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007654:	2b00      	cmp	r3, #0
 8007656:	d002      	beq.n	800765e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8007658:	187b      	adds	r3, r7, r1
 800765a:	2200      	movs	r2, #0
 800765c:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	699b      	ldr	r3, [r3, #24]
 8007664:	2210      	movs	r2, #16
 8007666:	4013      	ands	r3, r2
 8007668:	2b10      	cmp	r3, #16
 800766a:	d123      	bne.n	80076b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	2210      	movs	r2, #16
 8007672:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2204      	movs	r2, #4
 8007678:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	2220      	movs	r2, #32
 8007680:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	685a      	ldr	r2, [r3, #4]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4929      	ldr	r1, [pc, #164]	@ (8007734 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 800768e:	400a      	ands	r2, r1
 8007690:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2241      	movs	r2, #65	@ 0x41
 8007696:	2120      	movs	r1, #32
 8007698:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	2242      	movs	r2, #66	@ 0x42
 800769e:	2100      	movs	r1, #0
 80076a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2240      	movs	r2, #64	@ 0x40
 80076a6:	2100      	movs	r1, #0
 80076a8:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80076aa:	2317      	movs	r3, #23
 80076ac:	18fb      	adds	r3, r7, r3
 80076ae:	2201      	movs	r2, #1
 80076b0:	701a      	strb	r2, [r3, #0]
 80076b2:	e002      	b.n	80076ba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2200      	movs	r2, #0
 80076b8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80076ba:	f7fd fe4d 	bl	8005358 <HAL_GetTick>
 80076be:	0002      	movs	r2, r0
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	1ad3      	subs	r3, r2, r3
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d302      	bcc.n	80076d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d11c      	bne.n	800770a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 80076d0:	2017      	movs	r0, #23
 80076d2:	183b      	adds	r3, r7, r0
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d117      	bne.n	800770a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	699b      	ldr	r3, [r3, #24]
 80076e0:	2204      	movs	r2, #4
 80076e2:	4013      	ands	r3, r2
 80076e4:	2b04      	cmp	r3, #4
 80076e6:	d010      	beq.n	800770a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076ec:	2220      	movs	r2, #32
 80076ee:	431a      	orrs	r2, r3
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	2241      	movs	r2, #65	@ 0x41
 80076f8:	2120      	movs	r1, #32
 80076fa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2240      	movs	r2, #64	@ 0x40
 8007700:	2100      	movs	r1, #0
 8007702:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8007704:	183b      	adds	r3, r7, r0
 8007706:	2201      	movs	r2, #1
 8007708:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	699b      	ldr	r3, [r3, #24]
 8007710:	2204      	movs	r2, #4
 8007712:	4013      	ands	r3, r2
 8007714:	2b04      	cmp	r3, #4
 8007716:	d005      	beq.n	8007724 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8007718:	2317      	movs	r3, #23
 800771a:	18fb      	adds	r3, r7, r3
 800771c:	781b      	ldrb	r3, [r3, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d100      	bne.n	8007724 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8007722:	e776      	b.n	8007612 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8007724:	2317      	movs	r3, #23
 8007726:	18fb      	adds	r3, r7, r3
 8007728:	781b      	ldrb	r3, [r3, #0]
}
 800772a:	0018      	movs	r0, r3
 800772c:	46bd      	mov	sp, r7
 800772e:	b006      	add	sp, #24
 8007730:	bd80      	pop	{r7, pc}
 8007732:	46c0      	nop			@ (mov r8, r8)
 8007734:	fe00e800 	.word	0xfe00e800

08007738 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b08a      	sub	sp, #40	@ 0x28
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007744:	2327      	movs	r3, #39	@ 0x27
 8007746:	18fb      	adds	r3, r7, r3
 8007748:	2200      	movs	r2, #0
 800774a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	699b      	ldr	r3, [r3, #24]
 8007752:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007754:	2300      	movs	r3, #0
 8007756:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800775c:	69bb      	ldr	r3, [r7, #24]
 800775e:	2210      	movs	r2, #16
 8007760:	4013      	ands	r3, r2
 8007762:	d100      	bne.n	8007766 <I2C_IsErrorOccurred+0x2e>
 8007764:	e079      	b.n	800785a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	2210      	movs	r2, #16
 800776c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800776e:	e057      	b.n	8007820 <I2C_IsErrorOccurred+0xe8>
 8007770:	2227      	movs	r2, #39	@ 0x27
 8007772:	18bb      	adds	r3, r7, r2
 8007774:	18ba      	adds	r2, r7, r2
 8007776:	7812      	ldrb	r2, [r2, #0]
 8007778:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	3301      	adds	r3, #1
 800777e:	d04f      	beq.n	8007820 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007780:	f7fd fdea 	bl	8005358 <HAL_GetTick>
 8007784:	0002      	movs	r2, r0
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	1ad3      	subs	r3, r2, r3
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	429a      	cmp	r2, r3
 800778e:	d302      	bcc.n	8007796 <I2C_IsErrorOccurred+0x5e>
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d144      	bne.n	8007820 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	685a      	ldr	r2, [r3, #4]
 800779c:	2380      	movs	r3, #128	@ 0x80
 800779e:	01db      	lsls	r3, r3, #7
 80077a0:	4013      	ands	r3, r2
 80077a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80077a4:	2013      	movs	r0, #19
 80077a6:	183b      	adds	r3, r7, r0
 80077a8:	68fa      	ldr	r2, [r7, #12]
 80077aa:	2142      	movs	r1, #66	@ 0x42
 80077ac:	5c52      	ldrb	r2, [r2, r1]
 80077ae:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	699a      	ldr	r2, [r3, #24]
 80077b6:	2380      	movs	r3, #128	@ 0x80
 80077b8:	021b      	lsls	r3, r3, #8
 80077ba:	401a      	ands	r2, r3
 80077bc:	2380      	movs	r3, #128	@ 0x80
 80077be:	021b      	lsls	r3, r3, #8
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d126      	bne.n	8007812 <I2C_IsErrorOccurred+0xda>
 80077c4:	697a      	ldr	r2, [r7, #20]
 80077c6:	2380      	movs	r3, #128	@ 0x80
 80077c8:	01db      	lsls	r3, r3, #7
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d021      	beq.n	8007812 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80077ce:	183b      	adds	r3, r7, r0
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	2b20      	cmp	r3, #32
 80077d4:	d01d      	beq.n	8007812 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	685a      	ldr	r2, [r3, #4]
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	2180      	movs	r1, #128	@ 0x80
 80077e2:	01c9      	lsls	r1, r1, #7
 80077e4:	430a      	orrs	r2, r1
 80077e6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80077e8:	f7fd fdb6 	bl	8005358 <HAL_GetTick>
 80077ec:	0003      	movs	r3, r0
 80077ee:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80077f0:	e00f      	b.n	8007812 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80077f2:	f7fd fdb1 	bl	8005358 <HAL_GetTick>
 80077f6:	0002      	movs	r2, r0
 80077f8:	69fb      	ldr	r3, [r7, #28]
 80077fa:	1ad3      	subs	r3, r2, r3
 80077fc:	2b19      	cmp	r3, #25
 80077fe:	d908      	bls.n	8007812 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007800:	6a3b      	ldr	r3, [r7, #32]
 8007802:	2220      	movs	r2, #32
 8007804:	4313      	orrs	r3, r2
 8007806:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007808:	2327      	movs	r3, #39	@ 0x27
 800780a:	18fb      	adds	r3, r7, r3
 800780c:	2201      	movs	r2, #1
 800780e:	701a      	strb	r2, [r3, #0]

              break;
 8007810:	e006      	b.n	8007820 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	699b      	ldr	r3, [r3, #24]
 8007818:	2220      	movs	r2, #32
 800781a:	4013      	ands	r3, r2
 800781c:	2b20      	cmp	r3, #32
 800781e:	d1e8      	bne.n	80077f2 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	699b      	ldr	r3, [r3, #24]
 8007826:	2220      	movs	r2, #32
 8007828:	4013      	ands	r3, r2
 800782a:	2b20      	cmp	r3, #32
 800782c:	d004      	beq.n	8007838 <I2C_IsErrorOccurred+0x100>
 800782e:	2327      	movs	r3, #39	@ 0x27
 8007830:	18fb      	adds	r3, r7, r3
 8007832:	781b      	ldrb	r3, [r3, #0]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d09b      	beq.n	8007770 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007838:	2327      	movs	r3, #39	@ 0x27
 800783a:	18fb      	adds	r3, r7, r3
 800783c:	781b      	ldrb	r3, [r3, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d103      	bne.n	800784a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2220      	movs	r2, #32
 8007848:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800784a:	6a3b      	ldr	r3, [r7, #32]
 800784c:	2204      	movs	r2, #4
 800784e:	4313      	orrs	r3, r2
 8007850:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007852:	2327      	movs	r3, #39	@ 0x27
 8007854:	18fb      	adds	r3, r7, r3
 8007856:	2201      	movs	r2, #1
 8007858:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	699b      	ldr	r3, [r3, #24]
 8007860:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007862:	69ba      	ldr	r2, [r7, #24]
 8007864:	2380      	movs	r3, #128	@ 0x80
 8007866:	005b      	lsls	r3, r3, #1
 8007868:	4013      	ands	r3, r2
 800786a:	d00c      	beq.n	8007886 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800786c:	6a3b      	ldr	r3, [r7, #32]
 800786e:	2201      	movs	r2, #1
 8007870:	4313      	orrs	r3, r2
 8007872:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2280      	movs	r2, #128	@ 0x80
 800787a:	0052      	lsls	r2, r2, #1
 800787c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800787e:	2327      	movs	r3, #39	@ 0x27
 8007880:	18fb      	adds	r3, r7, r3
 8007882:	2201      	movs	r2, #1
 8007884:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007886:	69ba      	ldr	r2, [r7, #24]
 8007888:	2380      	movs	r3, #128	@ 0x80
 800788a:	00db      	lsls	r3, r3, #3
 800788c:	4013      	ands	r3, r2
 800788e:	d00c      	beq.n	80078aa <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007890:	6a3b      	ldr	r3, [r7, #32]
 8007892:	2208      	movs	r2, #8
 8007894:	4313      	orrs	r3, r2
 8007896:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2280      	movs	r2, #128	@ 0x80
 800789e:	00d2      	lsls	r2, r2, #3
 80078a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80078a2:	2327      	movs	r3, #39	@ 0x27
 80078a4:	18fb      	adds	r3, r7, r3
 80078a6:	2201      	movs	r2, #1
 80078a8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80078aa:	69ba      	ldr	r2, [r7, #24]
 80078ac:	2380      	movs	r3, #128	@ 0x80
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	4013      	ands	r3, r2
 80078b2:	d00c      	beq.n	80078ce <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80078b4:	6a3b      	ldr	r3, [r7, #32]
 80078b6:	2202      	movs	r2, #2
 80078b8:	4313      	orrs	r3, r2
 80078ba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	2280      	movs	r2, #128	@ 0x80
 80078c2:	0092      	lsls	r2, r2, #2
 80078c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80078c6:	2327      	movs	r3, #39	@ 0x27
 80078c8:	18fb      	adds	r3, r7, r3
 80078ca:	2201      	movs	r2, #1
 80078cc:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80078ce:	2327      	movs	r3, #39	@ 0x27
 80078d0:	18fb      	adds	r3, r7, r3
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d01d      	beq.n	8007914 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	0018      	movs	r0, r3
 80078dc:	f7ff fd8a 	bl	80073f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	685a      	ldr	r2, [r3, #4]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	490e      	ldr	r1, [pc, #56]	@ (8007924 <I2C_IsErrorOccurred+0x1ec>)
 80078ec:	400a      	ands	r2, r1
 80078ee:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078f4:	6a3b      	ldr	r3, [r7, #32]
 80078f6:	431a      	orrs	r2, r3
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2241      	movs	r2, #65	@ 0x41
 8007900:	2120      	movs	r1, #32
 8007902:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2242      	movs	r2, #66	@ 0x42
 8007908:	2100      	movs	r1, #0
 800790a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2240      	movs	r2, #64	@ 0x40
 8007910:	2100      	movs	r1, #0
 8007912:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8007914:	2327      	movs	r3, #39	@ 0x27
 8007916:	18fb      	adds	r3, r7, r3
 8007918:	781b      	ldrb	r3, [r3, #0]
}
 800791a:	0018      	movs	r0, r3
 800791c:	46bd      	mov	sp, r7
 800791e:	b00a      	add	sp, #40	@ 0x28
 8007920:	bd80      	pop	{r7, pc}
 8007922:	46c0      	nop			@ (mov r8, r8)
 8007924:	fe00e800 	.word	0xfe00e800

08007928 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007928:	b590      	push	{r4, r7, lr}
 800792a:	b087      	sub	sp, #28
 800792c:	af00      	add	r7, sp, #0
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	0008      	movs	r0, r1
 8007932:	0011      	movs	r1, r2
 8007934:	607b      	str	r3, [r7, #4]
 8007936:	240a      	movs	r4, #10
 8007938:	193b      	adds	r3, r7, r4
 800793a:	1c02      	adds	r2, r0, #0
 800793c:	801a      	strh	r2, [r3, #0]
 800793e:	2009      	movs	r0, #9
 8007940:	183b      	adds	r3, r7, r0
 8007942:	1c0a      	adds	r2, r1, #0
 8007944:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007946:	193b      	adds	r3, r7, r4
 8007948:	881b      	ldrh	r3, [r3, #0]
 800794a:	059b      	lsls	r3, r3, #22
 800794c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800794e:	183b      	adds	r3, r7, r0
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	0419      	lsls	r1, r3, #16
 8007954:	23ff      	movs	r3, #255	@ 0xff
 8007956:	041b      	lsls	r3, r3, #16
 8007958:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800795a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007962:	4313      	orrs	r3, r2
 8007964:	005b      	lsls	r3, r3, #1
 8007966:	085b      	lsrs	r3, r3, #1
 8007968:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007972:	0d51      	lsrs	r1, r2, #21
 8007974:	2280      	movs	r2, #128	@ 0x80
 8007976:	00d2      	lsls	r2, r2, #3
 8007978:	400a      	ands	r2, r1
 800797a:	4907      	ldr	r1, [pc, #28]	@ (8007998 <I2C_TransferConfig+0x70>)
 800797c:	430a      	orrs	r2, r1
 800797e:	43d2      	mvns	r2, r2
 8007980:	401a      	ands	r2, r3
 8007982:	0011      	movs	r1, r2
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	697a      	ldr	r2, [r7, #20]
 800798a:	430a      	orrs	r2, r1
 800798c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800798e:	46c0      	nop			@ (mov r8, r8)
 8007990:	46bd      	mov	sp, r7
 8007992:	b007      	add	sp, #28
 8007994:	bd90      	pop	{r4, r7, pc}
 8007996:	46c0      	nop			@ (mov r8, r8)
 8007998:	03ff63ff 	.word	0x03ff63ff

0800799c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b082      	sub	sp, #8
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2241      	movs	r2, #65	@ 0x41
 80079aa:	5c9b      	ldrb	r3, [r3, r2]
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	2b20      	cmp	r3, #32
 80079b0:	d138      	bne.n	8007a24 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2240      	movs	r2, #64	@ 0x40
 80079b6:	5c9b      	ldrb	r3, [r3, r2]
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d101      	bne.n	80079c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80079bc:	2302      	movs	r3, #2
 80079be:	e032      	b.n	8007a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2240      	movs	r2, #64	@ 0x40
 80079c4:	2101      	movs	r1, #1
 80079c6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2241      	movs	r2, #65	@ 0x41
 80079cc:	2124      	movs	r1, #36	@ 0x24
 80079ce:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2101      	movs	r1, #1
 80079dc:	438a      	bics	r2, r1
 80079de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4911      	ldr	r1, [pc, #68]	@ (8007a30 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80079ec:	400a      	ands	r2, r1
 80079ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	6819      	ldr	r1, [r3, #0]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	683a      	ldr	r2, [r7, #0]
 80079fc:	430a      	orrs	r2, r1
 80079fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2101      	movs	r1, #1
 8007a0c:	430a      	orrs	r2, r1
 8007a0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2241      	movs	r2, #65	@ 0x41
 8007a14:	2120      	movs	r1, #32
 8007a16:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2240      	movs	r2, #64	@ 0x40
 8007a1c:	2100      	movs	r1, #0
 8007a1e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007a20:	2300      	movs	r3, #0
 8007a22:	e000      	b.n	8007a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007a24:	2302      	movs	r3, #2
  }
}
 8007a26:	0018      	movs	r0, r3
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	b002      	add	sp, #8
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	46c0      	nop			@ (mov r8, r8)
 8007a30:	ffffefff 	.word	0xffffefff

08007a34 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2241      	movs	r2, #65	@ 0x41
 8007a42:	5c9b      	ldrb	r3, [r3, r2]
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	2b20      	cmp	r3, #32
 8007a48:	d139      	bne.n	8007abe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2240      	movs	r2, #64	@ 0x40
 8007a4e:	5c9b      	ldrb	r3, [r3, r2]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d101      	bne.n	8007a58 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007a54:	2302      	movs	r3, #2
 8007a56:	e033      	b.n	8007ac0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2240      	movs	r2, #64	@ 0x40
 8007a5c:	2101      	movs	r1, #1
 8007a5e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2241      	movs	r2, #65	@ 0x41
 8007a64:	2124      	movs	r1, #36	@ 0x24
 8007a66:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	2101      	movs	r1, #1
 8007a74:	438a      	bics	r2, r1
 8007a76:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	4a11      	ldr	r2, [pc, #68]	@ (8007ac8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8007a84:	4013      	ands	r3, r2
 8007a86:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	021b      	lsls	r3, r3, #8
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	2101      	movs	r1, #1
 8007aa6:	430a      	orrs	r2, r1
 8007aa8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2241      	movs	r2, #65	@ 0x41
 8007aae:	2120      	movs	r1, #32
 8007ab0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2240      	movs	r2, #64	@ 0x40
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007aba:	2300      	movs	r3, #0
 8007abc:	e000      	b.n	8007ac0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007abe:	2302      	movs	r3, #2
  }
}
 8007ac0:	0018      	movs	r0, r3
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	b004      	add	sp, #16
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	fffff0ff 	.word	0xfffff0ff

08007acc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8007ad4:	4b19      	ldr	r3, [pc, #100]	@ (8007b3c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a19      	ldr	r2, [pc, #100]	@ (8007b40 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8007ada:	4013      	ands	r3, r2
 8007adc:	0019      	movs	r1, r3
 8007ade:	4b17      	ldr	r3, [pc, #92]	@ (8007b3c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	430a      	orrs	r2, r1
 8007ae4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	2380      	movs	r3, #128	@ 0x80
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d11f      	bne.n	8007b30 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8007af0:	4b14      	ldr	r3, [pc, #80]	@ (8007b44 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	0013      	movs	r3, r2
 8007af6:	005b      	lsls	r3, r3, #1
 8007af8:	189b      	adds	r3, r3, r2
 8007afa:	005b      	lsls	r3, r3, #1
 8007afc:	4912      	ldr	r1, [pc, #72]	@ (8007b48 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8007afe:	0018      	movs	r0, r3
 8007b00:	f7f8 fb1a 	bl	8000138 <__udivsi3>
 8007b04:	0003      	movs	r3, r0
 8007b06:	3301      	adds	r3, #1
 8007b08:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007b0a:	e008      	b.n	8007b1e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d003      	beq.n	8007b1a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	3b01      	subs	r3, #1
 8007b16:	60fb      	str	r3, [r7, #12]
 8007b18:	e001      	b.n	8007b1e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8007b1a:	2303      	movs	r3, #3
 8007b1c:	e009      	b.n	8007b32 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007b1e:	4b07      	ldr	r3, [pc, #28]	@ (8007b3c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007b20:	695a      	ldr	r2, [r3, #20]
 8007b22:	2380      	movs	r3, #128	@ 0x80
 8007b24:	00db      	lsls	r3, r3, #3
 8007b26:	401a      	ands	r2, r3
 8007b28:	2380      	movs	r3, #128	@ 0x80
 8007b2a:	00db      	lsls	r3, r3, #3
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d0ed      	beq.n	8007b0c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8007b30:	2300      	movs	r3, #0
}
 8007b32:	0018      	movs	r0, r3
 8007b34:	46bd      	mov	sp, r7
 8007b36:	b004      	add	sp, #16
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	46c0      	nop			@ (mov r8, r8)
 8007b3c:	40007000 	.word	0x40007000
 8007b40:	fffff9ff 	.word	0xfffff9ff
 8007b44:	20000010 	.word	0x20000010
 8007b48:	000f4240 	.word	0x000f4240

08007b4c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8007b50:	4b03      	ldr	r3, [pc, #12]	@ (8007b60 <LL_RCC_GetAPB1Prescaler+0x14>)
 8007b52:	689a      	ldr	r2, [r3, #8]
 8007b54:	23e0      	movs	r3, #224	@ 0xe0
 8007b56:	01db      	lsls	r3, r3, #7
 8007b58:	4013      	ands	r3, r2
}
 8007b5a:	0018      	movs	r0, r3
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}
 8007b60:	40021000 	.word	0x40021000

08007b64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b088      	sub	sp, #32
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d101      	bne.n	8007b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007b72:	2301      	movs	r3, #1
 8007b74:	e2f3      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	d100      	bne.n	8007b82 <HAL_RCC_OscConfig+0x1e>
 8007b80:	e07c      	b.n	8007c7c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b82:	4bc3      	ldr	r3, [pc, #780]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007b84:	689b      	ldr	r3, [r3, #8]
 8007b86:	2238      	movs	r2, #56	@ 0x38
 8007b88:	4013      	ands	r3, r2
 8007b8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007b8c:	4bc0      	ldr	r3, [pc, #768]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	2203      	movs	r2, #3
 8007b92:	4013      	ands	r3, r2
 8007b94:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8007b96:	69bb      	ldr	r3, [r7, #24]
 8007b98:	2b10      	cmp	r3, #16
 8007b9a:	d102      	bne.n	8007ba2 <HAL_RCC_OscConfig+0x3e>
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	2b03      	cmp	r3, #3
 8007ba0:	d002      	beq.n	8007ba8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	2b08      	cmp	r3, #8
 8007ba6:	d10b      	bne.n	8007bc0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ba8:	4bb9      	ldr	r3, [pc, #740]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	2380      	movs	r3, #128	@ 0x80
 8007bae:	029b      	lsls	r3, r3, #10
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	d062      	beq.n	8007c7a <HAL_RCC_OscConfig+0x116>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d15e      	bne.n	8007c7a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	e2ce      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	685a      	ldr	r2, [r3, #4]
 8007bc4:	2380      	movs	r3, #128	@ 0x80
 8007bc6:	025b      	lsls	r3, r3, #9
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d107      	bne.n	8007bdc <HAL_RCC_OscConfig+0x78>
 8007bcc:	4bb0      	ldr	r3, [pc, #704]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	4baf      	ldr	r3, [pc, #700]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bd2:	2180      	movs	r1, #128	@ 0x80
 8007bd4:	0249      	lsls	r1, r1, #9
 8007bd6:	430a      	orrs	r2, r1
 8007bd8:	601a      	str	r2, [r3, #0]
 8007bda:	e020      	b.n	8007c1e <HAL_RCC_OscConfig+0xba>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	685a      	ldr	r2, [r3, #4]
 8007be0:	23a0      	movs	r3, #160	@ 0xa0
 8007be2:	02db      	lsls	r3, r3, #11
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d10e      	bne.n	8007c06 <HAL_RCC_OscConfig+0xa2>
 8007be8:	4ba9      	ldr	r3, [pc, #676]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	4ba8      	ldr	r3, [pc, #672]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bee:	2180      	movs	r1, #128	@ 0x80
 8007bf0:	02c9      	lsls	r1, r1, #11
 8007bf2:	430a      	orrs	r2, r1
 8007bf4:	601a      	str	r2, [r3, #0]
 8007bf6:	4ba6      	ldr	r3, [pc, #664]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	4ba5      	ldr	r3, [pc, #660]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007bfc:	2180      	movs	r1, #128	@ 0x80
 8007bfe:	0249      	lsls	r1, r1, #9
 8007c00:	430a      	orrs	r2, r1
 8007c02:	601a      	str	r2, [r3, #0]
 8007c04:	e00b      	b.n	8007c1e <HAL_RCC_OscConfig+0xba>
 8007c06:	4ba2      	ldr	r3, [pc, #648]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	4ba1      	ldr	r3, [pc, #644]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c0c:	49a1      	ldr	r1, [pc, #644]	@ (8007e94 <HAL_RCC_OscConfig+0x330>)
 8007c0e:	400a      	ands	r2, r1
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	4b9f      	ldr	r3, [pc, #636]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	4b9e      	ldr	r3, [pc, #632]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c18:	499f      	ldr	r1, [pc, #636]	@ (8007e98 <HAL_RCC_OscConfig+0x334>)
 8007c1a:	400a      	ands	r2, r1
 8007c1c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d014      	beq.n	8007c50 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c26:	f7fd fb97 	bl	8005358 <HAL_GetTick>
 8007c2a:	0003      	movs	r3, r0
 8007c2c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c2e:	e008      	b.n	8007c42 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c30:	f7fd fb92 	bl	8005358 <HAL_GetTick>
 8007c34:	0002      	movs	r2, r0
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	1ad3      	subs	r3, r2, r3
 8007c3a:	2b64      	cmp	r3, #100	@ 0x64
 8007c3c:	d901      	bls.n	8007c42 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8007c3e:	2303      	movs	r3, #3
 8007c40:	e28d      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c42:	4b93      	ldr	r3, [pc, #588]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	2380      	movs	r3, #128	@ 0x80
 8007c48:	029b      	lsls	r3, r3, #10
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	d0f0      	beq.n	8007c30 <HAL_RCC_OscConfig+0xcc>
 8007c4e:	e015      	b.n	8007c7c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c50:	f7fd fb82 	bl	8005358 <HAL_GetTick>
 8007c54:	0003      	movs	r3, r0
 8007c56:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007c58:	e008      	b.n	8007c6c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c5a:	f7fd fb7d 	bl	8005358 <HAL_GetTick>
 8007c5e:	0002      	movs	r2, r0
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	1ad3      	subs	r3, r2, r3
 8007c64:	2b64      	cmp	r3, #100	@ 0x64
 8007c66:	d901      	bls.n	8007c6c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007c68:	2303      	movs	r3, #3
 8007c6a:	e278      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007c6c:	4b88      	ldr	r3, [pc, #544]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	2380      	movs	r3, #128	@ 0x80
 8007c72:	029b      	lsls	r3, r3, #10
 8007c74:	4013      	ands	r3, r2
 8007c76:	d1f0      	bne.n	8007c5a <HAL_RCC_OscConfig+0xf6>
 8007c78:	e000      	b.n	8007c7c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c7a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2202      	movs	r2, #2
 8007c82:	4013      	ands	r3, r2
 8007c84:	d100      	bne.n	8007c88 <HAL_RCC_OscConfig+0x124>
 8007c86:	e099      	b.n	8007dbc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c88:	4b81      	ldr	r3, [pc, #516]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	2238      	movs	r2, #56	@ 0x38
 8007c8e:	4013      	ands	r3, r2
 8007c90:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007c92:	4b7f      	ldr	r3, [pc, #508]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007c94:	68db      	ldr	r3, [r3, #12]
 8007c96:	2203      	movs	r2, #3
 8007c98:	4013      	ands	r3, r2
 8007c9a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	2b10      	cmp	r3, #16
 8007ca0:	d102      	bne.n	8007ca8 <HAL_RCC_OscConfig+0x144>
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	2b02      	cmp	r3, #2
 8007ca6:	d002      	beq.n	8007cae <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d135      	bne.n	8007d1a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007cae:	4b78      	ldr	r3, [pc, #480]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007cb0:	681a      	ldr	r2, [r3, #0]
 8007cb2:	2380      	movs	r3, #128	@ 0x80
 8007cb4:	00db      	lsls	r3, r3, #3
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	d005      	beq.n	8007cc6 <HAL_RCC_OscConfig+0x162>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d101      	bne.n	8007cc6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e24b      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007cc6:	4b72      	ldr	r3, [pc, #456]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	4a74      	ldr	r2, [pc, #464]	@ (8007e9c <HAL_RCC_OscConfig+0x338>)
 8007ccc:	4013      	ands	r3, r2
 8007cce:	0019      	movs	r1, r3
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	695b      	ldr	r3, [r3, #20]
 8007cd4:	021a      	lsls	r2, r3, #8
 8007cd6:	4b6e      	ldr	r3, [pc, #440]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007cd8:	430a      	orrs	r2, r1
 8007cda:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007cdc:	69bb      	ldr	r3, [r7, #24]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d112      	bne.n	8007d08 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007ce2:	4b6b      	ldr	r3, [pc, #428]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a6e      	ldr	r2, [pc, #440]	@ (8007ea0 <HAL_RCC_OscConfig+0x33c>)
 8007ce8:	4013      	ands	r3, r2
 8007cea:	0019      	movs	r1, r3
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	691a      	ldr	r2, [r3, #16]
 8007cf0:	4b67      	ldr	r3, [pc, #412]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007cf2:	430a      	orrs	r2, r1
 8007cf4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8007cf6:	4b66      	ldr	r3, [pc, #408]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	0adb      	lsrs	r3, r3, #11
 8007cfc:	2207      	movs	r2, #7
 8007cfe:	4013      	ands	r3, r2
 8007d00:	4a68      	ldr	r2, [pc, #416]	@ (8007ea4 <HAL_RCC_OscConfig+0x340>)
 8007d02:	40da      	lsrs	r2, r3
 8007d04:	4b68      	ldr	r3, [pc, #416]	@ (8007ea8 <HAL_RCC_OscConfig+0x344>)
 8007d06:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007d08:	4b68      	ldr	r3, [pc, #416]	@ (8007eac <HAL_RCC_OscConfig+0x348>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	0018      	movs	r0, r3
 8007d0e:	f7fd fac7 	bl	80052a0 <HAL_InitTick>
 8007d12:	1e03      	subs	r3, r0, #0
 8007d14:	d051      	beq.n	8007dba <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e221      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	68db      	ldr	r3, [r3, #12]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d030      	beq.n	8007d84 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007d22:	4b5b      	ldr	r3, [pc, #364]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a5e      	ldr	r2, [pc, #376]	@ (8007ea0 <HAL_RCC_OscConfig+0x33c>)
 8007d28:	4013      	ands	r3, r2
 8007d2a:	0019      	movs	r1, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	691a      	ldr	r2, [r3, #16]
 8007d30:	4b57      	ldr	r3, [pc, #348]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d32:	430a      	orrs	r2, r1
 8007d34:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8007d36:	4b56      	ldr	r3, [pc, #344]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	4b55      	ldr	r3, [pc, #340]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d3c:	2180      	movs	r1, #128	@ 0x80
 8007d3e:	0049      	lsls	r1, r1, #1
 8007d40:	430a      	orrs	r2, r1
 8007d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d44:	f7fd fb08 	bl	8005358 <HAL_GetTick>
 8007d48:	0003      	movs	r3, r0
 8007d4a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d4c:	e008      	b.n	8007d60 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d4e:	f7fd fb03 	bl	8005358 <HAL_GetTick>
 8007d52:	0002      	movs	r2, r0
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	1ad3      	subs	r3, r2, r3
 8007d58:	2b02      	cmp	r3, #2
 8007d5a:	d901      	bls.n	8007d60 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	e1fe      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d60:	4b4b      	ldr	r3, [pc, #300]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	2380      	movs	r3, #128	@ 0x80
 8007d66:	00db      	lsls	r3, r3, #3
 8007d68:	4013      	ands	r3, r2
 8007d6a:	d0f0      	beq.n	8007d4e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d6c:	4b48      	ldr	r3, [pc, #288]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	4a4a      	ldr	r2, [pc, #296]	@ (8007e9c <HAL_RCC_OscConfig+0x338>)
 8007d72:	4013      	ands	r3, r2
 8007d74:	0019      	movs	r1, r3
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	695b      	ldr	r3, [r3, #20]
 8007d7a:	021a      	lsls	r2, r3, #8
 8007d7c:	4b44      	ldr	r3, [pc, #272]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d7e:	430a      	orrs	r2, r1
 8007d80:	605a      	str	r2, [r3, #4]
 8007d82:	e01b      	b.n	8007dbc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8007d84:	4b42      	ldr	r3, [pc, #264]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	4b41      	ldr	r3, [pc, #260]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007d8a:	4949      	ldr	r1, [pc, #292]	@ (8007eb0 <HAL_RCC_OscConfig+0x34c>)
 8007d8c:	400a      	ands	r2, r1
 8007d8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d90:	f7fd fae2 	bl	8005358 <HAL_GetTick>
 8007d94:	0003      	movs	r3, r0
 8007d96:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007d98:	e008      	b.n	8007dac <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d9a:	f7fd fadd 	bl	8005358 <HAL_GetTick>
 8007d9e:	0002      	movs	r2, r0
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	1ad3      	subs	r3, r2, r3
 8007da4:	2b02      	cmp	r3, #2
 8007da6:	d901      	bls.n	8007dac <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007da8:	2303      	movs	r3, #3
 8007daa:	e1d8      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007dac:	4b38      	ldr	r3, [pc, #224]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007dae:	681a      	ldr	r2, [r3, #0]
 8007db0:	2380      	movs	r3, #128	@ 0x80
 8007db2:	00db      	lsls	r3, r3, #3
 8007db4:	4013      	ands	r3, r2
 8007db6:	d1f0      	bne.n	8007d9a <HAL_RCC_OscConfig+0x236>
 8007db8:	e000      	b.n	8007dbc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007dba:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2208      	movs	r2, #8
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	d047      	beq.n	8007e56 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007dc6:	4b32      	ldr	r3, [pc, #200]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	2238      	movs	r2, #56	@ 0x38
 8007dcc:	4013      	ands	r3, r2
 8007dce:	2b18      	cmp	r3, #24
 8007dd0:	d10a      	bne.n	8007de8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8007dd2:	4b2f      	ldr	r3, [pc, #188]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007dd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dd6:	2202      	movs	r2, #2
 8007dd8:	4013      	ands	r3, r2
 8007dda:	d03c      	beq.n	8007e56 <HAL_RCC_OscConfig+0x2f2>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	699b      	ldr	r3, [r3, #24]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d138      	bne.n	8007e56 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	e1ba      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	699b      	ldr	r3, [r3, #24]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d019      	beq.n	8007e24 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8007df0:	4b27      	ldr	r3, [pc, #156]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007df2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007df4:	4b26      	ldr	r3, [pc, #152]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007df6:	2101      	movs	r1, #1
 8007df8:	430a      	orrs	r2, r1
 8007dfa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dfc:	f7fd faac 	bl	8005358 <HAL_GetTick>
 8007e00:	0003      	movs	r3, r0
 8007e02:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e04:	e008      	b.n	8007e18 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e06:	f7fd faa7 	bl	8005358 <HAL_GetTick>
 8007e0a:	0002      	movs	r2, r0
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	1ad3      	subs	r3, r2, r3
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	d901      	bls.n	8007e18 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8007e14:	2303      	movs	r3, #3
 8007e16:	e1a2      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e18:	4b1d      	ldr	r3, [pc, #116]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e1c:	2202      	movs	r2, #2
 8007e1e:	4013      	ands	r3, r2
 8007e20:	d0f1      	beq.n	8007e06 <HAL_RCC_OscConfig+0x2a2>
 8007e22:	e018      	b.n	8007e56 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8007e24:	4b1a      	ldr	r3, [pc, #104]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e26:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007e28:	4b19      	ldr	r3, [pc, #100]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e2a:	2101      	movs	r1, #1
 8007e2c:	438a      	bics	r2, r1
 8007e2e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e30:	f7fd fa92 	bl	8005358 <HAL_GetTick>
 8007e34:	0003      	movs	r3, r0
 8007e36:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e38:	e008      	b.n	8007e4c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e3a:	f7fd fa8d 	bl	8005358 <HAL_GetTick>
 8007e3e:	0002      	movs	r2, r0
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	1ad3      	subs	r3, r2, r3
 8007e44:	2b02      	cmp	r3, #2
 8007e46:	d901      	bls.n	8007e4c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e188      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e4c:	4b10      	ldr	r3, [pc, #64]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e50:	2202      	movs	r2, #2
 8007e52:	4013      	ands	r3, r2
 8007e54:	d1f1      	bne.n	8007e3a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	2204      	movs	r2, #4
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	d100      	bne.n	8007e62 <HAL_RCC_OscConfig+0x2fe>
 8007e60:	e0c6      	b.n	8007ff0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e62:	231f      	movs	r3, #31
 8007e64:	18fb      	adds	r3, r7, r3
 8007e66:	2200      	movs	r2, #0
 8007e68:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007e6a:	4b09      	ldr	r3, [pc, #36]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	2238      	movs	r2, #56	@ 0x38
 8007e70:	4013      	ands	r3, r2
 8007e72:	2b20      	cmp	r3, #32
 8007e74:	d11e      	bne.n	8007eb4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8007e76:	4b06      	ldr	r3, [pc, #24]	@ (8007e90 <HAL_RCC_OscConfig+0x32c>)
 8007e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e7a:	2202      	movs	r2, #2
 8007e7c:	4013      	ands	r3, r2
 8007e7e:	d100      	bne.n	8007e82 <HAL_RCC_OscConfig+0x31e>
 8007e80:	e0b6      	b.n	8007ff0 <HAL_RCC_OscConfig+0x48c>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d000      	beq.n	8007e8c <HAL_RCC_OscConfig+0x328>
 8007e8a:	e0b1      	b.n	8007ff0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	e166      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
 8007e90:	40021000 	.word	0x40021000
 8007e94:	fffeffff 	.word	0xfffeffff
 8007e98:	fffbffff 	.word	0xfffbffff
 8007e9c:	ffff80ff 	.word	0xffff80ff
 8007ea0:	ffffc7ff 	.word	0xffffc7ff
 8007ea4:	00f42400 	.word	0x00f42400
 8007ea8:	20000010 	.word	0x20000010
 8007eac:	20000014 	.word	0x20000014
 8007eb0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007eb4:	4bac      	ldr	r3, [pc, #688]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007eb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007eb8:	2380      	movs	r3, #128	@ 0x80
 8007eba:	055b      	lsls	r3, r3, #21
 8007ebc:	4013      	ands	r3, r2
 8007ebe:	d101      	bne.n	8007ec4 <HAL_RCC_OscConfig+0x360>
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e000      	b.n	8007ec6 <HAL_RCC_OscConfig+0x362>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d011      	beq.n	8007eee <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007eca:	4ba7      	ldr	r3, [pc, #668]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007ecc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ece:	4ba6      	ldr	r3, [pc, #664]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007ed0:	2180      	movs	r1, #128	@ 0x80
 8007ed2:	0549      	lsls	r1, r1, #21
 8007ed4:	430a      	orrs	r2, r1
 8007ed6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007ed8:	4ba3      	ldr	r3, [pc, #652]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007eda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007edc:	2380      	movs	r3, #128	@ 0x80
 8007ede:	055b      	lsls	r3, r3, #21
 8007ee0:	4013      	ands	r3, r2
 8007ee2:	60fb      	str	r3, [r7, #12]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8007ee6:	231f      	movs	r3, #31
 8007ee8:	18fb      	adds	r3, r7, r3
 8007eea:	2201      	movs	r2, #1
 8007eec:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007eee:	4b9f      	ldr	r3, [pc, #636]	@ (800816c <HAL_RCC_OscConfig+0x608>)
 8007ef0:	681a      	ldr	r2, [r3, #0]
 8007ef2:	2380      	movs	r3, #128	@ 0x80
 8007ef4:	005b      	lsls	r3, r3, #1
 8007ef6:	4013      	ands	r3, r2
 8007ef8:	d11a      	bne.n	8007f30 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007efa:	4b9c      	ldr	r3, [pc, #624]	@ (800816c <HAL_RCC_OscConfig+0x608>)
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	4b9b      	ldr	r3, [pc, #620]	@ (800816c <HAL_RCC_OscConfig+0x608>)
 8007f00:	2180      	movs	r1, #128	@ 0x80
 8007f02:	0049      	lsls	r1, r1, #1
 8007f04:	430a      	orrs	r2, r1
 8007f06:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8007f08:	f7fd fa26 	bl	8005358 <HAL_GetTick>
 8007f0c:	0003      	movs	r3, r0
 8007f0e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f10:	e008      	b.n	8007f24 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f12:	f7fd fa21 	bl	8005358 <HAL_GetTick>
 8007f16:	0002      	movs	r2, r0
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	d901      	bls.n	8007f24 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8007f20:	2303      	movs	r3, #3
 8007f22:	e11c      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f24:	4b91      	ldr	r3, [pc, #580]	@ (800816c <HAL_RCC_OscConfig+0x608>)
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	2380      	movs	r3, #128	@ 0x80
 8007f2a:	005b      	lsls	r3, r3, #1
 8007f2c:	4013      	ands	r3, r2
 8007f2e:	d0f0      	beq.n	8007f12 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d106      	bne.n	8007f46 <HAL_RCC_OscConfig+0x3e2>
 8007f38:	4b8b      	ldr	r3, [pc, #556]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007f3a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007f3c:	4b8a      	ldr	r3, [pc, #552]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007f3e:	2101      	movs	r1, #1
 8007f40:	430a      	orrs	r2, r1
 8007f42:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007f44:	e01c      	b.n	8007f80 <HAL_RCC_OscConfig+0x41c>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	2b05      	cmp	r3, #5
 8007f4c:	d10c      	bne.n	8007f68 <HAL_RCC_OscConfig+0x404>
 8007f4e:	4b86      	ldr	r3, [pc, #536]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007f50:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007f52:	4b85      	ldr	r3, [pc, #532]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007f54:	2104      	movs	r1, #4
 8007f56:	430a      	orrs	r2, r1
 8007f58:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007f5a:	4b83      	ldr	r3, [pc, #524]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007f5c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007f5e:	4b82      	ldr	r3, [pc, #520]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007f60:	2101      	movs	r1, #1
 8007f62:	430a      	orrs	r2, r1
 8007f64:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007f66:	e00b      	b.n	8007f80 <HAL_RCC_OscConfig+0x41c>
 8007f68:	4b7f      	ldr	r3, [pc, #508]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007f6a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007f6c:	4b7e      	ldr	r3, [pc, #504]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007f6e:	2101      	movs	r1, #1
 8007f70:	438a      	bics	r2, r1
 8007f72:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007f74:	4b7c      	ldr	r3, [pc, #496]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007f76:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007f78:	4b7b      	ldr	r3, [pc, #492]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007f7a:	2104      	movs	r1, #4
 8007f7c:	438a      	bics	r2, r1
 8007f7e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d014      	beq.n	8007fb2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f88:	f7fd f9e6 	bl	8005358 <HAL_GetTick>
 8007f8c:	0003      	movs	r3, r0
 8007f8e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f90:	e009      	b.n	8007fa6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f92:	f7fd f9e1 	bl	8005358 <HAL_GetTick>
 8007f96:	0002      	movs	r2, r0
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	1ad3      	subs	r3, r2, r3
 8007f9c:	4a74      	ldr	r2, [pc, #464]	@ (8008170 <HAL_RCC_OscConfig+0x60c>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d901      	bls.n	8007fa6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8007fa2:	2303      	movs	r3, #3
 8007fa4:	e0db      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007fa6:	4b70      	ldr	r3, [pc, #448]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007fa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007faa:	2202      	movs	r2, #2
 8007fac:	4013      	ands	r3, r2
 8007fae:	d0f0      	beq.n	8007f92 <HAL_RCC_OscConfig+0x42e>
 8007fb0:	e013      	b.n	8007fda <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fb2:	f7fd f9d1 	bl	8005358 <HAL_GetTick>
 8007fb6:	0003      	movs	r3, r0
 8007fb8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007fba:	e009      	b.n	8007fd0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007fbc:	f7fd f9cc 	bl	8005358 <HAL_GetTick>
 8007fc0:	0002      	movs	r2, r0
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	1ad3      	subs	r3, r2, r3
 8007fc6:	4a6a      	ldr	r2, [pc, #424]	@ (8008170 <HAL_RCC_OscConfig+0x60c>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d901      	bls.n	8007fd0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e0c6      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007fd0:	4b65      	ldr	r3, [pc, #404]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fd4:	2202      	movs	r2, #2
 8007fd6:	4013      	ands	r3, r2
 8007fd8:	d1f0      	bne.n	8007fbc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8007fda:	231f      	movs	r3, #31
 8007fdc:	18fb      	adds	r3, r7, r3
 8007fde:	781b      	ldrb	r3, [r3, #0]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d105      	bne.n	8007ff0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8007fe4:	4b60      	ldr	r3, [pc, #384]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007fe6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007fe8:	4b5f      	ldr	r3, [pc, #380]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007fea:	4962      	ldr	r1, [pc, #392]	@ (8008174 <HAL_RCC_OscConfig+0x610>)
 8007fec:	400a      	ands	r2, r1
 8007fee:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	69db      	ldr	r3, [r3, #28]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d100      	bne.n	8007ffa <HAL_RCC_OscConfig+0x496>
 8007ff8:	e0b0      	b.n	800815c <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007ffa:	4b5b      	ldr	r3, [pc, #364]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	2238      	movs	r2, #56	@ 0x38
 8008000:	4013      	ands	r3, r2
 8008002:	2b10      	cmp	r3, #16
 8008004:	d100      	bne.n	8008008 <HAL_RCC_OscConfig+0x4a4>
 8008006:	e078      	b.n	80080fa <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	69db      	ldr	r3, [r3, #28]
 800800c:	2b02      	cmp	r3, #2
 800800e:	d153      	bne.n	80080b8 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008010:	4b55      	ldr	r3, [pc, #340]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	4b54      	ldr	r3, [pc, #336]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8008016:	4958      	ldr	r1, [pc, #352]	@ (8008178 <HAL_RCC_OscConfig+0x614>)
 8008018:	400a      	ands	r2, r1
 800801a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800801c:	f7fd f99c 	bl	8005358 <HAL_GetTick>
 8008020:	0003      	movs	r3, r0
 8008022:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008024:	e008      	b.n	8008038 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008026:	f7fd f997 	bl	8005358 <HAL_GetTick>
 800802a:	0002      	movs	r2, r0
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	2b02      	cmp	r3, #2
 8008032:	d901      	bls.n	8008038 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8008034:	2303      	movs	r3, #3
 8008036:	e092      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008038:	4b4b      	ldr	r3, [pc, #300]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	2380      	movs	r3, #128	@ 0x80
 800803e:	049b      	lsls	r3, r3, #18
 8008040:	4013      	ands	r3, r2
 8008042:	d1f0      	bne.n	8008026 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008044:	4b48      	ldr	r3, [pc, #288]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8008046:	68db      	ldr	r3, [r3, #12]
 8008048:	4a4c      	ldr	r2, [pc, #304]	@ (800817c <HAL_RCC_OscConfig+0x618>)
 800804a:	4013      	ands	r3, r2
 800804c:	0019      	movs	r1, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6a1a      	ldr	r2, [r3, #32]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008056:	431a      	orrs	r2, r3
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800805c:	021b      	lsls	r3, r3, #8
 800805e:	431a      	orrs	r2, r3
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008064:	431a      	orrs	r2, r3
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800806a:	431a      	orrs	r2, r3
 800806c:	4b3e      	ldr	r3, [pc, #248]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 800806e:	430a      	orrs	r2, r1
 8008070:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008072:	4b3d      	ldr	r3, [pc, #244]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	4b3c      	ldr	r3, [pc, #240]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8008078:	2180      	movs	r1, #128	@ 0x80
 800807a:	0449      	lsls	r1, r1, #17
 800807c:	430a      	orrs	r2, r1
 800807e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008080:	4b39      	ldr	r3, [pc, #228]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8008082:	68da      	ldr	r2, [r3, #12]
 8008084:	4b38      	ldr	r3, [pc, #224]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8008086:	2180      	movs	r1, #128	@ 0x80
 8008088:	0549      	lsls	r1, r1, #21
 800808a:	430a      	orrs	r2, r1
 800808c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800808e:	f7fd f963 	bl	8005358 <HAL_GetTick>
 8008092:	0003      	movs	r3, r0
 8008094:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008096:	e008      	b.n	80080aa <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008098:	f7fd f95e 	bl	8005358 <HAL_GetTick>
 800809c:	0002      	movs	r2, r0
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	2b02      	cmp	r3, #2
 80080a4:	d901      	bls.n	80080aa <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80080a6:	2303      	movs	r3, #3
 80080a8:	e059      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080aa:	4b2f      	ldr	r3, [pc, #188]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	2380      	movs	r3, #128	@ 0x80
 80080b0:	049b      	lsls	r3, r3, #18
 80080b2:	4013      	ands	r3, r2
 80080b4:	d0f0      	beq.n	8008098 <HAL_RCC_OscConfig+0x534>
 80080b6:	e051      	b.n	800815c <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080b8:	4b2b      	ldr	r3, [pc, #172]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	4b2a      	ldr	r3, [pc, #168]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 80080be:	492e      	ldr	r1, [pc, #184]	@ (8008178 <HAL_RCC_OscConfig+0x614>)
 80080c0:	400a      	ands	r2, r1
 80080c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080c4:	f7fd f948 	bl	8005358 <HAL_GetTick>
 80080c8:	0003      	movs	r3, r0
 80080ca:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80080cc:	e008      	b.n	80080e0 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080ce:	f7fd f943 	bl	8005358 <HAL_GetTick>
 80080d2:	0002      	movs	r2, r0
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	1ad3      	subs	r3, r2, r3
 80080d8:	2b02      	cmp	r3, #2
 80080da:	d901      	bls.n	80080e0 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80080dc:	2303      	movs	r3, #3
 80080de:	e03e      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80080e0:	4b21      	ldr	r3, [pc, #132]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	2380      	movs	r3, #128	@ 0x80
 80080e6:	049b      	lsls	r3, r3, #18
 80080e8:	4013      	ands	r3, r2
 80080ea:	d1f0      	bne.n	80080ce <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80080ec:	4b1e      	ldr	r3, [pc, #120]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 80080ee:	68da      	ldr	r2, [r3, #12]
 80080f0:	4b1d      	ldr	r3, [pc, #116]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 80080f2:	4923      	ldr	r1, [pc, #140]	@ (8008180 <HAL_RCC_OscConfig+0x61c>)
 80080f4:	400a      	ands	r2, r1
 80080f6:	60da      	str	r2, [r3, #12]
 80080f8:	e030      	b.n	800815c <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	69db      	ldr	r3, [r3, #28]
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d101      	bne.n	8008106 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e02b      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8008106:	4b18      	ldr	r3, [pc, #96]	@ (8008168 <HAL_RCC_OscConfig+0x604>)
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	2203      	movs	r2, #3
 8008110:	401a      	ands	r2, r3
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a1b      	ldr	r3, [r3, #32]
 8008116:	429a      	cmp	r2, r3
 8008118:	d11e      	bne.n	8008158 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	2270      	movs	r2, #112	@ 0x70
 800811e:	401a      	ands	r2, r3
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008124:	429a      	cmp	r2, r3
 8008126:	d117      	bne.n	8008158 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008128:	697a      	ldr	r2, [r7, #20]
 800812a:	23fe      	movs	r3, #254	@ 0xfe
 800812c:	01db      	lsls	r3, r3, #7
 800812e:	401a      	ands	r2, r3
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008134:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008136:	429a      	cmp	r2, r3
 8008138:	d10e      	bne.n	8008158 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800813a:	697a      	ldr	r2, [r7, #20]
 800813c:	23f8      	movs	r3, #248	@ 0xf8
 800813e:	039b      	lsls	r3, r3, #14
 8008140:	401a      	ands	r2, r3
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008146:	429a      	cmp	r2, r3
 8008148:	d106      	bne.n	8008158 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	0f5b      	lsrs	r3, r3, #29
 800814e:	075a      	lsls	r2, r3, #29
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008154:	429a      	cmp	r2, r3
 8008156:	d001      	beq.n	800815c <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e000      	b.n	800815e <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	0018      	movs	r0, r3
 8008160:	46bd      	mov	sp, r7
 8008162:	b008      	add	sp, #32
 8008164:	bd80      	pop	{r7, pc}
 8008166:	46c0      	nop			@ (mov r8, r8)
 8008168:	40021000 	.word	0x40021000
 800816c:	40007000 	.word	0x40007000
 8008170:	00001388 	.word	0x00001388
 8008174:	efffffff 	.word	0xefffffff
 8008178:	feffffff 	.word	0xfeffffff
 800817c:	1fc1808c 	.word	0x1fc1808c
 8008180:	effefffc 	.word	0xeffefffc

08008184 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b084      	sub	sp, #16
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
 800818c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d101      	bne.n	8008198 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008194:	2301      	movs	r3, #1
 8008196:	e0e9      	b.n	800836c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008198:	4b76      	ldr	r3, [pc, #472]	@ (8008374 <HAL_RCC_ClockConfig+0x1f0>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2207      	movs	r2, #7
 800819e:	4013      	ands	r3, r2
 80081a0:	683a      	ldr	r2, [r7, #0]
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d91e      	bls.n	80081e4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081a6:	4b73      	ldr	r3, [pc, #460]	@ (8008374 <HAL_RCC_ClockConfig+0x1f0>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2207      	movs	r2, #7
 80081ac:	4393      	bics	r3, r2
 80081ae:	0019      	movs	r1, r3
 80081b0:	4b70      	ldr	r3, [pc, #448]	@ (8008374 <HAL_RCC_ClockConfig+0x1f0>)
 80081b2:	683a      	ldr	r2, [r7, #0]
 80081b4:	430a      	orrs	r2, r1
 80081b6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80081b8:	f7fd f8ce 	bl	8005358 <HAL_GetTick>
 80081bc:	0003      	movs	r3, r0
 80081be:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80081c0:	e009      	b.n	80081d6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081c2:	f7fd f8c9 	bl	8005358 <HAL_GetTick>
 80081c6:	0002      	movs	r2, r0
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	1ad3      	subs	r3, r2, r3
 80081cc:	4a6a      	ldr	r2, [pc, #424]	@ (8008378 <HAL_RCC_ClockConfig+0x1f4>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d901      	bls.n	80081d6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80081d2:	2303      	movs	r3, #3
 80081d4:	e0ca      	b.n	800836c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80081d6:	4b67      	ldr	r3, [pc, #412]	@ (8008374 <HAL_RCC_ClockConfig+0x1f0>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	2207      	movs	r2, #7
 80081dc:	4013      	ands	r3, r2
 80081de:	683a      	ldr	r2, [r7, #0]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d1ee      	bne.n	80081c2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2202      	movs	r2, #2
 80081ea:	4013      	ands	r3, r2
 80081ec:	d015      	beq.n	800821a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	2204      	movs	r2, #4
 80081f4:	4013      	ands	r3, r2
 80081f6:	d006      	beq.n	8008206 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80081f8:	4b60      	ldr	r3, [pc, #384]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 80081fa:	689a      	ldr	r2, [r3, #8]
 80081fc:	4b5f      	ldr	r3, [pc, #380]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 80081fe:	21e0      	movs	r1, #224	@ 0xe0
 8008200:	01c9      	lsls	r1, r1, #7
 8008202:	430a      	orrs	r2, r1
 8008204:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008206:	4b5d      	ldr	r3, [pc, #372]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	4a5d      	ldr	r2, [pc, #372]	@ (8008380 <HAL_RCC_ClockConfig+0x1fc>)
 800820c:	4013      	ands	r3, r2
 800820e:	0019      	movs	r1, r3
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	689a      	ldr	r2, [r3, #8]
 8008214:	4b59      	ldr	r3, [pc, #356]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 8008216:	430a      	orrs	r2, r1
 8008218:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	2201      	movs	r2, #1
 8008220:	4013      	ands	r3, r2
 8008222:	d057      	beq.n	80082d4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	2b01      	cmp	r3, #1
 800822a:	d107      	bne.n	800823c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800822c:	4b53      	ldr	r3, [pc, #332]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	2380      	movs	r3, #128	@ 0x80
 8008232:	029b      	lsls	r3, r3, #10
 8008234:	4013      	ands	r3, r2
 8008236:	d12b      	bne.n	8008290 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	e097      	b.n	800836c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	2b02      	cmp	r3, #2
 8008242:	d107      	bne.n	8008254 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008244:	4b4d      	ldr	r3, [pc, #308]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 8008246:	681a      	ldr	r2, [r3, #0]
 8008248:	2380      	movs	r3, #128	@ 0x80
 800824a:	049b      	lsls	r3, r3, #18
 800824c:	4013      	ands	r3, r2
 800824e:	d11f      	bne.n	8008290 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008250:	2301      	movs	r3, #1
 8008252:	e08b      	b.n	800836c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d107      	bne.n	800826c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800825c:	4b47      	ldr	r3, [pc, #284]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 800825e:	681a      	ldr	r2, [r3, #0]
 8008260:	2380      	movs	r3, #128	@ 0x80
 8008262:	00db      	lsls	r3, r3, #3
 8008264:	4013      	ands	r3, r2
 8008266:	d113      	bne.n	8008290 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008268:	2301      	movs	r3, #1
 800826a:	e07f      	b.n	800836c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	2b03      	cmp	r3, #3
 8008272:	d106      	bne.n	8008282 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008274:	4b41      	ldr	r3, [pc, #260]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 8008276:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008278:	2202      	movs	r2, #2
 800827a:	4013      	ands	r3, r2
 800827c:	d108      	bne.n	8008290 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	e074      	b.n	800836c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008282:	4b3e      	ldr	r3, [pc, #248]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 8008284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008286:	2202      	movs	r2, #2
 8008288:	4013      	ands	r3, r2
 800828a:	d101      	bne.n	8008290 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	e06d      	b.n	800836c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008290:	4b3a      	ldr	r3, [pc, #232]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	2207      	movs	r2, #7
 8008296:	4393      	bics	r3, r2
 8008298:	0019      	movs	r1, r3
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	685a      	ldr	r2, [r3, #4]
 800829e:	4b37      	ldr	r3, [pc, #220]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 80082a0:	430a      	orrs	r2, r1
 80082a2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082a4:	f7fd f858 	bl	8005358 <HAL_GetTick>
 80082a8:	0003      	movs	r3, r0
 80082aa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082ac:	e009      	b.n	80082c2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082ae:	f7fd f853 	bl	8005358 <HAL_GetTick>
 80082b2:	0002      	movs	r2, r0
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	1ad3      	subs	r3, r2, r3
 80082b8:	4a2f      	ldr	r2, [pc, #188]	@ (8008378 <HAL_RCC_ClockConfig+0x1f4>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d901      	bls.n	80082c2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80082be:	2303      	movs	r3, #3
 80082c0:	e054      	b.n	800836c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082c2:	4b2e      	ldr	r3, [pc, #184]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	2238      	movs	r2, #56	@ 0x38
 80082c8:	401a      	ands	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	00db      	lsls	r3, r3, #3
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d1ec      	bne.n	80082ae <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80082d4:	4b27      	ldr	r3, [pc, #156]	@ (8008374 <HAL_RCC_ClockConfig+0x1f0>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2207      	movs	r2, #7
 80082da:	4013      	ands	r3, r2
 80082dc:	683a      	ldr	r2, [r7, #0]
 80082de:	429a      	cmp	r2, r3
 80082e0:	d21e      	bcs.n	8008320 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082e2:	4b24      	ldr	r3, [pc, #144]	@ (8008374 <HAL_RCC_ClockConfig+0x1f0>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	2207      	movs	r2, #7
 80082e8:	4393      	bics	r3, r2
 80082ea:	0019      	movs	r1, r3
 80082ec:	4b21      	ldr	r3, [pc, #132]	@ (8008374 <HAL_RCC_ClockConfig+0x1f0>)
 80082ee:	683a      	ldr	r2, [r7, #0]
 80082f0:	430a      	orrs	r2, r1
 80082f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80082f4:	f7fd f830 	bl	8005358 <HAL_GetTick>
 80082f8:	0003      	movs	r3, r0
 80082fa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80082fc:	e009      	b.n	8008312 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082fe:	f7fd f82b 	bl	8005358 <HAL_GetTick>
 8008302:	0002      	movs	r2, r0
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	1ad3      	subs	r3, r2, r3
 8008308:	4a1b      	ldr	r2, [pc, #108]	@ (8008378 <HAL_RCC_ClockConfig+0x1f4>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d901      	bls.n	8008312 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800830e:	2303      	movs	r3, #3
 8008310:	e02c      	b.n	800836c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008312:	4b18      	ldr	r3, [pc, #96]	@ (8008374 <HAL_RCC_ClockConfig+0x1f0>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	2207      	movs	r2, #7
 8008318:	4013      	ands	r3, r2
 800831a:	683a      	ldr	r2, [r7, #0]
 800831c:	429a      	cmp	r2, r3
 800831e:	d1ee      	bne.n	80082fe <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	2204      	movs	r2, #4
 8008326:	4013      	ands	r3, r2
 8008328:	d009      	beq.n	800833e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800832a:	4b14      	ldr	r3, [pc, #80]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	4a15      	ldr	r2, [pc, #84]	@ (8008384 <HAL_RCC_ClockConfig+0x200>)
 8008330:	4013      	ands	r3, r2
 8008332:	0019      	movs	r1, r3
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	68da      	ldr	r2, [r3, #12]
 8008338:	4b10      	ldr	r3, [pc, #64]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 800833a:	430a      	orrs	r2, r1
 800833c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800833e:	f000 f829 	bl	8008394 <HAL_RCC_GetSysClockFreq>
 8008342:	0001      	movs	r1, r0
 8008344:	4b0d      	ldr	r3, [pc, #52]	@ (800837c <HAL_RCC_ClockConfig+0x1f8>)
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	0a1b      	lsrs	r3, r3, #8
 800834a:	220f      	movs	r2, #15
 800834c:	401a      	ands	r2, r3
 800834e:	4b0e      	ldr	r3, [pc, #56]	@ (8008388 <HAL_RCC_ClockConfig+0x204>)
 8008350:	0092      	lsls	r2, r2, #2
 8008352:	58d3      	ldr	r3, [r2, r3]
 8008354:	221f      	movs	r2, #31
 8008356:	4013      	ands	r3, r2
 8008358:	000a      	movs	r2, r1
 800835a:	40da      	lsrs	r2, r3
 800835c:	4b0b      	ldr	r3, [pc, #44]	@ (800838c <HAL_RCC_ClockConfig+0x208>)
 800835e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008360:	4b0b      	ldr	r3, [pc, #44]	@ (8008390 <HAL_RCC_ClockConfig+0x20c>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	0018      	movs	r0, r3
 8008366:	f7fc ff9b 	bl	80052a0 <HAL_InitTick>
 800836a:	0003      	movs	r3, r0
}
 800836c:	0018      	movs	r0, r3
 800836e:	46bd      	mov	sp, r7
 8008370:	b004      	add	sp, #16
 8008372:	bd80      	pop	{r7, pc}
 8008374:	40022000 	.word	0x40022000
 8008378:	00001388 	.word	0x00001388
 800837c:	40021000 	.word	0x40021000
 8008380:	fffff0ff 	.word	0xfffff0ff
 8008384:	ffff8fff 	.word	0xffff8fff
 8008388:	0800de78 	.word	0x0800de78
 800838c:	20000010 	.word	0x20000010
 8008390:	20000014 	.word	0x20000014

08008394 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b086      	sub	sp, #24
 8008398:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800839a:	4b3c      	ldr	r3, [pc, #240]	@ (800848c <HAL_RCC_GetSysClockFreq+0xf8>)
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	2238      	movs	r2, #56	@ 0x38
 80083a0:	4013      	ands	r3, r2
 80083a2:	d10f      	bne.n	80083c4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80083a4:	4b39      	ldr	r3, [pc, #228]	@ (800848c <HAL_RCC_GetSysClockFreq+0xf8>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	0adb      	lsrs	r3, r3, #11
 80083aa:	2207      	movs	r2, #7
 80083ac:	4013      	ands	r3, r2
 80083ae:	2201      	movs	r2, #1
 80083b0:	409a      	lsls	r2, r3
 80083b2:	0013      	movs	r3, r2
 80083b4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80083b6:	6839      	ldr	r1, [r7, #0]
 80083b8:	4835      	ldr	r0, [pc, #212]	@ (8008490 <HAL_RCC_GetSysClockFreq+0xfc>)
 80083ba:	f7f7 febd 	bl	8000138 <__udivsi3>
 80083be:	0003      	movs	r3, r0
 80083c0:	613b      	str	r3, [r7, #16]
 80083c2:	e05d      	b.n	8008480 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80083c4:	4b31      	ldr	r3, [pc, #196]	@ (800848c <HAL_RCC_GetSysClockFreq+0xf8>)
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	2238      	movs	r2, #56	@ 0x38
 80083ca:	4013      	ands	r3, r2
 80083cc:	2b08      	cmp	r3, #8
 80083ce:	d102      	bne.n	80083d6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80083d0:	4b30      	ldr	r3, [pc, #192]	@ (8008494 <HAL_RCC_GetSysClockFreq+0x100>)
 80083d2:	613b      	str	r3, [r7, #16]
 80083d4:	e054      	b.n	8008480 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80083d6:	4b2d      	ldr	r3, [pc, #180]	@ (800848c <HAL_RCC_GetSysClockFreq+0xf8>)
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	2238      	movs	r2, #56	@ 0x38
 80083dc:	4013      	ands	r3, r2
 80083de:	2b10      	cmp	r3, #16
 80083e0:	d138      	bne.n	8008454 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80083e2:	4b2a      	ldr	r3, [pc, #168]	@ (800848c <HAL_RCC_GetSysClockFreq+0xf8>)
 80083e4:	68db      	ldr	r3, [r3, #12]
 80083e6:	2203      	movs	r2, #3
 80083e8:	4013      	ands	r3, r2
 80083ea:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80083ec:	4b27      	ldr	r3, [pc, #156]	@ (800848c <HAL_RCC_GetSysClockFreq+0xf8>)
 80083ee:	68db      	ldr	r3, [r3, #12]
 80083f0:	091b      	lsrs	r3, r3, #4
 80083f2:	2207      	movs	r2, #7
 80083f4:	4013      	ands	r3, r2
 80083f6:	3301      	adds	r3, #1
 80083f8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2b03      	cmp	r3, #3
 80083fe:	d10d      	bne.n	800841c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008400:	68b9      	ldr	r1, [r7, #8]
 8008402:	4824      	ldr	r0, [pc, #144]	@ (8008494 <HAL_RCC_GetSysClockFreq+0x100>)
 8008404:	f7f7 fe98 	bl	8000138 <__udivsi3>
 8008408:	0003      	movs	r3, r0
 800840a:	0019      	movs	r1, r3
 800840c:	4b1f      	ldr	r3, [pc, #124]	@ (800848c <HAL_RCC_GetSysClockFreq+0xf8>)
 800840e:	68db      	ldr	r3, [r3, #12]
 8008410:	0a1b      	lsrs	r3, r3, #8
 8008412:	227f      	movs	r2, #127	@ 0x7f
 8008414:	4013      	ands	r3, r2
 8008416:	434b      	muls	r3, r1
 8008418:	617b      	str	r3, [r7, #20]
        break;
 800841a:	e00d      	b.n	8008438 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800841c:	68b9      	ldr	r1, [r7, #8]
 800841e:	481c      	ldr	r0, [pc, #112]	@ (8008490 <HAL_RCC_GetSysClockFreq+0xfc>)
 8008420:	f7f7 fe8a 	bl	8000138 <__udivsi3>
 8008424:	0003      	movs	r3, r0
 8008426:	0019      	movs	r1, r3
 8008428:	4b18      	ldr	r3, [pc, #96]	@ (800848c <HAL_RCC_GetSysClockFreq+0xf8>)
 800842a:	68db      	ldr	r3, [r3, #12]
 800842c:	0a1b      	lsrs	r3, r3, #8
 800842e:	227f      	movs	r2, #127	@ 0x7f
 8008430:	4013      	ands	r3, r2
 8008432:	434b      	muls	r3, r1
 8008434:	617b      	str	r3, [r7, #20]
        break;
 8008436:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8008438:	4b14      	ldr	r3, [pc, #80]	@ (800848c <HAL_RCC_GetSysClockFreq+0xf8>)
 800843a:	68db      	ldr	r3, [r3, #12]
 800843c:	0f5b      	lsrs	r3, r3, #29
 800843e:	2207      	movs	r2, #7
 8008440:	4013      	ands	r3, r2
 8008442:	3301      	adds	r3, #1
 8008444:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8008446:	6879      	ldr	r1, [r7, #4]
 8008448:	6978      	ldr	r0, [r7, #20]
 800844a:	f7f7 fe75 	bl	8000138 <__udivsi3>
 800844e:	0003      	movs	r3, r0
 8008450:	613b      	str	r3, [r7, #16]
 8008452:	e015      	b.n	8008480 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008454:	4b0d      	ldr	r3, [pc, #52]	@ (800848c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	2238      	movs	r2, #56	@ 0x38
 800845a:	4013      	ands	r3, r2
 800845c:	2b20      	cmp	r3, #32
 800845e:	d103      	bne.n	8008468 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8008460:	2380      	movs	r3, #128	@ 0x80
 8008462:	021b      	lsls	r3, r3, #8
 8008464:	613b      	str	r3, [r7, #16]
 8008466:	e00b      	b.n	8008480 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008468:	4b08      	ldr	r3, [pc, #32]	@ (800848c <HAL_RCC_GetSysClockFreq+0xf8>)
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	2238      	movs	r2, #56	@ 0x38
 800846e:	4013      	ands	r3, r2
 8008470:	2b18      	cmp	r3, #24
 8008472:	d103      	bne.n	800847c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8008474:	23fa      	movs	r3, #250	@ 0xfa
 8008476:	01db      	lsls	r3, r3, #7
 8008478:	613b      	str	r3, [r7, #16]
 800847a:	e001      	b.n	8008480 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800847c:	2300      	movs	r3, #0
 800847e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008480:	693b      	ldr	r3, [r7, #16]
}
 8008482:	0018      	movs	r0, r3
 8008484:	46bd      	mov	sp, r7
 8008486:	b006      	add	sp, #24
 8008488:	bd80      	pop	{r7, pc}
 800848a:	46c0      	nop			@ (mov r8, r8)
 800848c:	40021000 	.word	0x40021000
 8008490:	00f42400 	.word	0x00f42400
 8008494:	007a1200 	.word	0x007a1200

08008498 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800849c:	4b02      	ldr	r3, [pc, #8]	@ (80084a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800849e:	681b      	ldr	r3, [r3, #0]
}
 80084a0:	0018      	movs	r0, r3
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	46c0      	nop			@ (mov r8, r8)
 80084a8:	20000010 	.word	0x20000010

080084ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80084ac:	b5b0      	push	{r4, r5, r7, lr}
 80084ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80084b0:	f7ff fff2 	bl	8008498 <HAL_RCC_GetHCLKFreq>
 80084b4:	0004      	movs	r4, r0
 80084b6:	f7ff fb49 	bl	8007b4c <LL_RCC_GetAPB1Prescaler>
 80084ba:	0003      	movs	r3, r0
 80084bc:	0b1a      	lsrs	r2, r3, #12
 80084be:	4b05      	ldr	r3, [pc, #20]	@ (80084d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80084c0:	0092      	lsls	r2, r2, #2
 80084c2:	58d3      	ldr	r3, [r2, r3]
 80084c4:	221f      	movs	r2, #31
 80084c6:	4013      	ands	r3, r2
 80084c8:	40dc      	lsrs	r4, r3
 80084ca:	0023      	movs	r3, r4
}
 80084cc:	0018      	movs	r0, r3
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bdb0      	pop	{r4, r5, r7, pc}
 80084d2:	46c0      	nop			@ (mov r8, r8)
 80084d4:	0800deb8 	.word	0x0800deb8

080084d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b086      	sub	sp, #24
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80084e0:	2313      	movs	r3, #19
 80084e2:	18fb      	adds	r3, r7, r3
 80084e4:	2200      	movs	r2, #0
 80084e6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80084e8:	2312      	movs	r3, #18
 80084ea:	18fb      	adds	r3, r7, r3
 80084ec:	2200      	movs	r2, #0
 80084ee:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681a      	ldr	r2, [r3, #0]
 80084f4:	2380      	movs	r3, #128	@ 0x80
 80084f6:	029b      	lsls	r3, r3, #10
 80084f8:	4013      	ands	r3, r2
 80084fa:	d100      	bne.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x26>
 80084fc:	e0a3      	b.n	8008646 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80084fe:	2011      	movs	r0, #17
 8008500:	183b      	adds	r3, r7, r0
 8008502:	2200      	movs	r2, #0
 8008504:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008506:	4b86      	ldr	r3, [pc, #536]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008508:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800850a:	2380      	movs	r3, #128	@ 0x80
 800850c:	055b      	lsls	r3, r3, #21
 800850e:	4013      	ands	r3, r2
 8008510:	d110      	bne.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008512:	4b83      	ldr	r3, [pc, #524]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008514:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008516:	4b82      	ldr	r3, [pc, #520]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008518:	2180      	movs	r1, #128	@ 0x80
 800851a:	0549      	lsls	r1, r1, #21
 800851c:	430a      	orrs	r2, r1
 800851e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008520:	4b7f      	ldr	r3, [pc, #508]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008522:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008524:	2380      	movs	r3, #128	@ 0x80
 8008526:	055b      	lsls	r3, r3, #21
 8008528:	4013      	ands	r3, r2
 800852a:	60bb      	str	r3, [r7, #8]
 800852c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800852e:	183b      	adds	r3, r7, r0
 8008530:	2201      	movs	r2, #1
 8008532:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008534:	4b7b      	ldr	r3, [pc, #492]	@ (8008724 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	4b7a      	ldr	r3, [pc, #488]	@ (8008724 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800853a:	2180      	movs	r1, #128	@ 0x80
 800853c:	0049      	lsls	r1, r1, #1
 800853e:	430a      	orrs	r2, r1
 8008540:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008542:	f7fc ff09 	bl	8005358 <HAL_GetTick>
 8008546:	0003      	movs	r3, r0
 8008548:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800854a:	e00b      	b.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800854c:	f7fc ff04 	bl	8005358 <HAL_GetTick>
 8008550:	0002      	movs	r2, r0
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	1ad3      	subs	r3, r2, r3
 8008556:	2b02      	cmp	r3, #2
 8008558:	d904      	bls.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800855a:	2313      	movs	r3, #19
 800855c:	18fb      	adds	r3, r7, r3
 800855e:	2203      	movs	r2, #3
 8008560:	701a      	strb	r2, [r3, #0]
        break;
 8008562:	e005      	b.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008564:	4b6f      	ldr	r3, [pc, #444]	@ (8008724 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008566:	681a      	ldr	r2, [r3, #0]
 8008568:	2380      	movs	r3, #128	@ 0x80
 800856a:	005b      	lsls	r3, r3, #1
 800856c:	4013      	ands	r3, r2
 800856e:	d0ed      	beq.n	800854c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8008570:	2313      	movs	r3, #19
 8008572:	18fb      	adds	r3, r7, r3
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d154      	bne.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800857a:	4b69      	ldr	r3, [pc, #420]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800857c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800857e:	23c0      	movs	r3, #192	@ 0xc0
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	4013      	ands	r3, r2
 8008584:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d019      	beq.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	699b      	ldr	r3, [r3, #24]
 8008590:	697a      	ldr	r2, [r7, #20]
 8008592:	429a      	cmp	r2, r3
 8008594:	d014      	beq.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008596:	4b62      	ldr	r3, [pc, #392]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800859a:	4a63      	ldr	r2, [pc, #396]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800859c:	4013      	ands	r3, r2
 800859e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80085a0:	4b5f      	ldr	r3, [pc, #380]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80085a4:	4b5e      	ldr	r3, [pc, #376]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085a6:	2180      	movs	r1, #128	@ 0x80
 80085a8:	0249      	lsls	r1, r1, #9
 80085aa:	430a      	orrs	r2, r1
 80085ac:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80085ae:	4b5c      	ldr	r3, [pc, #368]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085b0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80085b2:	4b5b      	ldr	r3, [pc, #364]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085b4:	495d      	ldr	r1, [pc, #372]	@ (800872c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80085b6:	400a      	ands	r2, r1
 80085b8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80085ba:	4b59      	ldr	r3, [pc, #356]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085bc:	697a      	ldr	r2, [r7, #20]
 80085be:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	2201      	movs	r2, #1
 80085c4:	4013      	ands	r3, r2
 80085c6:	d016      	beq.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085c8:	f7fc fec6 	bl	8005358 <HAL_GetTick>
 80085cc:	0003      	movs	r3, r0
 80085ce:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80085d0:	e00c      	b.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085d2:	f7fc fec1 	bl	8005358 <HAL_GetTick>
 80085d6:	0002      	movs	r2, r0
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	1ad3      	subs	r3, r2, r3
 80085dc:	4a54      	ldr	r2, [pc, #336]	@ (8008730 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d904      	bls.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80085e2:	2313      	movs	r3, #19
 80085e4:	18fb      	adds	r3, r7, r3
 80085e6:	2203      	movs	r2, #3
 80085e8:	701a      	strb	r2, [r3, #0]
            break;
 80085ea:	e004      	b.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80085ec:	4b4c      	ldr	r3, [pc, #304]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80085ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085f0:	2202      	movs	r2, #2
 80085f2:	4013      	ands	r3, r2
 80085f4:	d0ed      	beq.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80085f6:	2313      	movs	r3, #19
 80085f8:	18fb      	adds	r3, r7, r3
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d10a      	bne.n	8008616 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008600:	4b47      	ldr	r3, [pc, #284]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008604:	4a48      	ldr	r2, [pc, #288]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8008606:	4013      	ands	r3, r2
 8008608:	0019      	movs	r1, r3
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	699a      	ldr	r2, [r3, #24]
 800860e:	4b44      	ldr	r3, [pc, #272]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008610:	430a      	orrs	r2, r1
 8008612:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008614:	e00c      	b.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008616:	2312      	movs	r3, #18
 8008618:	18fb      	adds	r3, r7, r3
 800861a:	2213      	movs	r2, #19
 800861c:	18ba      	adds	r2, r7, r2
 800861e:	7812      	ldrb	r2, [r2, #0]
 8008620:	701a      	strb	r2, [r3, #0]
 8008622:	e005      	b.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008624:	2312      	movs	r3, #18
 8008626:	18fb      	adds	r3, r7, r3
 8008628:	2213      	movs	r2, #19
 800862a:	18ba      	adds	r2, r7, r2
 800862c:	7812      	ldrb	r2, [r2, #0]
 800862e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008630:	2311      	movs	r3, #17
 8008632:	18fb      	adds	r3, r7, r3
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	2b01      	cmp	r3, #1
 8008638:	d105      	bne.n	8008646 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800863a:	4b39      	ldr	r3, [pc, #228]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800863c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800863e:	4b38      	ldr	r3, [pc, #224]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008640:	493c      	ldr	r1, [pc, #240]	@ (8008734 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8008642:	400a      	ands	r2, r1
 8008644:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2201      	movs	r2, #1
 800864c:	4013      	ands	r3, r2
 800864e:	d009      	beq.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008650:	4b33      	ldr	r3, [pc, #204]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008654:	2203      	movs	r2, #3
 8008656:	4393      	bics	r3, r2
 8008658:	0019      	movs	r1, r3
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	685a      	ldr	r2, [r3, #4]
 800865e:	4b30      	ldr	r3, [pc, #192]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008660:	430a      	orrs	r2, r1
 8008662:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2202      	movs	r2, #2
 800866a:	4013      	ands	r3, r2
 800866c:	d009      	beq.n	8008682 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800866e:	4b2c      	ldr	r3, [pc, #176]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008672:	220c      	movs	r2, #12
 8008674:	4393      	bics	r3, r2
 8008676:	0019      	movs	r1, r3
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	689a      	ldr	r2, [r3, #8]
 800867c:	4b28      	ldr	r3, [pc, #160]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800867e:	430a      	orrs	r2, r1
 8008680:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2220      	movs	r2, #32
 8008688:	4013      	ands	r3, r2
 800868a:	d009      	beq.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800868c:	4b24      	ldr	r3, [pc, #144]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800868e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008690:	4a29      	ldr	r2, [pc, #164]	@ (8008738 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008692:	4013      	ands	r3, r2
 8008694:	0019      	movs	r1, r3
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	68da      	ldr	r2, [r3, #12]
 800869a:	4b21      	ldr	r3, [pc, #132]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800869c:	430a      	orrs	r2, r1
 800869e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	2380      	movs	r3, #128	@ 0x80
 80086a6:	01db      	lsls	r3, r3, #7
 80086a8:	4013      	ands	r3, r2
 80086aa:	d015      	beq.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80086ac:	4b1c      	ldr	r3, [pc, #112]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	0899      	lsrs	r1, r3, #2
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	695a      	ldr	r2, [r3, #20]
 80086b8:	4b19      	ldr	r3, [pc, #100]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086ba:	430a      	orrs	r2, r1
 80086bc:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	695a      	ldr	r2, [r3, #20]
 80086c2:	2380      	movs	r3, #128	@ 0x80
 80086c4:	05db      	lsls	r3, r3, #23
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d106      	bne.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80086ca:	4b15      	ldr	r3, [pc, #84]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086cc:	68da      	ldr	r2, [r3, #12]
 80086ce:	4b14      	ldr	r3, [pc, #80]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086d0:	2180      	movs	r1, #128	@ 0x80
 80086d2:	0249      	lsls	r1, r1, #9
 80086d4:	430a      	orrs	r2, r1
 80086d6:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	2380      	movs	r3, #128	@ 0x80
 80086de:	011b      	lsls	r3, r3, #4
 80086e0:	4013      	ands	r3, r2
 80086e2:	d016      	beq.n	8008712 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80086e4:	4b0e      	ldr	r3, [pc, #56]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086e8:	4a14      	ldr	r2, [pc, #80]	@ (800873c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80086ea:	4013      	ands	r3, r2
 80086ec:	0019      	movs	r1, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	691a      	ldr	r2, [r3, #16]
 80086f2:	4b0b      	ldr	r3, [pc, #44]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80086f4:	430a      	orrs	r2, r1
 80086f6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	691a      	ldr	r2, [r3, #16]
 80086fc:	2380      	movs	r3, #128	@ 0x80
 80086fe:	01db      	lsls	r3, r3, #7
 8008700:	429a      	cmp	r2, r3
 8008702:	d106      	bne.n	8008712 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008704:	4b06      	ldr	r3, [pc, #24]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8008706:	68da      	ldr	r2, [r3, #12]
 8008708:	4b05      	ldr	r3, [pc, #20]	@ (8008720 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800870a:	2180      	movs	r1, #128	@ 0x80
 800870c:	0249      	lsls	r1, r1, #9
 800870e:	430a      	orrs	r2, r1
 8008710:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8008712:	2312      	movs	r3, #18
 8008714:	18fb      	adds	r3, r7, r3
 8008716:	781b      	ldrb	r3, [r3, #0]
}
 8008718:	0018      	movs	r0, r3
 800871a:	46bd      	mov	sp, r7
 800871c:	b006      	add	sp, #24
 800871e:	bd80      	pop	{r7, pc}
 8008720:	40021000 	.word	0x40021000
 8008724:	40007000 	.word	0x40007000
 8008728:	fffffcff 	.word	0xfffffcff
 800872c:	fffeffff 	.word	0xfffeffff
 8008730:	00001388 	.word	0x00001388
 8008734:	efffffff 	.word	0xefffffff
 8008738:	ffffcfff 	.word	0xffffcfff
 800873c:	ffff3fff 	.word	0xffff3fff

08008740 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b084      	sub	sp, #16
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d101      	bne.n	8008752 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	e0a8      	b.n	80088a4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008756:	2b00      	cmp	r3, #0
 8008758:	d109      	bne.n	800876e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	685a      	ldr	r2, [r3, #4]
 800875e:	2382      	movs	r3, #130	@ 0x82
 8008760:	005b      	lsls	r3, r3, #1
 8008762:	429a      	cmp	r2, r3
 8008764:	d009      	beq.n	800877a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	61da      	str	r2, [r3, #28]
 800876c:	e005      	b.n	800877a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2200      	movs	r2, #0
 800877e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	225d      	movs	r2, #93	@ 0x5d
 8008784:	5c9b      	ldrb	r3, [r3, r2]
 8008786:	b2db      	uxtb	r3, r3
 8008788:	2b00      	cmp	r3, #0
 800878a:	d107      	bne.n	800879c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	225c      	movs	r2, #92	@ 0x5c
 8008790:	2100      	movs	r1, #0
 8008792:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	0018      	movs	r0, r3
 8008798:	f7fc fa42 	bl	8004c20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	225d      	movs	r2, #93	@ 0x5d
 80087a0:	2102      	movs	r1, #2
 80087a2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	681a      	ldr	r2, [r3, #0]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	2140      	movs	r1, #64	@ 0x40
 80087b0:	438a      	bics	r2, r1
 80087b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	68da      	ldr	r2, [r3, #12]
 80087b8:	23e0      	movs	r3, #224	@ 0xe0
 80087ba:	00db      	lsls	r3, r3, #3
 80087bc:	429a      	cmp	r2, r3
 80087be:	d902      	bls.n	80087c6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80087c0:	2300      	movs	r3, #0
 80087c2:	60fb      	str	r3, [r7, #12]
 80087c4:	e002      	b.n	80087cc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80087c6:	2380      	movs	r3, #128	@ 0x80
 80087c8:	015b      	lsls	r3, r3, #5
 80087ca:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	68da      	ldr	r2, [r3, #12]
 80087d0:	23f0      	movs	r3, #240	@ 0xf0
 80087d2:	011b      	lsls	r3, r3, #4
 80087d4:	429a      	cmp	r2, r3
 80087d6:	d008      	beq.n	80087ea <HAL_SPI_Init+0xaa>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	68da      	ldr	r2, [r3, #12]
 80087dc:	23e0      	movs	r3, #224	@ 0xe0
 80087de:	00db      	lsls	r3, r3, #3
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d002      	beq.n	80087ea <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2200      	movs	r2, #0
 80087e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	685a      	ldr	r2, [r3, #4]
 80087ee:	2382      	movs	r3, #130	@ 0x82
 80087f0:	005b      	lsls	r3, r3, #1
 80087f2:	401a      	ands	r2, r3
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6899      	ldr	r1, [r3, #8]
 80087f8:	2384      	movs	r3, #132	@ 0x84
 80087fa:	021b      	lsls	r3, r3, #8
 80087fc:	400b      	ands	r3, r1
 80087fe:	431a      	orrs	r2, r3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	691b      	ldr	r3, [r3, #16]
 8008804:	2102      	movs	r1, #2
 8008806:	400b      	ands	r3, r1
 8008808:	431a      	orrs	r2, r3
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	695b      	ldr	r3, [r3, #20]
 800880e:	2101      	movs	r1, #1
 8008810:	400b      	ands	r3, r1
 8008812:	431a      	orrs	r2, r3
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6999      	ldr	r1, [r3, #24]
 8008818:	2380      	movs	r3, #128	@ 0x80
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	400b      	ands	r3, r1
 800881e:	431a      	orrs	r2, r3
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	69db      	ldr	r3, [r3, #28]
 8008824:	2138      	movs	r1, #56	@ 0x38
 8008826:	400b      	ands	r3, r1
 8008828:	431a      	orrs	r2, r3
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6a1b      	ldr	r3, [r3, #32]
 800882e:	2180      	movs	r1, #128	@ 0x80
 8008830:	400b      	ands	r3, r1
 8008832:	431a      	orrs	r2, r3
 8008834:	0011      	movs	r1, r2
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800883a:	2380      	movs	r3, #128	@ 0x80
 800883c:	019b      	lsls	r3, r3, #6
 800883e:	401a      	ands	r2, r3
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	430a      	orrs	r2, r1
 8008846:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	699b      	ldr	r3, [r3, #24]
 800884c:	0c1b      	lsrs	r3, r3, #16
 800884e:	2204      	movs	r2, #4
 8008850:	401a      	ands	r2, r3
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008856:	2110      	movs	r1, #16
 8008858:	400b      	ands	r3, r1
 800885a:	431a      	orrs	r2, r3
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008860:	2108      	movs	r1, #8
 8008862:	400b      	ands	r3, r1
 8008864:	431a      	orrs	r2, r3
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	68d9      	ldr	r1, [r3, #12]
 800886a:	23f0      	movs	r3, #240	@ 0xf0
 800886c:	011b      	lsls	r3, r3, #4
 800886e:	400b      	ands	r3, r1
 8008870:	431a      	orrs	r2, r3
 8008872:	0011      	movs	r1, r2
 8008874:	68fa      	ldr	r2, [r7, #12]
 8008876:	2380      	movs	r3, #128	@ 0x80
 8008878:	015b      	lsls	r3, r3, #5
 800887a:	401a      	ands	r2, r3
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	430a      	orrs	r2, r1
 8008882:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	69da      	ldr	r2, [r3, #28]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4907      	ldr	r1, [pc, #28]	@ (80088ac <HAL_SPI_Init+0x16c>)
 8008890:	400a      	ands	r2, r1
 8008892:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2200      	movs	r2, #0
 8008898:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	225d      	movs	r2, #93	@ 0x5d
 800889e:	2101      	movs	r1, #1
 80088a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80088a2:	2300      	movs	r3, #0
}
 80088a4:	0018      	movs	r0, r3
 80088a6:	46bd      	mov	sp, r7
 80088a8:	b004      	add	sp, #16
 80088aa:	bd80      	pop	{r7, pc}
 80088ac:	fffff7ff 	.word	0xfffff7ff

080088b0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088b0:	b590      	push	{r4, r7, lr}
 80088b2:	b089      	sub	sp, #36	@ 0x24
 80088b4:	af02      	add	r7, sp, #8
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	60b9      	str	r1, [r7, #8]
 80088ba:	603b      	str	r3, [r7, #0]
 80088bc:	1dbb      	adds	r3, r7, #6
 80088be:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80088c0:	2117      	movs	r1, #23
 80088c2:	187b      	adds	r3, r7, r1
 80088c4:	2200      	movs	r2, #0
 80088c6:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	225d      	movs	r2, #93	@ 0x5d
 80088cc:	5c9b      	ldrb	r3, [r3, r2]
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d003      	beq.n	80088dc <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80088d4:	187b      	adds	r3, r7, r1
 80088d6:	2202      	movs	r2, #2
 80088d8:	701a      	strb	r2, [r3, #0]
    goto error;
 80088da:	e12b      	b.n	8008b34 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	685a      	ldr	r2, [r3, #4]
 80088e0:	2382      	movs	r3, #130	@ 0x82
 80088e2:	005b      	lsls	r3, r3, #1
 80088e4:	429a      	cmp	r2, r3
 80088e6:	d113      	bne.n	8008910 <HAL_SPI_Receive+0x60>
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	689b      	ldr	r3, [r3, #8]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d10f      	bne.n	8008910 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	225d      	movs	r2, #93	@ 0x5d
 80088f4:	2104      	movs	r1, #4
 80088f6:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80088f8:	1dbb      	adds	r3, r7, #6
 80088fa:	881c      	ldrh	r4, [r3, #0]
 80088fc:	68ba      	ldr	r2, [r7, #8]
 80088fe:	68b9      	ldr	r1, [r7, #8]
 8008900:	68f8      	ldr	r0, [r7, #12]
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	9300      	str	r3, [sp, #0]
 8008906:	0023      	movs	r3, r4
 8008908:	f000 f924 	bl	8008b54 <HAL_SPI_TransmitReceive>
 800890c:	0003      	movs	r3, r0
 800890e:	e118      	b.n	8008b42 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	225c      	movs	r2, #92	@ 0x5c
 8008914:	5c9b      	ldrb	r3, [r3, r2]
 8008916:	2b01      	cmp	r3, #1
 8008918:	d101      	bne.n	800891e <HAL_SPI_Receive+0x6e>
 800891a:	2302      	movs	r3, #2
 800891c:	e111      	b.n	8008b42 <HAL_SPI_Receive+0x292>
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	225c      	movs	r2, #92	@ 0x5c
 8008922:	2101      	movs	r1, #1
 8008924:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008926:	f7fc fd17 	bl	8005358 <HAL_GetTick>
 800892a:	0003      	movs	r3, r0
 800892c:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d003      	beq.n	800893c <HAL_SPI_Receive+0x8c>
 8008934:	1dbb      	adds	r3, r7, #6
 8008936:	881b      	ldrh	r3, [r3, #0]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d104      	bne.n	8008946 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 800893c:	2317      	movs	r3, #23
 800893e:	18fb      	adds	r3, r7, r3
 8008940:	2201      	movs	r2, #1
 8008942:	701a      	strb	r2, [r3, #0]
    goto error;
 8008944:	e0f6      	b.n	8008b34 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	225d      	movs	r2, #93	@ 0x5d
 800894a:	2104      	movs	r1, #4
 800894c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2200      	movs	r2, #0
 8008952:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	68ba      	ldr	r2, [r7, #8]
 8008958:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	1dba      	adds	r2, r7, #6
 800895e:	2144      	movs	r1, #68	@ 0x44
 8008960:	8812      	ldrh	r2, [r2, #0]
 8008962:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	1dba      	adds	r2, r7, #6
 8008968:	2146      	movs	r1, #70	@ 0x46
 800896a:	8812      	ldrh	r2, [r2, #0]
 800896c:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2200      	movs	r2, #0
 8008972:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2200      	movs	r2, #0
 8008978:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2200      	movs	r2, #0
 800897e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2200      	movs	r2, #0
 8008984:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2200      	movs	r2, #0
 800898a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	68da      	ldr	r2, [r3, #12]
 8008990:	23e0      	movs	r3, #224	@ 0xe0
 8008992:	00db      	lsls	r3, r3, #3
 8008994:	429a      	cmp	r2, r3
 8008996:	d908      	bls.n	80089aa <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	685a      	ldr	r2, [r3, #4]
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	496a      	ldr	r1, [pc, #424]	@ (8008b4c <HAL_SPI_Receive+0x29c>)
 80089a4:	400a      	ands	r2, r1
 80089a6:	605a      	str	r2, [r3, #4]
 80089a8:	e008      	b.n	80089bc <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	685a      	ldr	r2, [r3, #4]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2180      	movs	r1, #128	@ 0x80
 80089b6:	0149      	lsls	r1, r1, #5
 80089b8:	430a      	orrs	r2, r1
 80089ba:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	689a      	ldr	r2, [r3, #8]
 80089c0:	2380      	movs	r3, #128	@ 0x80
 80089c2:	021b      	lsls	r3, r3, #8
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d10f      	bne.n	80089e8 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	2140      	movs	r1, #64	@ 0x40
 80089d4:	438a      	bics	r2, r1
 80089d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	681a      	ldr	r2, [r3, #0]
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	495b      	ldr	r1, [pc, #364]	@ (8008b50 <HAL_SPI_Receive+0x2a0>)
 80089e4:	400a      	ands	r2, r1
 80089e6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	2240      	movs	r2, #64	@ 0x40
 80089f0:	4013      	ands	r3, r2
 80089f2:	2b40      	cmp	r3, #64	@ 0x40
 80089f4:	d007      	beq.n	8008a06 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	2140      	movs	r1, #64	@ 0x40
 8008a02:	430a      	orrs	r2, r1
 8008a04:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	68da      	ldr	r2, [r3, #12]
 8008a0a:	23e0      	movs	r3, #224	@ 0xe0
 8008a0c:	00db      	lsls	r3, r3, #3
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d900      	bls.n	8008a14 <HAL_SPI_Receive+0x164>
 8008a12:	e071      	b.n	8008af8 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008a14:	e035      	b.n	8008a82 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	689b      	ldr	r3, [r3, #8]
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	4013      	ands	r3, r2
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d117      	bne.n	8008a54 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	330c      	adds	r3, #12
 8008a2a:	001a      	movs	r2, r3
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a30:	7812      	ldrb	r2, [r2, #0]
 8008a32:	b2d2      	uxtb	r2, r2
 8008a34:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a3a:	1c5a      	adds	r2, r3, #1
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2246      	movs	r2, #70	@ 0x46
 8008a44:	5a9b      	ldrh	r3, [r3, r2]
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	3b01      	subs	r3, #1
 8008a4a:	b299      	uxth	r1, r3
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2246      	movs	r2, #70	@ 0x46
 8008a50:	5299      	strh	r1, [r3, r2]
 8008a52:	e016      	b.n	8008a82 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a54:	f7fc fc80 	bl	8005358 <HAL_GetTick>
 8008a58:	0002      	movs	r2, r0
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	1ad3      	subs	r3, r2, r3
 8008a5e:	683a      	ldr	r2, [r7, #0]
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d802      	bhi.n	8008a6a <HAL_SPI_Receive+0x1ba>
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	3301      	adds	r3, #1
 8008a68:	d102      	bne.n	8008a70 <HAL_SPI_Receive+0x1c0>
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d108      	bne.n	8008a82 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8008a70:	2317      	movs	r3, #23
 8008a72:	18fb      	adds	r3, r7, r3
 8008a74:	2203      	movs	r2, #3
 8008a76:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	225d      	movs	r2, #93	@ 0x5d
 8008a7c:	2101      	movs	r1, #1
 8008a7e:	5499      	strb	r1, [r3, r2]
          goto error;
 8008a80:	e058      	b.n	8008b34 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	2246      	movs	r2, #70	@ 0x46
 8008a86:	5a9b      	ldrh	r3, [r3, r2]
 8008a88:	b29b      	uxth	r3, r3
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1c3      	bne.n	8008a16 <HAL_SPI_Receive+0x166>
 8008a8e:	e039      	b.n	8008b04 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	689b      	ldr	r3, [r3, #8]
 8008a96:	2201      	movs	r2, #1
 8008a98:	4013      	ands	r3, r2
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	d115      	bne.n	8008aca <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	68da      	ldr	r2, [r3, #12]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aa8:	b292      	uxth	r2, r2
 8008aaa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ab0:	1c9a      	adds	r2, r3, #2
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2246      	movs	r2, #70	@ 0x46
 8008aba:	5a9b      	ldrh	r3, [r3, r2]
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	3b01      	subs	r3, #1
 8008ac0:	b299      	uxth	r1, r3
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	2246      	movs	r2, #70	@ 0x46
 8008ac6:	5299      	strh	r1, [r3, r2]
 8008ac8:	e016      	b.n	8008af8 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008aca:	f7fc fc45 	bl	8005358 <HAL_GetTick>
 8008ace:	0002      	movs	r2, r0
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	1ad3      	subs	r3, r2, r3
 8008ad4:	683a      	ldr	r2, [r7, #0]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d802      	bhi.n	8008ae0 <HAL_SPI_Receive+0x230>
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	3301      	adds	r3, #1
 8008ade:	d102      	bne.n	8008ae6 <HAL_SPI_Receive+0x236>
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d108      	bne.n	8008af8 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8008ae6:	2317      	movs	r3, #23
 8008ae8:	18fb      	adds	r3, r7, r3
 8008aea:	2203      	movs	r2, #3
 8008aec:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	225d      	movs	r2, #93	@ 0x5d
 8008af2:	2101      	movs	r1, #1
 8008af4:	5499      	strb	r1, [r3, r2]
          goto error;
 8008af6:	e01d      	b.n	8008b34 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2246      	movs	r2, #70	@ 0x46
 8008afc:	5a9b      	ldrh	r3, [r3, r2]
 8008afe:	b29b      	uxth	r3, r3
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1c5      	bne.n	8008a90 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b04:	693a      	ldr	r2, [r7, #16]
 8008b06:	6839      	ldr	r1, [r7, #0]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	0018      	movs	r0, r3
 8008b0c:	f000 fb34 	bl	8009178 <SPI_EndRxTransaction>
 8008b10:	1e03      	subs	r3, r0, #0
 8008b12:	d002      	beq.n	8008b1a <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	2220      	movs	r2, #32
 8008b18:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d004      	beq.n	8008b2c <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8008b22:	2317      	movs	r3, #23
 8008b24:	18fb      	adds	r3, r7, r3
 8008b26:	2201      	movs	r2, #1
 8008b28:	701a      	strb	r2, [r3, #0]
 8008b2a:	e003      	b.n	8008b34 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	225d      	movs	r2, #93	@ 0x5d
 8008b30:	2101      	movs	r1, #1
 8008b32:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	225c      	movs	r2, #92	@ 0x5c
 8008b38:	2100      	movs	r1, #0
 8008b3a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008b3c:	2317      	movs	r3, #23
 8008b3e:	18fb      	adds	r3, r7, r3
 8008b40:	781b      	ldrb	r3, [r3, #0]
}
 8008b42:	0018      	movs	r0, r3
 8008b44:	46bd      	mov	sp, r7
 8008b46:	b007      	add	sp, #28
 8008b48:	bd90      	pop	{r4, r7, pc}
 8008b4a:	46c0      	nop			@ (mov r8, r8)
 8008b4c:	ffffefff 	.word	0xffffefff
 8008b50:	ffffbfff 	.word	0xffffbfff

08008b54 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b08a      	sub	sp, #40	@ 0x28
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	60f8      	str	r0, [r7, #12]
 8008b5c:	60b9      	str	r1, [r7, #8]
 8008b5e:	607a      	str	r2, [r7, #4]
 8008b60:	001a      	movs	r2, r3
 8008b62:	1cbb      	adds	r3, r7, #2
 8008b64:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008b66:	2301      	movs	r3, #1
 8008b68:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008b6a:	2323      	movs	r3, #35	@ 0x23
 8008b6c:	18fb      	adds	r3, r7, r3
 8008b6e:	2200      	movs	r2, #0
 8008b70:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	225c      	movs	r2, #92	@ 0x5c
 8008b76:	5c9b      	ldrb	r3, [r3, r2]
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d101      	bne.n	8008b80 <HAL_SPI_TransmitReceive+0x2c>
 8008b7c:	2302      	movs	r3, #2
 8008b7e:	e1c4      	b.n	8008f0a <HAL_SPI_TransmitReceive+0x3b6>
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	225c      	movs	r2, #92	@ 0x5c
 8008b84:	2101      	movs	r1, #1
 8008b86:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b88:	f7fc fbe6 	bl	8005358 <HAL_GetTick>
 8008b8c:	0003      	movs	r3, r0
 8008b8e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008b90:	201b      	movs	r0, #27
 8008b92:	183b      	adds	r3, r7, r0
 8008b94:	68fa      	ldr	r2, [r7, #12]
 8008b96:	215d      	movs	r1, #93	@ 0x5d
 8008b98:	5c52      	ldrb	r2, [r2, r1]
 8008b9a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008ba2:	2312      	movs	r3, #18
 8008ba4:	18fb      	adds	r3, r7, r3
 8008ba6:	1cba      	adds	r2, r7, #2
 8008ba8:	8812      	ldrh	r2, [r2, #0]
 8008baa:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008bac:	183b      	adds	r3, r7, r0
 8008bae:	781b      	ldrb	r3, [r3, #0]
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d011      	beq.n	8008bd8 <HAL_SPI_TransmitReceive+0x84>
 8008bb4:	697a      	ldr	r2, [r7, #20]
 8008bb6:	2382      	movs	r3, #130	@ 0x82
 8008bb8:	005b      	lsls	r3, r3, #1
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d107      	bne.n	8008bce <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d103      	bne.n	8008bce <HAL_SPI_TransmitReceive+0x7a>
 8008bc6:	183b      	adds	r3, r7, r0
 8008bc8:	781b      	ldrb	r3, [r3, #0]
 8008bca:	2b04      	cmp	r3, #4
 8008bcc:	d004      	beq.n	8008bd8 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8008bce:	2323      	movs	r3, #35	@ 0x23
 8008bd0:	18fb      	adds	r3, r7, r3
 8008bd2:	2202      	movs	r2, #2
 8008bd4:	701a      	strb	r2, [r3, #0]
    goto error;
 8008bd6:	e191      	b.n	8008efc <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d006      	beq.n	8008bec <HAL_SPI_TransmitReceive+0x98>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d003      	beq.n	8008bec <HAL_SPI_TransmitReceive+0x98>
 8008be4:	1cbb      	adds	r3, r7, #2
 8008be6:	881b      	ldrh	r3, [r3, #0]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d104      	bne.n	8008bf6 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8008bec:	2323      	movs	r3, #35	@ 0x23
 8008bee:	18fb      	adds	r3, r7, r3
 8008bf0:	2201      	movs	r2, #1
 8008bf2:	701a      	strb	r2, [r3, #0]
    goto error;
 8008bf4:	e182      	b.n	8008efc <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	225d      	movs	r2, #93	@ 0x5d
 8008bfa:	5c9b      	ldrb	r3, [r3, r2]
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	2b04      	cmp	r3, #4
 8008c00:	d003      	beq.n	8008c0a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	225d      	movs	r2, #93	@ 0x5d
 8008c06:	2105      	movs	r1, #5
 8008c08:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	1cba      	adds	r2, r7, #2
 8008c1a:	2146      	movs	r1, #70	@ 0x46
 8008c1c:	8812      	ldrh	r2, [r2, #0]
 8008c1e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	1cba      	adds	r2, r7, #2
 8008c24:	2144      	movs	r1, #68	@ 0x44
 8008c26:	8812      	ldrh	r2, [r2, #0]
 8008c28:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	68ba      	ldr	r2, [r7, #8]
 8008c2e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	1cba      	adds	r2, r7, #2
 8008c34:	8812      	ldrh	r2, [r2, #0]
 8008c36:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	1cba      	adds	r2, r7, #2
 8008c3c:	8812      	ldrh	r2, [r2, #0]
 8008c3e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2200      	movs	r2, #0
 8008c44:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	68da      	ldr	r2, [r3, #12]
 8008c50:	23e0      	movs	r3, #224	@ 0xe0
 8008c52:	00db      	lsls	r3, r3, #3
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d908      	bls.n	8008c6a <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	685a      	ldr	r2, [r3, #4]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	49ac      	ldr	r1, [pc, #688]	@ (8008f14 <HAL_SPI_TransmitReceive+0x3c0>)
 8008c64:	400a      	ands	r2, r1
 8008c66:	605a      	str	r2, [r3, #4]
 8008c68:	e008      	b.n	8008c7c <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	685a      	ldr	r2, [r3, #4]
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	2180      	movs	r1, #128	@ 0x80
 8008c76:	0149      	lsls	r1, r1, #5
 8008c78:	430a      	orrs	r2, r1
 8008c7a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	2240      	movs	r2, #64	@ 0x40
 8008c84:	4013      	ands	r3, r2
 8008c86:	2b40      	cmp	r3, #64	@ 0x40
 8008c88:	d007      	beq.n	8008c9a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	2140      	movs	r1, #64	@ 0x40
 8008c96:	430a      	orrs	r2, r1
 8008c98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	68da      	ldr	r2, [r3, #12]
 8008c9e:	23e0      	movs	r3, #224	@ 0xe0
 8008ca0:	00db      	lsls	r3, r3, #3
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d800      	bhi.n	8008ca8 <HAL_SPI_TransmitReceive+0x154>
 8008ca6:	e083      	b.n	8008db0 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d005      	beq.n	8008cbc <HAL_SPI_TransmitReceive+0x168>
 8008cb0:	2312      	movs	r3, #18
 8008cb2:	18fb      	adds	r3, r7, r3
 8008cb4:	881b      	ldrh	r3, [r3, #0]
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d000      	beq.n	8008cbc <HAL_SPI_TransmitReceive+0x168>
 8008cba:	e06d      	b.n	8008d98 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cc0:	881a      	ldrh	r2, [r3, #0]
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ccc:	1c9a      	adds	r2, r3, #2
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	b29a      	uxth	r2, r3
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ce0:	e05a      	b.n	8008d98 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	689b      	ldr	r3, [r3, #8]
 8008ce8:	2202      	movs	r2, #2
 8008cea:	4013      	ands	r3, r2
 8008cec:	2b02      	cmp	r3, #2
 8008cee:	d11b      	bne.n	8008d28 <HAL_SPI_TransmitReceive+0x1d4>
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cf4:	b29b      	uxth	r3, r3
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d016      	beq.n	8008d28 <HAL_SPI_TransmitReceive+0x1d4>
 8008cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d113      	bne.n	8008d28 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d04:	881a      	ldrh	r2, [r3, #0]
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d10:	1c9a      	adds	r2, r3, #2
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d1a:	b29b      	uxth	r3, r3
 8008d1c:	3b01      	subs	r3, #1
 8008d1e:	b29a      	uxth	r2, r3
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008d24:	2300      	movs	r3, #0
 8008d26:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	2201      	movs	r2, #1
 8008d30:	4013      	ands	r3, r2
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	d11c      	bne.n	8008d70 <HAL_SPI_TransmitReceive+0x21c>
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2246      	movs	r2, #70	@ 0x46
 8008d3a:	5a9b      	ldrh	r3, [r3, r2]
 8008d3c:	b29b      	uxth	r3, r3
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d016      	beq.n	8008d70 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	68da      	ldr	r2, [r3, #12]
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d4c:	b292      	uxth	r2, r2
 8008d4e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d54:	1c9a      	adds	r2, r3, #2
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2246      	movs	r2, #70	@ 0x46
 8008d5e:	5a9b      	ldrh	r3, [r3, r2]
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	3b01      	subs	r3, #1
 8008d64:	b299      	uxth	r1, r3
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2246      	movs	r2, #70	@ 0x46
 8008d6a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008d70:	f7fc faf2 	bl	8005358 <HAL_GetTick>
 8008d74:	0002      	movs	r2, r0
 8008d76:	69fb      	ldr	r3, [r7, #28]
 8008d78:	1ad3      	subs	r3, r2, r3
 8008d7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d7c:	429a      	cmp	r2, r3
 8008d7e:	d80b      	bhi.n	8008d98 <HAL_SPI_TransmitReceive+0x244>
 8008d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d82:	3301      	adds	r3, #1
 8008d84:	d008      	beq.n	8008d98 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8008d86:	2323      	movs	r3, #35	@ 0x23
 8008d88:	18fb      	adds	r3, r7, r3
 8008d8a:	2203      	movs	r2, #3
 8008d8c:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	225d      	movs	r2, #93	@ 0x5d
 8008d92:	2101      	movs	r1, #1
 8008d94:	5499      	strb	r1, [r3, r2]
        goto error;
 8008d96:	e0b1      	b.n	8008efc <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d19f      	bne.n	8008ce2 <HAL_SPI_TransmitReceive+0x18e>
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2246      	movs	r2, #70	@ 0x46
 8008da6:	5a9b      	ldrh	r3, [r3, r2]
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d199      	bne.n	8008ce2 <HAL_SPI_TransmitReceive+0x18e>
 8008dae:	e089      	b.n	8008ec4 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d005      	beq.n	8008dc4 <HAL_SPI_TransmitReceive+0x270>
 8008db8:	2312      	movs	r3, #18
 8008dba:	18fb      	adds	r3, r7, r3
 8008dbc:	881b      	ldrh	r3, [r3, #0]
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d000      	beq.n	8008dc4 <HAL_SPI_TransmitReceive+0x270>
 8008dc2:	e074      	b.n	8008eae <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	330c      	adds	r3, #12
 8008dce:	7812      	ldrb	r2, [r2, #0]
 8008dd0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dd6:	1c5a      	adds	r2, r3, #1
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	3b01      	subs	r3, #1
 8008de4:	b29a      	uxth	r2, r3
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008dea:	e060      	b.n	8008eae <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	2202      	movs	r2, #2
 8008df4:	4013      	ands	r3, r2
 8008df6:	2b02      	cmp	r3, #2
 8008df8:	d11c      	bne.n	8008e34 <HAL_SPI_TransmitReceive+0x2e0>
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d017      	beq.n	8008e34 <HAL_SPI_TransmitReceive+0x2e0>
 8008e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d114      	bne.n	8008e34 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	330c      	adds	r3, #12
 8008e14:	7812      	ldrb	r2, [r2, #0]
 8008e16:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e1c:	1c5a      	adds	r2, r3, #1
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e26:	b29b      	uxth	r3, r3
 8008e28:	3b01      	subs	r3, #1
 8008e2a:	b29a      	uxth	r2, r3
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e30:	2300      	movs	r3, #0
 8008e32:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	689b      	ldr	r3, [r3, #8]
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	4013      	ands	r3, r2
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	d11e      	bne.n	8008e80 <HAL_SPI_TransmitReceive+0x32c>
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	2246      	movs	r2, #70	@ 0x46
 8008e46:	5a9b      	ldrh	r3, [r3, r2]
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d018      	beq.n	8008e80 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	330c      	adds	r3, #12
 8008e54:	001a      	movs	r2, r3
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e5a:	7812      	ldrb	r2, [r2, #0]
 8008e5c:	b2d2      	uxtb	r2, r2
 8008e5e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e64:	1c5a      	adds	r2, r3, #1
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2246      	movs	r2, #70	@ 0x46
 8008e6e:	5a9b      	ldrh	r3, [r3, r2]
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	3b01      	subs	r3, #1
 8008e74:	b299      	uxth	r1, r3
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	2246      	movs	r2, #70	@ 0x46
 8008e7a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008e80:	f7fc fa6a 	bl	8005358 <HAL_GetTick>
 8008e84:	0002      	movs	r2, r0
 8008e86:	69fb      	ldr	r3, [r7, #28]
 8008e88:	1ad3      	subs	r3, r2, r3
 8008e8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d802      	bhi.n	8008e96 <HAL_SPI_TransmitReceive+0x342>
 8008e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e92:	3301      	adds	r3, #1
 8008e94:	d102      	bne.n	8008e9c <HAL_SPI_TransmitReceive+0x348>
 8008e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d108      	bne.n	8008eae <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8008e9c:	2323      	movs	r3, #35	@ 0x23
 8008e9e:	18fb      	adds	r3, r7, r3
 8008ea0:	2203      	movs	r2, #3
 8008ea2:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	225d      	movs	r2, #93	@ 0x5d
 8008ea8:	2101      	movs	r1, #1
 8008eaa:	5499      	strb	r1, [r3, r2]
        goto error;
 8008eac:	e026      	b.n	8008efc <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d199      	bne.n	8008dec <HAL_SPI_TransmitReceive+0x298>
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2246      	movs	r2, #70	@ 0x46
 8008ebc:	5a9b      	ldrh	r3, [r3, r2]
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d193      	bne.n	8008dec <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ec4:	69fa      	ldr	r2, [r7, #28]
 8008ec6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	0018      	movs	r0, r3
 8008ecc:	f000 f9b2 	bl	8009234 <SPI_EndRxTxTransaction>
 8008ed0:	1e03      	subs	r3, r0, #0
 8008ed2:	d006      	beq.n	8008ee2 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8008ed4:	2323      	movs	r3, #35	@ 0x23
 8008ed6:	18fb      	adds	r3, r7, r3
 8008ed8:	2201      	movs	r2, #1
 8008eda:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	2220      	movs	r2, #32
 8008ee0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d004      	beq.n	8008ef4 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8008eea:	2323      	movs	r3, #35	@ 0x23
 8008eec:	18fb      	adds	r3, r7, r3
 8008eee:	2201      	movs	r2, #1
 8008ef0:	701a      	strb	r2, [r3, #0]
 8008ef2:	e003      	b.n	8008efc <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	225d      	movs	r2, #93	@ 0x5d
 8008ef8:	2101      	movs	r1, #1
 8008efa:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	225c      	movs	r2, #92	@ 0x5c
 8008f00:	2100      	movs	r1, #0
 8008f02:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008f04:	2323      	movs	r3, #35	@ 0x23
 8008f06:	18fb      	adds	r3, r7, r3
 8008f08:	781b      	ldrb	r3, [r3, #0]
}
 8008f0a:	0018      	movs	r0, r3
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	b00a      	add	sp, #40	@ 0x28
 8008f10:	bd80      	pop	{r7, pc}
 8008f12:	46c0      	nop			@ (mov r8, r8)
 8008f14:	ffffefff 	.word	0xffffefff

08008f18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b088      	sub	sp, #32
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	603b      	str	r3, [r7, #0]
 8008f24:	1dfb      	adds	r3, r7, #7
 8008f26:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008f28:	f7fc fa16 	bl	8005358 <HAL_GetTick>
 8008f2c:	0002      	movs	r2, r0
 8008f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f30:	1a9b      	subs	r3, r3, r2
 8008f32:	683a      	ldr	r2, [r7, #0]
 8008f34:	18d3      	adds	r3, r2, r3
 8008f36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008f38:	f7fc fa0e 	bl	8005358 <HAL_GetTick>
 8008f3c:	0003      	movs	r3, r0
 8008f3e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008f40:	4b3a      	ldr	r3, [pc, #232]	@ (800902c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	015b      	lsls	r3, r3, #5
 8008f46:	0d1b      	lsrs	r3, r3, #20
 8008f48:	69fa      	ldr	r2, [r7, #28]
 8008f4a:	4353      	muls	r3, r2
 8008f4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f4e:	e058      	b.n	8009002 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	3301      	adds	r3, #1
 8008f54:	d055      	beq.n	8009002 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f56:	f7fc f9ff 	bl	8005358 <HAL_GetTick>
 8008f5a:	0002      	movs	r2, r0
 8008f5c:	69bb      	ldr	r3, [r7, #24]
 8008f5e:	1ad3      	subs	r3, r2, r3
 8008f60:	69fa      	ldr	r2, [r7, #28]
 8008f62:	429a      	cmp	r2, r3
 8008f64:	d902      	bls.n	8008f6c <SPI_WaitFlagStateUntilTimeout+0x54>
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d142      	bne.n	8008ff2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	685a      	ldr	r2, [r3, #4]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	21e0      	movs	r1, #224	@ 0xe0
 8008f78:	438a      	bics	r2, r1
 8008f7a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	685a      	ldr	r2, [r3, #4]
 8008f80:	2382      	movs	r3, #130	@ 0x82
 8008f82:	005b      	lsls	r3, r3, #1
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d113      	bne.n	8008fb0 <SPI_WaitFlagStateUntilTimeout+0x98>
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	689a      	ldr	r2, [r3, #8]
 8008f8c:	2380      	movs	r3, #128	@ 0x80
 8008f8e:	021b      	lsls	r3, r3, #8
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d005      	beq.n	8008fa0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	689a      	ldr	r2, [r3, #8]
 8008f98:	2380      	movs	r3, #128	@ 0x80
 8008f9a:	00db      	lsls	r3, r3, #3
 8008f9c:	429a      	cmp	r2, r3
 8008f9e:	d107      	bne.n	8008fb0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	681a      	ldr	r2, [r3, #0]
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	2140      	movs	r1, #64	@ 0x40
 8008fac:	438a      	bics	r2, r1
 8008fae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008fb4:	2380      	movs	r3, #128	@ 0x80
 8008fb6:	019b      	lsls	r3, r3, #6
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d110      	bne.n	8008fde <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	491a      	ldr	r1, [pc, #104]	@ (8009030 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8008fc8:	400a      	ands	r2, r1
 8008fca:	601a      	str	r2, [r3, #0]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	2180      	movs	r1, #128	@ 0x80
 8008fd8:	0189      	lsls	r1, r1, #6
 8008fda:	430a      	orrs	r2, r1
 8008fdc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	225d      	movs	r2, #93	@ 0x5d
 8008fe2:	2101      	movs	r1, #1
 8008fe4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	225c      	movs	r2, #92	@ 0x5c
 8008fea:	2100      	movs	r1, #0
 8008fec:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008fee:	2303      	movs	r3, #3
 8008ff0:	e017      	b.n	8009022 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d101      	bne.n	8008ffc <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	3b01      	subs	r3, #1
 8009000:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	689b      	ldr	r3, [r3, #8]
 8009008:	68ba      	ldr	r2, [r7, #8]
 800900a:	4013      	ands	r3, r2
 800900c:	68ba      	ldr	r2, [r7, #8]
 800900e:	1ad3      	subs	r3, r2, r3
 8009010:	425a      	negs	r2, r3
 8009012:	4153      	adcs	r3, r2
 8009014:	b2db      	uxtb	r3, r3
 8009016:	001a      	movs	r2, r3
 8009018:	1dfb      	adds	r3, r7, #7
 800901a:	781b      	ldrb	r3, [r3, #0]
 800901c:	429a      	cmp	r2, r3
 800901e:	d197      	bne.n	8008f50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009020:	2300      	movs	r3, #0
}
 8009022:	0018      	movs	r0, r3
 8009024:	46bd      	mov	sp, r7
 8009026:	b008      	add	sp, #32
 8009028:	bd80      	pop	{r7, pc}
 800902a:	46c0      	nop			@ (mov r8, r8)
 800902c:	20000010 	.word	0x20000010
 8009030:	ffffdfff 	.word	0xffffdfff

08009034 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b08a      	sub	sp, #40	@ 0x28
 8009038:	af00      	add	r7, sp, #0
 800903a:	60f8      	str	r0, [r7, #12]
 800903c:	60b9      	str	r1, [r7, #8]
 800903e:	607a      	str	r2, [r7, #4]
 8009040:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009042:	2317      	movs	r3, #23
 8009044:	18fb      	adds	r3, r7, r3
 8009046:	2200      	movs	r2, #0
 8009048:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800904a:	f7fc f985 	bl	8005358 <HAL_GetTick>
 800904e:	0002      	movs	r2, r0
 8009050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009052:	1a9b      	subs	r3, r3, r2
 8009054:	683a      	ldr	r2, [r7, #0]
 8009056:	18d3      	adds	r3, r2, r3
 8009058:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800905a:	f7fc f97d 	bl	8005358 <HAL_GetTick>
 800905e:	0003      	movs	r3, r0
 8009060:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	330c      	adds	r3, #12
 8009068:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800906a:	4b41      	ldr	r3, [pc, #260]	@ (8009170 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800906c:	681a      	ldr	r2, [r3, #0]
 800906e:	0013      	movs	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	189b      	adds	r3, r3, r2
 8009074:	00da      	lsls	r2, r3, #3
 8009076:	1ad3      	subs	r3, r2, r3
 8009078:	0d1b      	lsrs	r3, r3, #20
 800907a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800907c:	4353      	muls	r3, r2
 800907e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009080:	e068      	b.n	8009154 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009082:	68ba      	ldr	r2, [r7, #8]
 8009084:	23c0      	movs	r3, #192	@ 0xc0
 8009086:	00db      	lsls	r3, r3, #3
 8009088:	429a      	cmp	r2, r3
 800908a:	d10a      	bne.n	80090a2 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d107      	bne.n	80090a2 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009092:	69fb      	ldr	r3, [r7, #28]
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	b2da      	uxtb	r2, r3
 8009098:	2117      	movs	r1, #23
 800909a:	187b      	adds	r3, r7, r1
 800909c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800909e:	187b      	adds	r3, r7, r1
 80090a0:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	3301      	adds	r3, #1
 80090a6:	d055      	beq.n	8009154 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80090a8:	f7fc f956 	bl	8005358 <HAL_GetTick>
 80090ac:	0002      	movs	r2, r0
 80090ae:	6a3b      	ldr	r3, [r7, #32]
 80090b0:	1ad3      	subs	r3, r2, r3
 80090b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d902      	bls.n	80090be <SPI_WaitFifoStateUntilTimeout+0x8a>
 80090b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d142      	bne.n	8009144 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	685a      	ldr	r2, [r3, #4]
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	21e0      	movs	r1, #224	@ 0xe0
 80090ca:	438a      	bics	r2, r1
 80090cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	685a      	ldr	r2, [r3, #4]
 80090d2:	2382      	movs	r3, #130	@ 0x82
 80090d4:	005b      	lsls	r3, r3, #1
 80090d6:	429a      	cmp	r2, r3
 80090d8:	d113      	bne.n	8009102 <SPI_WaitFifoStateUntilTimeout+0xce>
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	689a      	ldr	r2, [r3, #8]
 80090de:	2380      	movs	r3, #128	@ 0x80
 80090e0:	021b      	lsls	r3, r3, #8
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d005      	beq.n	80090f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	689a      	ldr	r2, [r3, #8]
 80090ea:	2380      	movs	r3, #128	@ 0x80
 80090ec:	00db      	lsls	r3, r3, #3
 80090ee:	429a      	cmp	r2, r3
 80090f0:	d107      	bne.n	8009102 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	2140      	movs	r1, #64	@ 0x40
 80090fe:	438a      	bics	r2, r1
 8009100:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009106:	2380      	movs	r3, #128	@ 0x80
 8009108:	019b      	lsls	r3, r3, #6
 800910a:	429a      	cmp	r2, r3
 800910c:	d110      	bne.n	8009130 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4916      	ldr	r1, [pc, #88]	@ (8009174 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800911a:	400a      	ands	r2, r1
 800911c:	601a      	str	r2, [r3, #0]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	681a      	ldr	r2, [r3, #0]
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	2180      	movs	r1, #128	@ 0x80
 800912a:	0189      	lsls	r1, r1, #6
 800912c:	430a      	orrs	r2, r1
 800912e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	225d      	movs	r2, #93	@ 0x5d
 8009134:	2101      	movs	r1, #1
 8009136:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	225c      	movs	r2, #92	@ 0x5c
 800913c:	2100      	movs	r1, #0
 800913e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009140:	2303      	movs	r3, #3
 8009142:	e010      	b.n	8009166 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009144:	69bb      	ldr	r3, [r7, #24]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d101      	bne.n	800914e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800914a:	2300      	movs	r3, #0
 800914c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800914e:	69bb      	ldr	r3, [r7, #24]
 8009150:	3b01      	subs	r3, #1
 8009152:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	689b      	ldr	r3, [r3, #8]
 800915a:	68ba      	ldr	r2, [r7, #8]
 800915c:	4013      	ands	r3, r2
 800915e:	687a      	ldr	r2, [r7, #4]
 8009160:	429a      	cmp	r2, r3
 8009162:	d18e      	bne.n	8009082 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8009164:	2300      	movs	r3, #0
}
 8009166:	0018      	movs	r0, r3
 8009168:	46bd      	mov	sp, r7
 800916a:	b00a      	add	sp, #40	@ 0x28
 800916c:	bd80      	pop	{r7, pc}
 800916e:	46c0      	nop			@ (mov r8, r8)
 8009170:	20000010 	.word	0x20000010
 8009174:	ffffdfff 	.word	0xffffdfff

08009178 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b086      	sub	sp, #24
 800917c:	af02      	add	r7, sp, #8
 800917e:	60f8      	str	r0, [r7, #12]
 8009180:	60b9      	str	r1, [r7, #8]
 8009182:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	685a      	ldr	r2, [r3, #4]
 8009188:	2382      	movs	r3, #130	@ 0x82
 800918a:	005b      	lsls	r3, r3, #1
 800918c:	429a      	cmp	r2, r3
 800918e:	d113      	bne.n	80091b8 <SPI_EndRxTransaction+0x40>
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	689a      	ldr	r2, [r3, #8]
 8009194:	2380      	movs	r3, #128	@ 0x80
 8009196:	021b      	lsls	r3, r3, #8
 8009198:	429a      	cmp	r2, r3
 800919a:	d005      	beq.n	80091a8 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	689a      	ldr	r2, [r3, #8]
 80091a0:	2380      	movs	r3, #128	@ 0x80
 80091a2:	00db      	lsls	r3, r3, #3
 80091a4:	429a      	cmp	r2, r3
 80091a6:	d107      	bne.n	80091b8 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	681a      	ldr	r2, [r3, #0]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	2140      	movs	r1, #64	@ 0x40
 80091b4:	438a      	bics	r2, r1
 80091b6:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	68f8      	ldr	r0, [r7, #12]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	9300      	str	r3, [sp, #0]
 80091c0:	0013      	movs	r3, r2
 80091c2:	2200      	movs	r2, #0
 80091c4:	2180      	movs	r1, #128	@ 0x80
 80091c6:	f7ff fea7 	bl	8008f18 <SPI_WaitFlagStateUntilTimeout>
 80091ca:	1e03      	subs	r3, r0, #0
 80091cc:	d007      	beq.n	80091de <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091d2:	2220      	movs	r2, #32
 80091d4:	431a      	orrs	r2, r3
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80091da:	2303      	movs	r3, #3
 80091dc:	e026      	b.n	800922c <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	685a      	ldr	r2, [r3, #4]
 80091e2:	2382      	movs	r3, #130	@ 0x82
 80091e4:	005b      	lsls	r3, r3, #1
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d11f      	bne.n	800922a <SPI_EndRxTransaction+0xb2>
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	689a      	ldr	r2, [r3, #8]
 80091ee:	2380      	movs	r3, #128	@ 0x80
 80091f0:	021b      	lsls	r3, r3, #8
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d005      	beq.n	8009202 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	689a      	ldr	r2, [r3, #8]
 80091fa:	2380      	movs	r3, #128	@ 0x80
 80091fc:	00db      	lsls	r3, r3, #3
 80091fe:	429a      	cmp	r2, r3
 8009200:	d113      	bne.n	800922a <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009202:	68ba      	ldr	r2, [r7, #8]
 8009204:	23c0      	movs	r3, #192	@ 0xc0
 8009206:	00d9      	lsls	r1, r3, #3
 8009208:	68f8      	ldr	r0, [r7, #12]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	9300      	str	r3, [sp, #0]
 800920e:	0013      	movs	r3, r2
 8009210:	2200      	movs	r2, #0
 8009212:	f7ff ff0f 	bl	8009034 <SPI_WaitFifoStateUntilTimeout>
 8009216:	1e03      	subs	r3, r0, #0
 8009218:	d007      	beq.n	800922a <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800921e:	2220      	movs	r2, #32
 8009220:	431a      	orrs	r2, r3
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009226:	2303      	movs	r3, #3
 8009228:	e000      	b.n	800922c <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800922a:	2300      	movs	r3, #0
}
 800922c:	0018      	movs	r0, r3
 800922e:	46bd      	mov	sp, r7
 8009230:	b004      	add	sp, #16
 8009232:	bd80      	pop	{r7, pc}

08009234 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b086      	sub	sp, #24
 8009238:	af02      	add	r7, sp, #8
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009240:	68ba      	ldr	r2, [r7, #8]
 8009242:	23c0      	movs	r3, #192	@ 0xc0
 8009244:	0159      	lsls	r1, r3, #5
 8009246:	68f8      	ldr	r0, [r7, #12]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	9300      	str	r3, [sp, #0]
 800924c:	0013      	movs	r3, r2
 800924e:	2200      	movs	r2, #0
 8009250:	f7ff fef0 	bl	8009034 <SPI_WaitFifoStateUntilTimeout>
 8009254:	1e03      	subs	r3, r0, #0
 8009256:	d007      	beq.n	8009268 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800925c:	2220      	movs	r2, #32
 800925e:	431a      	orrs	r2, r3
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009264:	2303      	movs	r3, #3
 8009266:	e027      	b.n	80092b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009268:	68ba      	ldr	r2, [r7, #8]
 800926a:	68f8      	ldr	r0, [r7, #12]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	9300      	str	r3, [sp, #0]
 8009270:	0013      	movs	r3, r2
 8009272:	2200      	movs	r2, #0
 8009274:	2180      	movs	r1, #128	@ 0x80
 8009276:	f7ff fe4f 	bl	8008f18 <SPI_WaitFlagStateUntilTimeout>
 800927a:	1e03      	subs	r3, r0, #0
 800927c:	d007      	beq.n	800928e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009282:	2220      	movs	r2, #32
 8009284:	431a      	orrs	r2, r3
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800928a:	2303      	movs	r3, #3
 800928c:	e014      	b.n	80092b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800928e:	68ba      	ldr	r2, [r7, #8]
 8009290:	23c0      	movs	r3, #192	@ 0xc0
 8009292:	00d9      	lsls	r1, r3, #3
 8009294:	68f8      	ldr	r0, [r7, #12]
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	9300      	str	r3, [sp, #0]
 800929a:	0013      	movs	r3, r2
 800929c:	2200      	movs	r2, #0
 800929e:	f7ff fec9 	bl	8009034 <SPI_WaitFifoStateUntilTimeout>
 80092a2:	1e03      	subs	r3, r0, #0
 80092a4:	d007      	beq.n	80092b6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092aa:	2220      	movs	r2, #32
 80092ac:	431a      	orrs	r2, r3
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80092b2:	2303      	movs	r3, #3
 80092b4:	e000      	b.n	80092b8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80092b6:	2300      	movs	r3, #0
}
 80092b8:	0018      	movs	r0, r3
 80092ba:	46bd      	mov	sp, r7
 80092bc:	b004      	add	sp, #16
 80092be:	bd80      	pop	{r7, pc}

080092c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b082      	sub	sp, #8
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d101      	bne.n	80092d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80092ce:	2301      	movs	r3, #1
 80092d0:	e04a      	b.n	8009368 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	223d      	movs	r2, #61	@ 0x3d
 80092d6:	5c9b      	ldrb	r3, [r3, r2]
 80092d8:	b2db      	uxtb	r3, r3
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d107      	bne.n	80092ee <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	223c      	movs	r2, #60	@ 0x3c
 80092e2:	2100      	movs	r1, #0
 80092e4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	0018      	movs	r0, r3
 80092ea:	f7fb fcfb 	bl	8004ce4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	223d      	movs	r2, #61	@ 0x3d
 80092f2:	2102      	movs	r1, #2
 80092f4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681a      	ldr	r2, [r3, #0]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	3304      	adds	r3, #4
 80092fe:	0019      	movs	r1, r3
 8009300:	0010      	movs	r0, r2
 8009302:	f000 f9b3 	bl	800966c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2248      	movs	r2, #72	@ 0x48
 800930a:	2101      	movs	r1, #1
 800930c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	223e      	movs	r2, #62	@ 0x3e
 8009312:	2101      	movs	r1, #1
 8009314:	5499      	strb	r1, [r3, r2]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	223f      	movs	r2, #63	@ 0x3f
 800931a:	2101      	movs	r1, #1
 800931c:	5499      	strb	r1, [r3, r2]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2240      	movs	r2, #64	@ 0x40
 8009322:	2101      	movs	r1, #1
 8009324:	5499      	strb	r1, [r3, r2]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2241      	movs	r2, #65	@ 0x41
 800932a:	2101      	movs	r1, #1
 800932c:	5499      	strb	r1, [r3, r2]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2242      	movs	r2, #66	@ 0x42
 8009332:	2101      	movs	r1, #1
 8009334:	5499      	strb	r1, [r3, r2]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2243      	movs	r2, #67	@ 0x43
 800933a:	2101      	movs	r1, #1
 800933c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2244      	movs	r2, #68	@ 0x44
 8009342:	2101      	movs	r1, #1
 8009344:	5499      	strb	r1, [r3, r2]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2245      	movs	r2, #69	@ 0x45
 800934a:	2101      	movs	r1, #1
 800934c:	5499      	strb	r1, [r3, r2]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2246      	movs	r2, #70	@ 0x46
 8009352:	2101      	movs	r1, #1
 8009354:	5499      	strb	r1, [r3, r2]
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2247      	movs	r2, #71	@ 0x47
 800935a:	2101      	movs	r1, #1
 800935c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	223d      	movs	r2, #61	@ 0x3d
 8009362:	2101      	movs	r1, #1
 8009364:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009366:	2300      	movs	r3, #0
}
 8009368:	0018      	movs	r0, r3
 800936a:	46bd      	mov	sp, r7
 800936c:	b002      	add	sp, #8
 800936e:	bd80      	pop	{r7, pc}

08009370 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b084      	sub	sp, #16
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	223d      	movs	r2, #61	@ 0x3d
 800937c:	5c9b      	ldrb	r3, [r3, r2]
 800937e:	b2db      	uxtb	r3, r3
 8009380:	2b01      	cmp	r3, #1
 8009382:	d001      	beq.n	8009388 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009384:	2301      	movs	r3, #1
 8009386:	e03c      	b.n	8009402 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	223d      	movs	r2, #61	@ 0x3d
 800938c:	2102      	movs	r1, #2
 800938e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68da      	ldr	r2, [r3, #12]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2101      	movs	r1, #1
 800939c:	430a      	orrs	r2, r1
 800939e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	4a19      	ldr	r2, [pc, #100]	@ (800940c <HAL_TIM_Base_Start_IT+0x9c>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d009      	beq.n	80093be <HAL_TIM_Base_Start_IT+0x4e>
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	4a18      	ldr	r2, [pc, #96]	@ (8009410 <HAL_TIM_Base_Start_IT+0xa0>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d004      	beq.n	80093be <HAL_TIM_Base_Start_IT+0x4e>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	4a16      	ldr	r2, [pc, #88]	@ (8009414 <HAL_TIM_Base_Start_IT+0xa4>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d116      	bne.n	80093ec <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	4a14      	ldr	r2, [pc, #80]	@ (8009418 <HAL_TIM_Base_Start_IT+0xa8>)
 80093c6:	4013      	ands	r3, r2
 80093c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	2b06      	cmp	r3, #6
 80093ce:	d016      	beq.n	80093fe <HAL_TIM_Base_Start_IT+0x8e>
 80093d0:	68fa      	ldr	r2, [r7, #12]
 80093d2:	2380      	movs	r3, #128	@ 0x80
 80093d4:	025b      	lsls	r3, r3, #9
 80093d6:	429a      	cmp	r2, r3
 80093d8:	d011      	beq.n	80093fe <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	681a      	ldr	r2, [r3, #0]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	2101      	movs	r1, #1
 80093e6:	430a      	orrs	r2, r1
 80093e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093ea:	e008      	b.n	80093fe <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	681a      	ldr	r2, [r3, #0]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	2101      	movs	r1, #1
 80093f8:	430a      	orrs	r2, r1
 80093fa:	601a      	str	r2, [r3, #0]
 80093fc:	e000      	b.n	8009400 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093fe:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8009400:	2300      	movs	r3, #0
}
 8009402:	0018      	movs	r0, r3
 8009404:	46bd      	mov	sp, r7
 8009406:	b004      	add	sp, #16
 8009408:	bd80      	pop	{r7, pc}
 800940a:	46c0      	nop			@ (mov r8, r8)
 800940c:	40012c00 	.word	0x40012c00
 8009410:	40000400 	.word	0x40000400
 8009414:	40014000 	.word	0x40014000
 8009418:	00010007 	.word	0x00010007

0800941c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	68db      	ldr	r3, [r3, #12]
 800942a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	691b      	ldr	r3, [r3, #16]
 8009432:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	2202      	movs	r2, #2
 8009438:	4013      	ands	r3, r2
 800943a:	d021      	beq.n	8009480 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2202      	movs	r2, #2
 8009440:	4013      	ands	r3, r2
 8009442:	d01d      	beq.n	8009480 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	2203      	movs	r2, #3
 800944a:	4252      	negs	r2, r2
 800944c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2201      	movs	r2, #1
 8009452:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	699b      	ldr	r3, [r3, #24]
 800945a:	2203      	movs	r2, #3
 800945c:	4013      	ands	r3, r2
 800945e:	d004      	beq.n	800946a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	0018      	movs	r0, r3
 8009464:	f000 f8ea 	bl	800963c <HAL_TIM_IC_CaptureCallback>
 8009468:	e007      	b.n	800947a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	0018      	movs	r0, r3
 800946e:	f000 f8dd 	bl	800962c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	0018      	movs	r0, r3
 8009476:	f000 f8e9 	bl	800964c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2200      	movs	r2, #0
 800947e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	2204      	movs	r2, #4
 8009484:	4013      	ands	r3, r2
 8009486:	d022      	beq.n	80094ce <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2204      	movs	r2, #4
 800948c:	4013      	ands	r3, r2
 800948e:	d01e      	beq.n	80094ce <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	2205      	movs	r2, #5
 8009496:	4252      	negs	r2, r2
 8009498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2202      	movs	r2, #2
 800949e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	699a      	ldr	r2, [r3, #24]
 80094a6:	23c0      	movs	r3, #192	@ 0xc0
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	4013      	ands	r3, r2
 80094ac:	d004      	beq.n	80094b8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	0018      	movs	r0, r3
 80094b2:	f000 f8c3 	bl	800963c <HAL_TIM_IC_CaptureCallback>
 80094b6:	e007      	b.n	80094c8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	0018      	movs	r0, r3
 80094bc:	f000 f8b6 	bl	800962c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	0018      	movs	r0, r3
 80094c4:	f000 f8c2 	bl	800964c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2200      	movs	r2, #0
 80094cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	2208      	movs	r2, #8
 80094d2:	4013      	ands	r3, r2
 80094d4:	d021      	beq.n	800951a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2208      	movs	r2, #8
 80094da:	4013      	ands	r3, r2
 80094dc:	d01d      	beq.n	800951a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2209      	movs	r2, #9
 80094e4:	4252      	negs	r2, r2
 80094e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2204      	movs	r2, #4
 80094ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	69db      	ldr	r3, [r3, #28]
 80094f4:	2203      	movs	r2, #3
 80094f6:	4013      	ands	r3, r2
 80094f8:	d004      	beq.n	8009504 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	0018      	movs	r0, r3
 80094fe:	f000 f89d 	bl	800963c <HAL_TIM_IC_CaptureCallback>
 8009502:	e007      	b.n	8009514 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	0018      	movs	r0, r3
 8009508:	f000 f890 	bl	800962c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	0018      	movs	r0, r3
 8009510:	f000 f89c 	bl	800964c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	2210      	movs	r2, #16
 800951e:	4013      	ands	r3, r2
 8009520:	d022      	beq.n	8009568 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2210      	movs	r2, #16
 8009526:	4013      	ands	r3, r2
 8009528:	d01e      	beq.n	8009568 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2211      	movs	r2, #17
 8009530:	4252      	negs	r2, r2
 8009532:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2208      	movs	r2, #8
 8009538:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	69da      	ldr	r2, [r3, #28]
 8009540:	23c0      	movs	r3, #192	@ 0xc0
 8009542:	009b      	lsls	r3, r3, #2
 8009544:	4013      	ands	r3, r2
 8009546:	d004      	beq.n	8009552 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	0018      	movs	r0, r3
 800954c:	f000 f876 	bl	800963c <HAL_TIM_IC_CaptureCallback>
 8009550:	e007      	b.n	8009562 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	0018      	movs	r0, r3
 8009556:	f000 f869 	bl	800962c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	0018      	movs	r0, r3
 800955e:	f000 f875 	bl	800964c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2200      	movs	r2, #0
 8009566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	2201      	movs	r2, #1
 800956c:	4013      	ands	r3, r2
 800956e:	d00c      	beq.n	800958a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2201      	movs	r2, #1
 8009574:	4013      	ands	r3, r2
 8009576:	d008      	beq.n	800958a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	2202      	movs	r2, #2
 800957e:	4252      	negs	r2, r2
 8009580:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	0018      	movs	r0, r3
 8009586:	f7fa f8ed 	bl	8003764 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	2280      	movs	r2, #128	@ 0x80
 800958e:	4013      	ands	r3, r2
 8009590:	d104      	bne.n	800959c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009592:	68ba      	ldr	r2, [r7, #8]
 8009594:	2380      	movs	r3, #128	@ 0x80
 8009596:	019b      	lsls	r3, r3, #6
 8009598:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800959a:	d00b      	beq.n	80095b4 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2280      	movs	r2, #128	@ 0x80
 80095a0:	4013      	ands	r3, r2
 80095a2:	d007      	beq.n	80095b4 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a1e      	ldr	r2, [pc, #120]	@ (8009624 <HAL_TIM_IRQHandler+0x208>)
 80095aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	0018      	movs	r0, r3
 80095b0:	f000 f8e8 	bl	8009784 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80095b4:	68ba      	ldr	r2, [r7, #8]
 80095b6:	2380      	movs	r3, #128	@ 0x80
 80095b8:	005b      	lsls	r3, r3, #1
 80095ba:	4013      	ands	r3, r2
 80095bc:	d00b      	beq.n	80095d6 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2280      	movs	r2, #128	@ 0x80
 80095c2:	4013      	ands	r3, r2
 80095c4:	d007      	beq.n	80095d6 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4a17      	ldr	r2, [pc, #92]	@ (8009628 <HAL_TIM_IRQHandler+0x20c>)
 80095cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	0018      	movs	r0, r3
 80095d2:	f000 f8df 	bl	8009794 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	2240      	movs	r2, #64	@ 0x40
 80095da:	4013      	ands	r3, r2
 80095dc:	d00c      	beq.n	80095f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	2240      	movs	r2, #64	@ 0x40
 80095e2:	4013      	ands	r3, r2
 80095e4:	d008      	beq.n	80095f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	2241      	movs	r2, #65	@ 0x41
 80095ec:	4252      	negs	r2, r2
 80095ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	0018      	movs	r0, r3
 80095f4:	f000 f832 	bl	800965c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	2220      	movs	r2, #32
 80095fc:	4013      	ands	r3, r2
 80095fe:	d00c      	beq.n	800961a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2220      	movs	r2, #32
 8009604:	4013      	ands	r3, r2
 8009606:	d008      	beq.n	800961a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2221      	movs	r2, #33	@ 0x21
 800960e:	4252      	negs	r2, r2
 8009610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	0018      	movs	r0, r3
 8009616:	f000 f8ad 	bl	8009774 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800961a:	46c0      	nop			@ (mov r8, r8)
 800961c:	46bd      	mov	sp, r7
 800961e:	b004      	add	sp, #16
 8009620:	bd80      	pop	{r7, pc}
 8009622:	46c0      	nop			@ (mov r8, r8)
 8009624:	ffffdf7f 	.word	0xffffdf7f
 8009628:	fffffeff 	.word	0xfffffeff

0800962c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b082      	sub	sp, #8
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009634:	46c0      	nop			@ (mov r8, r8)
 8009636:	46bd      	mov	sp, r7
 8009638:	b002      	add	sp, #8
 800963a:	bd80      	pop	{r7, pc}

0800963c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b082      	sub	sp, #8
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009644:	46c0      	nop			@ (mov r8, r8)
 8009646:	46bd      	mov	sp, r7
 8009648:	b002      	add	sp, #8
 800964a:	bd80      	pop	{r7, pc}

0800964c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b082      	sub	sp, #8
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009654:	46c0      	nop			@ (mov r8, r8)
 8009656:	46bd      	mov	sp, r7
 8009658:	b002      	add	sp, #8
 800965a:	bd80      	pop	{r7, pc}

0800965c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b082      	sub	sp, #8
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009664:	46c0      	nop			@ (mov r8, r8)
 8009666:	46bd      	mov	sp, r7
 8009668:	b002      	add	sp, #8
 800966a:	bd80      	pop	{r7, pc}

0800966c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b084      	sub	sp, #16
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
 8009674:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a36      	ldr	r2, [pc, #216]	@ (8009758 <TIM_Base_SetConfig+0xec>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d003      	beq.n	800968c <TIM_Base_SetConfig+0x20>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a35      	ldr	r2, [pc, #212]	@ (800975c <TIM_Base_SetConfig+0xf0>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d108      	bne.n	800969e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2270      	movs	r2, #112	@ 0x70
 8009690:	4393      	bics	r3, r2
 8009692:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	4313      	orrs	r3, r2
 800969c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	4a2d      	ldr	r2, [pc, #180]	@ (8009758 <TIM_Base_SetConfig+0xec>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d013      	beq.n	80096ce <TIM_Base_SetConfig+0x62>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	4a2c      	ldr	r2, [pc, #176]	@ (800975c <TIM_Base_SetConfig+0xf0>)
 80096aa:	4293      	cmp	r3, r2
 80096ac:	d00f      	beq.n	80096ce <TIM_Base_SetConfig+0x62>
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	4a2b      	ldr	r2, [pc, #172]	@ (8009760 <TIM_Base_SetConfig+0xf4>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d00b      	beq.n	80096ce <TIM_Base_SetConfig+0x62>
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	4a2a      	ldr	r2, [pc, #168]	@ (8009764 <TIM_Base_SetConfig+0xf8>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d007      	beq.n	80096ce <TIM_Base_SetConfig+0x62>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	4a29      	ldr	r2, [pc, #164]	@ (8009768 <TIM_Base_SetConfig+0xfc>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d003      	beq.n	80096ce <TIM_Base_SetConfig+0x62>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a28      	ldr	r2, [pc, #160]	@ (800976c <TIM_Base_SetConfig+0x100>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d108      	bne.n	80096e0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	4a27      	ldr	r2, [pc, #156]	@ (8009770 <TIM_Base_SetConfig+0x104>)
 80096d2:	4013      	ands	r3, r2
 80096d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	68fa      	ldr	r2, [r7, #12]
 80096dc:	4313      	orrs	r3, r2
 80096de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2280      	movs	r2, #128	@ 0x80
 80096e4:	4393      	bics	r3, r2
 80096e6:	001a      	movs	r2, r3
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	695b      	ldr	r3, [r3, #20]
 80096ec:	4313      	orrs	r3, r2
 80096ee:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	68fa      	ldr	r2, [r7, #12]
 80096f4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	689a      	ldr	r2, [r3, #8]
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	681a      	ldr	r2, [r3, #0]
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	4a13      	ldr	r2, [pc, #76]	@ (8009758 <TIM_Base_SetConfig+0xec>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d00b      	beq.n	8009726 <TIM_Base_SetConfig+0xba>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	4a14      	ldr	r2, [pc, #80]	@ (8009764 <TIM_Base_SetConfig+0xf8>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d007      	beq.n	8009726 <TIM_Base_SetConfig+0xba>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	4a13      	ldr	r2, [pc, #76]	@ (8009768 <TIM_Base_SetConfig+0xfc>)
 800971a:	4293      	cmp	r3, r2
 800971c:	d003      	beq.n	8009726 <TIM_Base_SetConfig+0xba>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	4a12      	ldr	r2, [pc, #72]	@ (800976c <TIM_Base_SetConfig+0x100>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d103      	bne.n	800972e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	691a      	ldr	r2, [r3, #16]
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2201      	movs	r2, #1
 8009732:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	691b      	ldr	r3, [r3, #16]
 8009738:	2201      	movs	r2, #1
 800973a:	4013      	ands	r3, r2
 800973c:	2b01      	cmp	r3, #1
 800973e:	d106      	bne.n	800974e <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	691b      	ldr	r3, [r3, #16]
 8009744:	2201      	movs	r2, #1
 8009746:	4393      	bics	r3, r2
 8009748:	001a      	movs	r2, r3
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	611a      	str	r2, [r3, #16]
  }
}
 800974e:	46c0      	nop			@ (mov r8, r8)
 8009750:	46bd      	mov	sp, r7
 8009752:	b004      	add	sp, #16
 8009754:	bd80      	pop	{r7, pc}
 8009756:	46c0      	nop			@ (mov r8, r8)
 8009758:	40012c00 	.word	0x40012c00
 800975c:	40000400 	.word	0x40000400
 8009760:	40002000 	.word	0x40002000
 8009764:	40014000 	.word	0x40014000
 8009768:	40014400 	.word	0x40014400
 800976c:	40014800 	.word	0x40014800
 8009770:	fffffcff 	.word	0xfffffcff

08009774 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b082      	sub	sp, #8
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800977c:	46c0      	nop			@ (mov r8, r8)
 800977e:	46bd      	mov	sp, r7
 8009780:	b002      	add	sp, #8
 8009782:	bd80      	pop	{r7, pc}

08009784 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b082      	sub	sp, #8
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800978c:	46c0      	nop			@ (mov r8, r8)
 800978e:	46bd      	mov	sp, r7
 8009790:	b002      	add	sp, #8
 8009792:	bd80      	pop	{r7, pc}

08009794 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b082      	sub	sp, #8
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800979c:	46c0      	nop			@ (mov r8, r8)
 800979e:	46bd      	mov	sp, r7
 80097a0:	b002      	add	sp, #8
 80097a2:	bd80      	pop	{r7, pc}

080097a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b082      	sub	sp, #8
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d101      	bne.n	80097b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80097b2:	2301      	movs	r3, #1
 80097b4:	e046      	b.n	8009844 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2288      	movs	r2, #136	@ 0x88
 80097ba:	589b      	ldr	r3, [r3, r2]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d107      	bne.n	80097d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2284      	movs	r2, #132	@ 0x84
 80097c4:	2100      	movs	r1, #0
 80097c6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	0018      	movs	r0, r3
 80097cc:	f7fb fab2 	bl	8004d34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2288      	movs	r2, #136	@ 0x88
 80097d4:	2124      	movs	r1, #36	@ 0x24
 80097d6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	681a      	ldr	r2, [r3, #0]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	2101      	movs	r1, #1
 80097e4:	438a      	bics	r2, r1
 80097e6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d003      	beq.n	80097f8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	0018      	movs	r0, r3
 80097f4:	f000 fe0c 	bl	800a410 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	0018      	movs	r0, r3
 80097fc:	f000 fc64 	bl	800a0c8 <UART_SetConfig>
 8009800:	0003      	movs	r3, r0
 8009802:	2b01      	cmp	r3, #1
 8009804:	d101      	bne.n	800980a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8009806:	2301      	movs	r3, #1
 8009808:	e01c      	b.n	8009844 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	685a      	ldr	r2, [r3, #4]
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	490d      	ldr	r1, [pc, #52]	@ (800984c <HAL_UART_Init+0xa8>)
 8009816:	400a      	ands	r2, r1
 8009818:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	689a      	ldr	r2, [r3, #8]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	212a      	movs	r1, #42	@ 0x2a
 8009826:	438a      	bics	r2, r1
 8009828:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	681a      	ldr	r2, [r3, #0]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	2101      	movs	r1, #1
 8009836:	430a      	orrs	r2, r1
 8009838:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	0018      	movs	r0, r3
 800983e:	f000 fe9b 	bl	800a578 <UART_CheckIdleState>
 8009842:	0003      	movs	r3, r0
}
 8009844:	0018      	movs	r0, r3
 8009846:	46bd      	mov	sp, r7
 8009848:	b002      	add	sp, #8
 800984a:	bd80      	pop	{r7, pc}
 800984c:	ffffb7ff 	.word	0xffffb7ff

08009850 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b088      	sub	sp, #32
 8009854:	af00      	add	r7, sp, #0
 8009856:	60f8      	str	r0, [r7, #12]
 8009858:	60b9      	str	r1, [r7, #8]
 800985a:	1dbb      	adds	r3, r7, #6
 800985c:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2288      	movs	r2, #136	@ 0x88
 8009862:	589b      	ldr	r3, [r3, r2]
 8009864:	2b20      	cmp	r3, #32
 8009866:	d000      	beq.n	800986a <HAL_UART_Transmit_DMA+0x1a>
 8009868:	e079      	b.n	800995e <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d003      	beq.n	8009878 <HAL_UART_Transmit_DMA+0x28>
 8009870:	1dbb      	adds	r3, r7, #6
 8009872:	881b      	ldrh	r3, [r3, #0]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d101      	bne.n	800987c <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 8009878:	2301      	movs	r3, #1
 800987a:	e071      	b.n	8009960 <HAL_UART_Transmit_DMA+0x110>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	689a      	ldr	r2, [r3, #8]
 8009880:	2380      	movs	r3, #128	@ 0x80
 8009882:	015b      	lsls	r3, r3, #5
 8009884:	429a      	cmp	r2, r3
 8009886:	d109      	bne.n	800989c <HAL_UART_Transmit_DMA+0x4c>
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	691b      	ldr	r3, [r3, #16]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d105      	bne.n	800989c <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	2201      	movs	r2, #1
 8009894:	4013      	ands	r3, r2
 8009896:	d001      	beq.n	800989c <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 8009898:	2301      	movs	r3, #1
 800989a:	e061      	b.n	8009960 <HAL_UART_Transmit_DMA+0x110>
      }
    }

    huart->pTxBuffPtr  = pData;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	68ba      	ldr	r2, [r7, #8]
 80098a0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	1dba      	adds	r2, r7, #6
 80098a6:	2154      	movs	r1, #84	@ 0x54
 80098a8:	8812      	ldrh	r2, [r2, #0]
 80098aa:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	1dba      	adds	r2, r7, #6
 80098b0:	2156      	movs	r1, #86	@ 0x56
 80098b2:	8812      	ldrh	r2, [r2, #0]
 80098b4:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2290      	movs	r2, #144	@ 0x90
 80098ba:	2100      	movs	r1, #0
 80098bc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	2288      	movs	r2, #136	@ 0x88
 80098c2:	2121      	movs	r1, #33	@ 0x21
 80098c4:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d028      	beq.n	8009920 <HAL_UART_Transmit_DMA+0xd0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098d2:	4a25      	ldr	r2, [pc, #148]	@ (8009968 <HAL_UART_Transmit_DMA+0x118>)
 80098d4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098da:	4a24      	ldr	r2, [pc, #144]	@ (800996c <HAL_UART_Transmit_DMA+0x11c>)
 80098dc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098e2:	4a23      	ldr	r2, [pc, #140]	@ (8009970 <HAL_UART_Transmit_DMA+0x120>)
 80098e4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098ea:	2200      	movs	r2, #0
 80098ec:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098f6:	0019      	movs	r1, r3
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	3328      	adds	r3, #40	@ 0x28
 80098fe:	001a      	movs	r2, r3
 8009900:	1dbb      	adds	r3, r7, #6
 8009902:	881b      	ldrh	r3, [r3, #0]
 8009904:	f7fc fca2 	bl	800624c <HAL_DMA_Start_IT>
 8009908:	1e03      	subs	r3, r0, #0
 800990a:	d009      	beq.n	8009920 <HAL_UART_Transmit_DMA+0xd0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	2290      	movs	r2, #144	@ 0x90
 8009910:	2110      	movs	r1, #16
 8009912:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	2288      	movs	r2, #136	@ 0x88
 8009918:	2120      	movs	r1, #32
 800991a:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 800991c:	2301      	movs	r3, #1
 800991e:	e01f      	b.n	8009960 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	2240      	movs	r2, #64	@ 0x40
 8009926:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009928:	f3ef 8310 	mrs	r3, PRIMASK
 800992c:	613b      	str	r3, [r7, #16]
  return(result);
 800992e:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009930:	61fb      	str	r3, [r7, #28]
 8009932:	2301      	movs	r3, #1
 8009934:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	f383 8810 	msr	PRIMASK, r3
}
 800993c:	46c0      	nop			@ (mov r8, r8)
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	689a      	ldr	r2, [r3, #8]
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	2180      	movs	r1, #128	@ 0x80
 800994a:	430a      	orrs	r2, r1
 800994c:	609a      	str	r2, [r3, #8]
 800994e:	69fb      	ldr	r3, [r7, #28]
 8009950:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009952:	69bb      	ldr	r3, [r7, #24]
 8009954:	f383 8810 	msr	PRIMASK, r3
}
 8009958:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 800995a:	2300      	movs	r3, #0
 800995c:	e000      	b.n	8009960 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800995e:	2302      	movs	r3, #2
  }
}
 8009960:	0018      	movs	r0, r3
 8009962:	46bd      	mov	sp, r7
 8009964:	b008      	add	sp, #32
 8009966:	bd80      	pop	{r7, pc}
 8009968:	0800aa45 	.word	0x0800aa45
 800996c:	0800aadd 	.word	0x0800aadd
 8009970:	0800ac6f 	.word	0x0800ac6f

08009974 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b088      	sub	sp, #32
 8009978:	af00      	add	r7, sp, #0
 800997a:	60f8      	str	r0, [r7, #12]
 800997c:	60b9      	str	r1, [r7, #8]
 800997e:	1dbb      	adds	r3, r7, #6
 8009980:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	228c      	movs	r2, #140	@ 0x8c
 8009986:	589b      	ldr	r3, [r3, r2]
 8009988:	2b20      	cmp	r3, #32
 800998a:	d145      	bne.n	8009a18 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d003      	beq.n	800999a <HAL_UART_Receive_DMA+0x26>
 8009992:	1dbb      	adds	r3, r7, #6
 8009994:	881b      	ldrh	r3, [r3, #0]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d101      	bne.n	800999e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800999a:	2301      	movs	r3, #1
 800999c:	e03d      	b.n	8009a1a <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	689a      	ldr	r2, [r3, #8]
 80099a2:	2380      	movs	r3, #128	@ 0x80
 80099a4:	015b      	lsls	r3, r3, #5
 80099a6:	429a      	cmp	r2, r3
 80099a8:	d109      	bne.n	80099be <HAL_UART_Receive_DMA+0x4a>
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d105      	bne.n	80099be <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	2201      	movs	r2, #1
 80099b6:	4013      	ands	r3, r2
 80099b8:	d001      	beq.n	80099be <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 80099ba:	2301      	movs	r3, #1
 80099bc:	e02d      	b.n	8009a1a <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2200      	movs	r2, #0
 80099c2:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	685a      	ldr	r2, [r3, #4]
 80099ca:	2380      	movs	r3, #128	@ 0x80
 80099cc:	041b      	lsls	r3, r3, #16
 80099ce:	4013      	ands	r3, r2
 80099d0:	d019      	beq.n	8009a06 <HAL_UART_Receive_DMA+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099d2:	f3ef 8310 	mrs	r3, PRIMASK
 80099d6:	613b      	str	r3, [r7, #16]
  return(result);
 80099d8:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80099da:	61fb      	str	r3, [r7, #28]
 80099dc:	2301      	movs	r3, #1
 80099de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099e0:	697b      	ldr	r3, [r7, #20]
 80099e2:	f383 8810 	msr	PRIMASK, r3
}
 80099e6:	46c0      	nop			@ (mov r8, r8)
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	681a      	ldr	r2, [r3, #0]
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	2180      	movs	r1, #128	@ 0x80
 80099f4:	04c9      	lsls	r1, r1, #19
 80099f6:	430a      	orrs	r2, r1
 80099f8:	601a      	str	r2, [r3, #0]
 80099fa:	69fb      	ldr	r3, [r7, #28]
 80099fc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099fe:	69bb      	ldr	r3, [r7, #24]
 8009a00:	f383 8810 	msr	PRIMASK, r3
}
 8009a04:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009a06:	1dbb      	adds	r3, r7, #6
 8009a08:	881a      	ldrh	r2, [r3, #0]
 8009a0a:	68b9      	ldr	r1, [r7, #8]
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	0018      	movs	r0, r3
 8009a10:	f000 fecc 	bl	800a7ac <UART_Start_Receive_DMA>
 8009a14:	0003      	movs	r3, r0
 8009a16:	e000      	b.n	8009a1a <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8009a18:	2302      	movs	r3, #2
  }
}
 8009a1a:	0018      	movs	r0, r3
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	b008      	add	sp, #32
 8009a20:	bd80      	pop	{r7, pc}
	...

08009a24 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a24:	b5b0      	push	{r4, r5, r7, lr}
 8009a26:	b0aa      	sub	sp, #168	@ 0xa8
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	69db      	ldr	r3, [r3, #28]
 8009a32:	22a4      	movs	r2, #164	@ 0xa4
 8009a34:	18b9      	adds	r1, r7, r2
 8009a36:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	20a0      	movs	r0, #160	@ 0xa0
 8009a40:	1839      	adds	r1, r7, r0
 8009a42:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	689b      	ldr	r3, [r3, #8]
 8009a4a:	249c      	movs	r4, #156	@ 0x9c
 8009a4c:	1939      	adds	r1, r7, r4
 8009a4e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009a50:	0011      	movs	r1, r2
 8009a52:	18bb      	adds	r3, r7, r2
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	4aa2      	ldr	r2, [pc, #648]	@ (8009ce0 <HAL_UART_IRQHandler+0x2bc>)
 8009a58:	4013      	ands	r3, r2
 8009a5a:	2298      	movs	r2, #152	@ 0x98
 8009a5c:	18bd      	adds	r5, r7, r2
 8009a5e:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8009a60:	18bb      	adds	r3, r7, r2
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d11a      	bne.n	8009a9e <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009a68:	187b      	adds	r3, r7, r1
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	2220      	movs	r2, #32
 8009a6e:	4013      	ands	r3, r2
 8009a70:	d015      	beq.n	8009a9e <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009a72:	183b      	adds	r3, r7, r0
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	2220      	movs	r2, #32
 8009a78:	4013      	ands	r3, r2
 8009a7a:	d105      	bne.n	8009a88 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009a7c:	193b      	adds	r3, r7, r4
 8009a7e:	681a      	ldr	r2, [r3, #0]
 8009a80:	2380      	movs	r3, #128	@ 0x80
 8009a82:	055b      	lsls	r3, r3, #21
 8009a84:	4013      	ands	r3, r2
 8009a86:	d00a      	beq.n	8009a9e <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d100      	bne.n	8009a92 <HAL_UART_IRQHandler+0x6e>
 8009a90:	e2dc      	b.n	800a04c <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a96:	687a      	ldr	r2, [r7, #4]
 8009a98:	0010      	movs	r0, r2
 8009a9a:	4798      	blx	r3
      }
      return;
 8009a9c:	e2d6      	b.n	800a04c <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009a9e:	2398      	movs	r3, #152	@ 0x98
 8009aa0:	18fb      	adds	r3, r7, r3
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d100      	bne.n	8009aaa <HAL_UART_IRQHandler+0x86>
 8009aa8:	e122      	b.n	8009cf0 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009aaa:	239c      	movs	r3, #156	@ 0x9c
 8009aac:	18fb      	adds	r3, r7, r3
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a8c      	ldr	r2, [pc, #560]	@ (8009ce4 <HAL_UART_IRQHandler+0x2c0>)
 8009ab2:	4013      	ands	r3, r2
 8009ab4:	d106      	bne.n	8009ac4 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009ab6:	23a0      	movs	r3, #160	@ 0xa0
 8009ab8:	18fb      	adds	r3, r7, r3
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4a8a      	ldr	r2, [pc, #552]	@ (8009ce8 <HAL_UART_IRQHandler+0x2c4>)
 8009abe:	4013      	ands	r3, r2
 8009ac0:	d100      	bne.n	8009ac4 <HAL_UART_IRQHandler+0xa0>
 8009ac2:	e115      	b.n	8009cf0 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009ac4:	23a4      	movs	r3, #164	@ 0xa4
 8009ac6:	18fb      	adds	r3, r7, r3
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	2201      	movs	r2, #1
 8009acc:	4013      	ands	r3, r2
 8009ace:	d012      	beq.n	8009af6 <HAL_UART_IRQHandler+0xd2>
 8009ad0:	23a0      	movs	r3, #160	@ 0xa0
 8009ad2:	18fb      	adds	r3, r7, r3
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	2380      	movs	r3, #128	@ 0x80
 8009ad8:	005b      	lsls	r3, r3, #1
 8009ada:	4013      	ands	r3, r2
 8009adc:	d00b      	beq.n	8009af6 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2290      	movs	r2, #144	@ 0x90
 8009aea:	589b      	ldr	r3, [r3, r2]
 8009aec:	2201      	movs	r2, #1
 8009aee:	431a      	orrs	r2, r3
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2190      	movs	r1, #144	@ 0x90
 8009af4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009af6:	23a4      	movs	r3, #164	@ 0xa4
 8009af8:	18fb      	adds	r3, r7, r3
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2202      	movs	r2, #2
 8009afe:	4013      	ands	r3, r2
 8009b00:	d011      	beq.n	8009b26 <HAL_UART_IRQHandler+0x102>
 8009b02:	239c      	movs	r3, #156	@ 0x9c
 8009b04:	18fb      	adds	r3, r7, r3
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	2201      	movs	r2, #1
 8009b0a:	4013      	ands	r3, r2
 8009b0c:	d00b      	beq.n	8009b26 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	2202      	movs	r2, #2
 8009b14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2290      	movs	r2, #144	@ 0x90
 8009b1a:	589b      	ldr	r3, [r3, r2]
 8009b1c:	2204      	movs	r2, #4
 8009b1e:	431a      	orrs	r2, r3
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2190      	movs	r1, #144	@ 0x90
 8009b24:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b26:	23a4      	movs	r3, #164	@ 0xa4
 8009b28:	18fb      	adds	r3, r7, r3
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	2204      	movs	r2, #4
 8009b2e:	4013      	ands	r3, r2
 8009b30:	d011      	beq.n	8009b56 <HAL_UART_IRQHandler+0x132>
 8009b32:	239c      	movs	r3, #156	@ 0x9c
 8009b34:	18fb      	adds	r3, r7, r3
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	2201      	movs	r2, #1
 8009b3a:	4013      	ands	r3, r2
 8009b3c:	d00b      	beq.n	8009b56 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	2204      	movs	r2, #4
 8009b44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2290      	movs	r2, #144	@ 0x90
 8009b4a:	589b      	ldr	r3, [r3, r2]
 8009b4c:	2202      	movs	r2, #2
 8009b4e:	431a      	orrs	r2, r3
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2190      	movs	r1, #144	@ 0x90
 8009b54:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009b56:	23a4      	movs	r3, #164	@ 0xa4
 8009b58:	18fb      	adds	r3, r7, r3
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	2208      	movs	r2, #8
 8009b5e:	4013      	ands	r3, r2
 8009b60:	d017      	beq.n	8009b92 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009b62:	23a0      	movs	r3, #160	@ 0xa0
 8009b64:	18fb      	adds	r3, r7, r3
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2220      	movs	r2, #32
 8009b6a:	4013      	ands	r3, r2
 8009b6c:	d105      	bne.n	8009b7a <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009b6e:	239c      	movs	r3, #156	@ 0x9c
 8009b70:	18fb      	adds	r3, r7, r3
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a5b      	ldr	r2, [pc, #364]	@ (8009ce4 <HAL_UART_IRQHandler+0x2c0>)
 8009b76:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009b78:	d00b      	beq.n	8009b92 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	2208      	movs	r2, #8
 8009b80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2290      	movs	r2, #144	@ 0x90
 8009b86:	589b      	ldr	r3, [r3, r2]
 8009b88:	2208      	movs	r2, #8
 8009b8a:	431a      	orrs	r2, r3
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2190      	movs	r1, #144	@ 0x90
 8009b90:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009b92:	23a4      	movs	r3, #164	@ 0xa4
 8009b94:	18fb      	adds	r3, r7, r3
 8009b96:	681a      	ldr	r2, [r3, #0]
 8009b98:	2380      	movs	r3, #128	@ 0x80
 8009b9a:	011b      	lsls	r3, r3, #4
 8009b9c:	4013      	ands	r3, r2
 8009b9e:	d013      	beq.n	8009bc8 <HAL_UART_IRQHandler+0x1a4>
 8009ba0:	23a0      	movs	r3, #160	@ 0xa0
 8009ba2:	18fb      	adds	r3, r7, r3
 8009ba4:	681a      	ldr	r2, [r3, #0]
 8009ba6:	2380      	movs	r3, #128	@ 0x80
 8009ba8:	04db      	lsls	r3, r3, #19
 8009baa:	4013      	ands	r3, r2
 8009bac:	d00c      	beq.n	8009bc8 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	2280      	movs	r2, #128	@ 0x80
 8009bb4:	0112      	lsls	r2, r2, #4
 8009bb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2290      	movs	r2, #144	@ 0x90
 8009bbc:	589b      	ldr	r3, [r3, r2]
 8009bbe:	2220      	movs	r2, #32
 8009bc0:	431a      	orrs	r2, r3
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2190      	movs	r1, #144	@ 0x90
 8009bc6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2290      	movs	r2, #144	@ 0x90
 8009bcc:	589b      	ldr	r3, [r3, r2]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d100      	bne.n	8009bd4 <HAL_UART_IRQHandler+0x1b0>
 8009bd2:	e23d      	b.n	800a050 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009bd4:	23a4      	movs	r3, #164	@ 0xa4
 8009bd6:	18fb      	adds	r3, r7, r3
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	2220      	movs	r2, #32
 8009bdc:	4013      	ands	r3, r2
 8009bde:	d015      	beq.n	8009c0c <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009be0:	23a0      	movs	r3, #160	@ 0xa0
 8009be2:	18fb      	adds	r3, r7, r3
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	2220      	movs	r2, #32
 8009be8:	4013      	ands	r3, r2
 8009bea:	d106      	bne.n	8009bfa <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009bec:	239c      	movs	r3, #156	@ 0x9c
 8009bee:	18fb      	adds	r3, r7, r3
 8009bf0:	681a      	ldr	r2, [r3, #0]
 8009bf2:	2380      	movs	r3, #128	@ 0x80
 8009bf4:	055b      	lsls	r3, r3, #21
 8009bf6:	4013      	ands	r3, r2
 8009bf8:	d008      	beq.n	8009c0c <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d004      	beq.n	8009c0c <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c06:	687a      	ldr	r2, [r7, #4]
 8009c08:	0010      	movs	r0, r2
 8009c0a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2290      	movs	r2, #144	@ 0x90
 8009c10:	589b      	ldr	r3, [r3, r2]
 8009c12:	2194      	movs	r1, #148	@ 0x94
 8009c14:	187a      	adds	r2, r7, r1
 8009c16:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	689b      	ldr	r3, [r3, #8]
 8009c1e:	2240      	movs	r2, #64	@ 0x40
 8009c20:	4013      	ands	r3, r2
 8009c22:	2b40      	cmp	r3, #64	@ 0x40
 8009c24:	d004      	beq.n	8009c30 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009c26:	187b      	adds	r3, r7, r1
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	2228      	movs	r2, #40	@ 0x28
 8009c2c:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009c2e:	d04c      	beq.n	8009cca <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	0018      	movs	r0, r3
 8009c34:	f000 fea0 	bl	800a978 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	689b      	ldr	r3, [r3, #8]
 8009c3e:	2240      	movs	r2, #64	@ 0x40
 8009c40:	4013      	ands	r3, r2
 8009c42:	2b40      	cmp	r3, #64	@ 0x40
 8009c44:	d13c      	bne.n	8009cc0 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c46:	f3ef 8310 	mrs	r3, PRIMASK
 8009c4a:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8009c4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c4e:	2090      	movs	r0, #144	@ 0x90
 8009c50:	183a      	adds	r2, r7, r0
 8009c52:	6013      	str	r3, [r2, #0]
 8009c54:	2301      	movs	r3, #1
 8009c56:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c5a:	f383 8810 	msr	PRIMASK, r3
}
 8009c5e:	46c0      	nop			@ (mov r8, r8)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	689a      	ldr	r2, [r3, #8]
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	2140      	movs	r1, #64	@ 0x40
 8009c6c:	438a      	bics	r2, r1
 8009c6e:	609a      	str	r2, [r3, #8]
 8009c70:	183b      	adds	r3, r7, r0
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009c78:	f383 8810 	msr	PRIMASK, r3
}
 8009c7c:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2280      	movs	r2, #128	@ 0x80
 8009c82:	589b      	ldr	r3, [r3, r2]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d016      	beq.n	8009cb6 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2280      	movs	r2, #128	@ 0x80
 8009c8c:	589b      	ldr	r3, [r3, r2]
 8009c8e:	4a17      	ldr	r2, [pc, #92]	@ (8009cec <HAL_UART_IRQHandler+0x2c8>)
 8009c90:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2280      	movs	r2, #128	@ 0x80
 8009c96:	589b      	ldr	r3, [r3, r2]
 8009c98:	0018      	movs	r0, r3
 8009c9a:	f7fc fbbf 	bl	800641c <HAL_DMA_Abort_IT>
 8009c9e:	1e03      	subs	r3, r0, #0
 8009ca0:	d01c      	beq.n	8009cdc <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2280      	movs	r2, #128	@ 0x80
 8009ca6:	589b      	ldr	r3, [r3, r2]
 8009ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009caa:	687a      	ldr	r2, [r7, #4]
 8009cac:	2180      	movs	r1, #128	@ 0x80
 8009cae:	5852      	ldr	r2, [r2, r1]
 8009cb0:	0010      	movs	r0, r2
 8009cb2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cb4:	e012      	b.n	8009cdc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	0018      	movs	r0, r3
 8009cba:	f000 f9f1 	bl	800a0a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cbe:	e00d      	b.n	8009cdc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	0018      	movs	r0, r3
 8009cc4:	f000 f9ec 	bl	800a0a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cc8:	e008      	b.n	8009cdc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	0018      	movs	r0, r3
 8009cce:	f000 f9e7 	bl	800a0a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2290      	movs	r2, #144	@ 0x90
 8009cd6:	2100      	movs	r1, #0
 8009cd8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8009cda:	e1b9      	b.n	800a050 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cdc:	46c0      	nop			@ (mov r8, r8)
    return;
 8009cde:	e1b7      	b.n	800a050 <HAL_UART_IRQHandler+0x62c>
 8009ce0:	0000080f 	.word	0x0000080f
 8009ce4:	10000001 	.word	0x10000001
 8009ce8:	04000120 	.word	0x04000120
 8009cec:	0800acf5 	.word	0x0800acf5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cf4:	2b01      	cmp	r3, #1
 8009cf6:	d000      	beq.n	8009cfa <HAL_UART_IRQHandler+0x2d6>
 8009cf8:	e13e      	b.n	8009f78 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009cfa:	23a4      	movs	r3, #164	@ 0xa4
 8009cfc:	18fb      	adds	r3, r7, r3
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2210      	movs	r2, #16
 8009d02:	4013      	ands	r3, r2
 8009d04:	d100      	bne.n	8009d08 <HAL_UART_IRQHandler+0x2e4>
 8009d06:	e137      	b.n	8009f78 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009d08:	23a0      	movs	r3, #160	@ 0xa0
 8009d0a:	18fb      	adds	r3, r7, r3
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	2210      	movs	r2, #16
 8009d10:	4013      	ands	r3, r2
 8009d12:	d100      	bne.n	8009d16 <HAL_UART_IRQHandler+0x2f2>
 8009d14:	e130      	b.n	8009f78 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2210      	movs	r2, #16
 8009d1c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	689b      	ldr	r3, [r3, #8]
 8009d24:	2240      	movs	r2, #64	@ 0x40
 8009d26:	4013      	ands	r3, r2
 8009d28:	2b40      	cmp	r3, #64	@ 0x40
 8009d2a:	d000      	beq.n	8009d2e <HAL_UART_IRQHandler+0x30a>
 8009d2c:	e0a4      	b.n	8009e78 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2280      	movs	r2, #128	@ 0x80
 8009d32:	589b      	ldr	r3, [r3, r2]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	685a      	ldr	r2, [r3, #4]
 8009d38:	217e      	movs	r1, #126	@ 0x7e
 8009d3a:	187b      	adds	r3, r7, r1
 8009d3c:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8009d3e:	187b      	adds	r3, r7, r1
 8009d40:	881b      	ldrh	r3, [r3, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d100      	bne.n	8009d48 <HAL_UART_IRQHandler+0x324>
 8009d46:	e185      	b.n	800a054 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	225c      	movs	r2, #92	@ 0x5c
 8009d4c:	5a9b      	ldrh	r3, [r3, r2]
 8009d4e:	187a      	adds	r2, r7, r1
 8009d50:	8812      	ldrh	r2, [r2, #0]
 8009d52:	429a      	cmp	r2, r3
 8009d54:	d300      	bcc.n	8009d58 <HAL_UART_IRQHandler+0x334>
 8009d56:	e17d      	b.n	800a054 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	187a      	adds	r2, r7, r1
 8009d5c:	215e      	movs	r1, #94	@ 0x5e
 8009d5e:	8812      	ldrh	r2, [r2, #0]
 8009d60:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2280      	movs	r2, #128	@ 0x80
 8009d66:	589b      	ldr	r3, [r3, r2]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	2220      	movs	r2, #32
 8009d6e:	4013      	ands	r3, r2
 8009d70:	d170      	bne.n	8009e54 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d72:	f3ef 8310 	mrs	r3, PRIMASK
 8009d76:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8009d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d7a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d82:	f383 8810 	msr	PRIMASK, r3
}
 8009d86:	46c0      	nop			@ (mov r8, r8)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	681a      	ldr	r2, [r3, #0]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	49b4      	ldr	r1, [pc, #720]	@ (800a064 <HAL_UART_IRQHandler+0x640>)
 8009d94:	400a      	ands	r2, r1
 8009d96:	601a      	str	r2, [r3, #0]
 8009d98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d9e:	f383 8810 	msr	PRIMASK, r3
}
 8009da2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009da4:	f3ef 8310 	mrs	r3, PRIMASK
 8009da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8009daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dac:	677b      	str	r3, [r7, #116]	@ 0x74
 8009dae:	2301      	movs	r3, #1
 8009db0:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009db2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009db4:	f383 8810 	msr	PRIMASK, r3
}
 8009db8:	46c0      	nop			@ (mov r8, r8)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	689a      	ldr	r2, [r3, #8]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	2101      	movs	r1, #1
 8009dc6:	438a      	bics	r2, r1
 8009dc8:	609a      	str	r2, [r3, #8]
 8009dca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009dcc:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dd0:	f383 8810 	msr	PRIMASK, r3
}
 8009dd4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009dd6:	f3ef 8310 	mrs	r3, PRIMASK
 8009dda:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8009ddc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dde:	673b      	str	r3, [r7, #112]	@ 0x70
 8009de0:	2301      	movs	r3, #1
 8009de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009de4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009de6:	f383 8810 	msr	PRIMASK, r3
}
 8009dea:	46c0      	nop			@ (mov r8, r8)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	689a      	ldr	r2, [r3, #8]
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	2140      	movs	r1, #64	@ 0x40
 8009df8:	438a      	bics	r2, r1
 8009dfa:	609a      	str	r2, [r3, #8]
 8009dfc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009dfe:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e02:	f383 8810 	msr	PRIMASK, r3
}
 8009e06:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	228c      	movs	r2, #140	@ 0x8c
 8009e0c:	2120      	movs	r1, #32
 8009e0e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2200      	movs	r2, #0
 8009e14:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009e16:	f3ef 8310 	mrs	r3, PRIMASK
 8009e1a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8009e1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009e20:	2301      	movs	r3, #1
 8009e22:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009e26:	f383 8810 	msr	PRIMASK, r3
}
 8009e2a:	46c0      	nop			@ (mov r8, r8)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	681a      	ldr	r2, [r3, #0]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	2110      	movs	r1, #16
 8009e38:	438a      	bics	r2, r1
 8009e3a:	601a      	str	r2, [r3, #0]
 8009e3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e42:	f383 8810 	msr	PRIMASK, r3
}
 8009e46:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2280      	movs	r2, #128	@ 0x80
 8009e4c:	589b      	ldr	r3, [r3, r2]
 8009e4e:	0018      	movs	r0, r3
 8009e50:	f7fc fa82 	bl	8006358 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2202      	movs	r2, #2
 8009e58:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	225c      	movs	r2, #92	@ 0x5c
 8009e5e:	5a9a      	ldrh	r2, [r3, r2]
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	215e      	movs	r1, #94	@ 0x5e
 8009e64:	5a5b      	ldrh	r3, [r3, r1]
 8009e66:	b29b      	uxth	r3, r3
 8009e68:	1ad3      	subs	r3, r2, r3
 8009e6a:	b29a      	uxth	r2, r3
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	0011      	movs	r1, r2
 8009e70:	0018      	movs	r0, r3
 8009e72:	f000 f91d 	bl	800a0b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009e76:	e0ed      	b.n	800a054 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	225c      	movs	r2, #92	@ 0x5c
 8009e7c:	5a99      	ldrh	r1, [r3, r2]
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	225e      	movs	r2, #94	@ 0x5e
 8009e82:	5a9b      	ldrh	r3, [r3, r2]
 8009e84:	b29a      	uxth	r2, r3
 8009e86:	208e      	movs	r0, #142	@ 0x8e
 8009e88:	183b      	adds	r3, r7, r0
 8009e8a:	1a8a      	subs	r2, r1, r2
 8009e8c:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	225e      	movs	r2, #94	@ 0x5e
 8009e92:	5a9b      	ldrh	r3, [r3, r2]
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d100      	bne.n	8009e9c <HAL_UART_IRQHandler+0x478>
 8009e9a:	e0dd      	b.n	800a058 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8009e9c:	183b      	adds	r3, r7, r0
 8009e9e:	881b      	ldrh	r3, [r3, #0]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d100      	bne.n	8009ea6 <HAL_UART_IRQHandler+0x482>
 8009ea4:	e0d8      	b.n	800a058 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ea6:	f3ef 8310 	mrs	r3, PRIMASK
 8009eaa:	60fb      	str	r3, [r7, #12]
  return(result);
 8009eac:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009eae:	2488      	movs	r4, #136	@ 0x88
 8009eb0:	193a      	adds	r2, r7, r4
 8009eb2:	6013      	str	r3, [r2, #0]
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	f383 8810 	msr	PRIMASK, r3
}
 8009ebe:	46c0      	nop			@ (mov r8, r8)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	681a      	ldr	r2, [r3, #0]
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	4967      	ldr	r1, [pc, #412]	@ (800a068 <HAL_UART_IRQHandler+0x644>)
 8009ecc:	400a      	ands	r2, r1
 8009ece:	601a      	str	r2, [r3, #0]
 8009ed0:	193b      	adds	r3, r7, r4
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	f383 8810 	msr	PRIMASK, r3
}
 8009edc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ede:	f3ef 8310 	mrs	r3, PRIMASK
 8009ee2:	61bb      	str	r3, [r7, #24]
  return(result);
 8009ee4:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ee6:	2484      	movs	r4, #132	@ 0x84
 8009ee8:	193a      	adds	r2, r7, r4
 8009eea:	6013      	str	r3, [r2, #0]
 8009eec:	2301      	movs	r3, #1
 8009eee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ef0:	69fb      	ldr	r3, [r7, #28]
 8009ef2:	f383 8810 	msr	PRIMASK, r3
}
 8009ef6:	46c0      	nop			@ (mov r8, r8)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	689a      	ldr	r2, [r3, #8]
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	495a      	ldr	r1, [pc, #360]	@ (800a06c <HAL_UART_IRQHandler+0x648>)
 8009f04:	400a      	ands	r2, r1
 8009f06:	609a      	str	r2, [r3, #8]
 8009f08:	193b      	adds	r3, r7, r4
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f0e:	6a3b      	ldr	r3, [r7, #32]
 8009f10:	f383 8810 	msr	PRIMASK, r3
}
 8009f14:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	228c      	movs	r2, #140	@ 0x8c
 8009f1a:	2120      	movs	r1, #32
 8009f1c:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2200      	movs	r2, #0
 8009f22:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2200      	movs	r2, #0
 8009f28:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f2a:	f3ef 8310 	mrs	r3, PRIMASK
 8009f2e:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f32:	2480      	movs	r4, #128	@ 0x80
 8009f34:	193a      	adds	r2, r7, r4
 8009f36:	6013      	str	r3, [r2, #0]
 8009f38:	2301      	movs	r3, #1
 8009f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f3e:	f383 8810 	msr	PRIMASK, r3
}
 8009f42:	46c0      	nop			@ (mov r8, r8)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	681a      	ldr	r2, [r3, #0]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	2110      	movs	r1, #16
 8009f50:	438a      	bics	r2, r1
 8009f52:	601a      	str	r2, [r3, #0]
 8009f54:	193b      	adds	r3, r7, r4
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f5c:	f383 8810 	msr	PRIMASK, r3
}
 8009f60:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2202      	movs	r2, #2
 8009f66:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f68:	183b      	adds	r3, r7, r0
 8009f6a:	881a      	ldrh	r2, [r3, #0]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	0011      	movs	r1, r2
 8009f70:	0018      	movs	r0, r3
 8009f72:	f000 f89d 	bl	800a0b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009f76:	e06f      	b.n	800a058 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009f78:	23a4      	movs	r3, #164	@ 0xa4
 8009f7a:	18fb      	adds	r3, r7, r3
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	2380      	movs	r3, #128	@ 0x80
 8009f80:	035b      	lsls	r3, r3, #13
 8009f82:	4013      	ands	r3, r2
 8009f84:	d010      	beq.n	8009fa8 <HAL_UART_IRQHandler+0x584>
 8009f86:	239c      	movs	r3, #156	@ 0x9c
 8009f88:	18fb      	adds	r3, r7, r3
 8009f8a:	681a      	ldr	r2, [r3, #0]
 8009f8c:	2380      	movs	r3, #128	@ 0x80
 8009f8e:	03db      	lsls	r3, r3, #15
 8009f90:	4013      	ands	r3, r2
 8009f92:	d009      	beq.n	8009fa8 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	2280      	movs	r2, #128	@ 0x80
 8009f9a:	0352      	lsls	r2, r2, #13
 8009f9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	0018      	movs	r0, r3
 8009fa2:	f000 feea 	bl	800ad7a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009fa6:	e05a      	b.n	800a05e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009fa8:	23a4      	movs	r3, #164	@ 0xa4
 8009faa:	18fb      	adds	r3, r7, r3
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	2280      	movs	r2, #128	@ 0x80
 8009fb0:	4013      	ands	r3, r2
 8009fb2:	d016      	beq.n	8009fe2 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009fb4:	23a0      	movs	r3, #160	@ 0xa0
 8009fb6:	18fb      	adds	r3, r7, r3
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	2280      	movs	r2, #128	@ 0x80
 8009fbc:	4013      	ands	r3, r2
 8009fbe:	d106      	bne.n	8009fce <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009fc0:	239c      	movs	r3, #156	@ 0x9c
 8009fc2:	18fb      	adds	r3, r7, r3
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	2380      	movs	r3, #128	@ 0x80
 8009fc8:	041b      	lsls	r3, r3, #16
 8009fca:	4013      	ands	r3, r2
 8009fcc:	d009      	beq.n	8009fe2 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d042      	beq.n	800a05c <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009fda:	687a      	ldr	r2, [r7, #4]
 8009fdc:	0010      	movs	r0, r2
 8009fde:	4798      	blx	r3
    }
    return;
 8009fe0:	e03c      	b.n	800a05c <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009fe2:	23a4      	movs	r3, #164	@ 0xa4
 8009fe4:	18fb      	adds	r3, r7, r3
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	2240      	movs	r2, #64	@ 0x40
 8009fea:	4013      	ands	r3, r2
 8009fec:	d00a      	beq.n	800a004 <HAL_UART_IRQHandler+0x5e0>
 8009fee:	23a0      	movs	r3, #160	@ 0xa0
 8009ff0:	18fb      	adds	r3, r7, r3
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	2240      	movs	r2, #64	@ 0x40
 8009ff6:	4013      	ands	r3, r2
 8009ff8:	d004      	beq.n	800a004 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	0018      	movs	r0, r3
 8009ffe:	f000 fe90 	bl	800ad22 <UART_EndTransmit_IT>
    return;
 800a002:	e02c      	b.n	800a05e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a004:	23a4      	movs	r3, #164	@ 0xa4
 800a006:	18fb      	adds	r3, r7, r3
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	2380      	movs	r3, #128	@ 0x80
 800a00c:	041b      	lsls	r3, r3, #16
 800a00e:	4013      	ands	r3, r2
 800a010:	d00b      	beq.n	800a02a <HAL_UART_IRQHandler+0x606>
 800a012:	23a0      	movs	r3, #160	@ 0xa0
 800a014:	18fb      	adds	r3, r7, r3
 800a016:	681a      	ldr	r2, [r3, #0]
 800a018:	2380      	movs	r3, #128	@ 0x80
 800a01a:	05db      	lsls	r3, r3, #23
 800a01c:	4013      	ands	r3, r2
 800a01e:	d004      	beq.n	800a02a <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	0018      	movs	r0, r3
 800a024:	f000 feb9 	bl	800ad9a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a028:	e019      	b.n	800a05e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a02a:	23a4      	movs	r3, #164	@ 0xa4
 800a02c:	18fb      	adds	r3, r7, r3
 800a02e:	681a      	ldr	r2, [r3, #0]
 800a030:	2380      	movs	r3, #128	@ 0x80
 800a032:	045b      	lsls	r3, r3, #17
 800a034:	4013      	ands	r3, r2
 800a036:	d012      	beq.n	800a05e <HAL_UART_IRQHandler+0x63a>
 800a038:	23a0      	movs	r3, #160	@ 0xa0
 800a03a:	18fb      	adds	r3, r7, r3
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	da0d      	bge.n	800a05e <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	0018      	movs	r0, r3
 800a046:	f000 fea0 	bl	800ad8a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a04a:	e008      	b.n	800a05e <HAL_UART_IRQHandler+0x63a>
      return;
 800a04c:	46c0      	nop			@ (mov r8, r8)
 800a04e:	e006      	b.n	800a05e <HAL_UART_IRQHandler+0x63a>
    return;
 800a050:	46c0      	nop			@ (mov r8, r8)
 800a052:	e004      	b.n	800a05e <HAL_UART_IRQHandler+0x63a>
      return;
 800a054:	46c0      	nop			@ (mov r8, r8)
 800a056:	e002      	b.n	800a05e <HAL_UART_IRQHandler+0x63a>
      return;
 800a058:	46c0      	nop			@ (mov r8, r8)
 800a05a:	e000      	b.n	800a05e <HAL_UART_IRQHandler+0x63a>
    return;
 800a05c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800a05e:	46bd      	mov	sp, r7
 800a060:	b02a      	add	sp, #168	@ 0xa8
 800a062:	bdb0      	pop	{r4, r5, r7, pc}
 800a064:	fffffeff 	.word	0xfffffeff
 800a068:	fffffedf 	.word	0xfffffedf
 800a06c:	effffffe 	.word	0xeffffffe

0800a070 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b082      	sub	sp, #8
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a078:	46c0      	nop			@ (mov r8, r8)
 800a07a:	46bd      	mov	sp, r7
 800a07c:	b002      	add	sp, #8
 800a07e:	bd80      	pop	{r7, pc}

0800a080 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b082      	sub	sp, #8
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a088:	46c0      	nop			@ (mov r8, r8)
 800a08a:	46bd      	mov	sp, r7
 800a08c:	b002      	add	sp, #8
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b082      	sub	sp, #8
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a098:	46c0      	nop			@ (mov r8, r8)
 800a09a:	46bd      	mov	sp, r7
 800a09c:	b002      	add	sp, #8
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b082      	sub	sp, #8
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a0a8:	46c0      	nop			@ (mov r8, r8)
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	b002      	add	sp, #8
 800a0ae:	bd80      	pop	{r7, pc}

0800a0b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b082      	sub	sp, #8
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
 800a0b8:	000a      	movs	r2, r1
 800a0ba:	1cbb      	adds	r3, r7, #2
 800a0bc:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a0be:	46c0      	nop			@ (mov r8, r8)
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	b002      	add	sp, #8
 800a0c4:	bd80      	pop	{r7, pc}
	...

0800a0c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b088      	sub	sp, #32
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a0d0:	231a      	movs	r3, #26
 800a0d2:	18fb      	adds	r3, r7, r3
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	689a      	ldr	r2, [r3, #8]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	691b      	ldr	r3, [r3, #16]
 800a0e0:	431a      	orrs	r2, r3
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	695b      	ldr	r3, [r3, #20]
 800a0e6:	431a      	orrs	r2, r3
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	69db      	ldr	r3, [r3, #28]
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	4abc      	ldr	r2, [pc, #752]	@ (800a3e8 <UART_SetConfig+0x320>)
 800a0f8:	4013      	ands	r3, r2
 800a0fa:	0019      	movs	r1, r3
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	69fa      	ldr	r2, [r7, #28]
 800a102:	430a      	orrs	r2, r1
 800a104:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	4ab7      	ldr	r2, [pc, #732]	@ (800a3ec <UART_SetConfig+0x324>)
 800a10e:	4013      	ands	r3, r2
 800a110:	0019      	movs	r1, r3
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	68da      	ldr	r2, [r3, #12]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	430a      	orrs	r2, r1
 800a11c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	699b      	ldr	r3, [r3, #24]
 800a122:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6a1b      	ldr	r3, [r3, #32]
 800a128:	69fa      	ldr	r2, [r7, #28]
 800a12a:	4313      	orrs	r3, r2
 800a12c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	689b      	ldr	r3, [r3, #8]
 800a134:	4aae      	ldr	r2, [pc, #696]	@ (800a3f0 <UART_SetConfig+0x328>)
 800a136:	4013      	ands	r3, r2
 800a138:	0019      	movs	r1, r3
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	69fa      	ldr	r2, [r7, #28]
 800a140:	430a      	orrs	r2, r1
 800a142:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a14a:	220f      	movs	r2, #15
 800a14c:	4393      	bics	r3, r2
 800a14e:	0019      	movs	r1, r3
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	430a      	orrs	r2, r1
 800a15a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4aa4      	ldr	r2, [pc, #656]	@ (800a3f4 <UART_SetConfig+0x32c>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d127      	bne.n	800a1b6 <UART_SetConfig+0xee>
 800a166:	4ba4      	ldr	r3, [pc, #656]	@ (800a3f8 <UART_SetConfig+0x330>)
 800a168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a16a:	2203      	movs	r2, #3
 800a16c:	4013      	ands	r3, r2
 800a16e:	2b03      	cmp	r3, #3
 800a170:	d017      	beq.n	800a1a2 <UART_SetConfig+0xda>
 800a172:	d81b      	bhi.n	800a1ac <UART_SetConfig+0xe4>
 800a174:	2b02      	cmp	r3, #2
 800a176:	d00a      	beq.n	800a18e <UART_SetConfig+0xc6>
 800a178:	d818      	bhi.n	800a1ac <UART_SetConfig+0xe4>
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d002      	beq.n	800a184 <UART_SetConfig+0xbc>
 800a17e:	2b01      	cmp	r3, #1
 800a180:	d00a      	beq.n	800a198 <UART_SetConfig+0xd0>
 800a182:	e013      	b.n	800a1ac <UART_SetConfig+0xe4>
 800a184:	231b      	movs	r3, #27
 800a186:	18fb      	adds	r3, r7, r3
 800a188:	2200      	movs	r2, #0
 800a18a:	701a      	strb	r2, [r3, #0]
 800a18c:	e058      	b.n	800a240 <UART_SetConfig+0x178>
 800a18e:	231b      	movs	r3, #27
 800a190:	18fb      	adds	r3, r7, r3
 800a192:	2202      	movs	r2, #2
 800a194:	701a      	strb	r2, [r3, #0]
 800a196:	e053      	b.n	800a240 <UART_SetConfig+0x178>
 800a198:	231b      	movs	r3, #27
 800a19a:	18fb      	adds	r3, r7, r3
 800a19c:	2204      	movs	r2, #4
 800a19e:	701a      	strb	r2, [r3, #0]
 800a1a0:	e04e      	b.n	800a240 <UART_SetConfig+0x178>
 800a1a2:	231b      	movs	r3, #27
 800a1a4:	18fb      	adds	r3, r7, r3
 800a1a6:	2208      	movs	r2, #8
 800a1a8:	701a      	strb	r2, [r3, #0]
 800a1aa:	e049      	b.n	800a240 <UART_SetConfig+0x178>
 800a1ac:	231b      	movs	r3, #27
 800a1ae:	18fb      	adds	r3, r7, r3
 800a1b0:	2210      	movs	r2, #16
 800a1b2:	701a      	strb	r2, [r3, #0]
 800a1b4:	e044      	b.n	800a240 <UART_SetConfig+0x178>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	4a90      	ldr	r2, [pc, #576]	@ (800a3fc <UART_SetConfig+0x334>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d127      	bne.n	800a210 <UART_SetConfig+0x148>
 800a1c0:	4b8d      	ldr	r3, [pc, #564]	@ (800a3f8 <UART_SetConfig+0x330>)
 800a1c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1c4:	220c      	movs	r2, #12
 800a1c6:	4013      	ands	r3, r2
 800a1c8:	2b0c      	cmp	r3, #12
 800a1ca:	d017      	beq.n	800a1fc <UART_SetConfig+0x134>
 800a1cc:	d81b      	bhi.n	800a206 <UART_SetConfig+0x13e>
 800a1ce:	2b08      	cmp	r3, #8
 800a1d0:	d00a      	beq.n	800a1e8 <UART_SetConfig+0x120>
 800a1d2:	d818      	bhi.n	800a206 <UART_SetConfig+0x13e>
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d002      	beq.n	800a1de <UART_SetConfig+0x116>
 800a1d8:	2b04      	cmp	r3, #4
 800a1da:	d00a      	beq.n	800a1f2 <UART_SetConfig+0x12a>
 800a1dc:	e013      	b.n	800a206 <UART_SetConfig+0x13e>
 800a1de:	231b      	movs	r3, #27
 800a1e0:	18fb      	adds	r3, r7, r3
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	701a      	strb	r2, [r3, #0]
 800a1e6:	e02b      	b.n	800a240 <UART_SetConfig+0x178>
 800a1e8:	231b      	movs	r3, #27
 800a1ea:	18fb      	adds	r3, r7, r3
 800a1ec:	2202      	movs	r2, #2
 800a1ee:	701a      	strb	r2, [r3, #0]
 800a1f0:	e026      	b.n	800a240 <UART_SetConfig+0x178>
 800a1f2:	231b      	movs	r3, #27
 800a1f4:	18fb      	adds	r3, r7, r3
 800a1f6:	2204      	movs	r2, #4
 800a1f8:	701a      	strb	r2, [r3, #0]
 800a1fa:	e021      	b.n	800a240 <UART_SetConfig+0x178>
 800a1fc:	231b      	movs	r3, #27
 800a1fe:	18fb      	adds	r3, r7, r3
 800a200:	2208      	movs	r2, #8
 800a202:	701a      	strb	r2, [r3, #0]
 800a204:	e01c      	b.n	800a240 <UART_SetConfig+0x178>
 800a206:	231b      	movs	r3, #27
 800a208:	18fb      	adds	r3, r7, r3
 800a20a:	2210      	movs	r2, #16
 800a20c:	701a      	strb	r2, [r3, #0]
 800a20e:	e017      	b.n	800a240 <UART_SetConfig+0x178>
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	4a7a      	ldr	r2, [pc, #488]	@ (800a400 <UART_SetConfig+0x338>)
 800a216:	4293      	cmp	r3, r2
 800a218:	d104      	bne.n	800a224 <UART_SetConfig+0x15c>
 800a21a:	231b      	movs	r3, #27
 800a21c:	18fb      	adds	r3, r7, r3
 800a21e:	2200      	movs	r2, #0
 800a220:	701a      	strb	r2, [r3, #0]
 800a222:	e00d      	b.n	800a240 <UART_SetConfig+0x178>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4a76      	ldr	r2, [pc, #472]	@ (800a404 <UART_SetConfig+0x33c>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d104      	bne.n	800a238 <UART_SetConfig+0x170>
 800a22e:	231b      	movs	r3, #27
 800a230:	18fb      	adds	r3, r7, r3
 800a232:	2200      	movs	r2, #0
 800a234:	701a      	strb	r2, [r3, #0]
 800a236:	e003      	b.n	800a240 <UART_SetConfig+0x178>
 800a238:	231b      	movs	r3, #27
 800a23a:	18fb      	adds	r3, r7, r3
 800a23c:	2210      	movs	r2, #16
 800a23e:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	69da      	ldr	r2, [r3, #28]
 800a244:	2380      	movs	r3, #128	@ 0x80
 800a246:	021b      	lsls	r3, r3, #8
 800a248:	429a      	cmp	r2, r3
 800a24a:	d000      	beq.n	800a24e <UART_SetConfig+0x186>
 800a24c:	e065      	b.n	800a31a <UART_SetConfig+0x252>
  {
    switch (clocksource)
 800a24e:	231b      	movs	r3, #27
 800a250:	18fb      	adds	r3, r7, r3
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	2b08      	cmp	r3, #8
 800a256:	d015      	beq.n	800a284 <UART_SetConfig+0x1bc>
 800a258:	dc18      	bgt.n	800a28c <UART_SetConfig+0x1c4>
 800a25a:	2b04      	cmp	r3, #4
 800a25c:	d00d      	beq.n	800a27a <UART_SetConfig+0x1b2>
 800a25e:	dc15      	bgt.n	800a28c <UART_SetConfig+0x1c4>
 800a260:	2b00      	cmp	r3, #0
 800a262:	d002      	beq.n	800a26a <UART_SetConfig+0x1a2>
 800a264:	2b02      	cmp	r3, #2
 800a266:	d005      	beq.n	800a274 <UART_SetConfig+0x1ac>
 800a268:	e010      	b.n	800a28c <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a26a:	f7fe f91f 	bl	80084ac <HAL_RCC_GetPCLK1Freq>
 800a26e:	0003      	movs	r3, r0
 800a270:	617b      	str	r3, [r7, #20]
        break;
 800a272:	e012      	b.n	800a29a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a274:	4b64      	ldr	r3, [pc, #400]	@ (800a408 <UART_SetConfig+0x340>)
 800a276:	617b      	str	r3, [r7, #20]
        break;
 800a278:	e00f      	b.n	800a29a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a27a:	f7fe f88b 	bl	8008394 <HAL_RCC_GetSysClockFreq>
 800a27e:	0003      	movs	r3, r0
 800a280:	617b      	str	r3, [r7, #20]
        break;
 800a282:	e00a      	b.n	800a29a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a284:	2380      	movs	r3, #128	@ 0x80
 800a286:	021b      	lsls	r3, r3, #8
 800a288:	617b      	str	r3, [r7, #20]
        break;
 800a28a:	e006      	b.n	800a29a <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800a28c:	2300      	movs	r3, #0
 800a28e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a290:	231a      	movs	r3, #26
 800a292:	18fb      	adds	r3, r7, r3
 800a294:	2201      	movs	r2, #1
 800a296:	701a      	strb	r2, [r3, #0]
        break;
 800a298:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d100      	bne.n	800a2a2 <UART_SetConfig+0x1da>
 800a2a0:	e08d      	b.n	800a3be <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a2a6:	4b59      	ldr	r3, [pc, #356]	@ (800a40c <UART_SetConfig+0x344>)
 800a2a8:	0052      	lsls	r2, r2, #1
 800a2aa:	5ad3      	ldrh	r3, [r2, r3]
 800a2ac:	0019      	movs	r1, r3
 800a2ae:	6978      	ldr	r0, [r7, #20]
 800a2b0:	f7f5 ff42 	bl	8000138 <__udivsi3>
 800a2b4:	0003      	movs	r3, r0
 800a2b6:	005a      	lsls	r2, r3, #1
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	685b      	ldr	r3, [r3, #4]
 800a2bc:	085b      	lsrs	r3, r3, #1
 800a2be:	18d2      	adds	r2, r2, r3
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	685b      	ldr	r3, [r3, #4]
 800a2c4:	0019      	movs	r1, r3
 800a2c6:	0010      	movs	r0, r2
 800a2c8:	f7f5 ff36 	bl	8000138 <__udivsi3>
 800a2cc:	0003      	movs	r3, r0
 800a2ce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	2b0f      	cmp	r3, #15
 800a2d4:	d91c      	bls.n	800a310 <UART_SetConfig+0x248>
 800a2d6:	693a      	ldr	r2, [r7, #16]
 800a2d8:	2380      	movs	r3, #128	@ 0x80
 800a2da:	025b      	lsls	r3, r3, #9
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d217      	bcs.n	800a310 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	b29a      	uxth	r2, r3
 800a2e4:	200e      	movs	r0, #14
 800a2e6:	183b      	adds	r3, r7, r0
 800a2e8:	210f      	movs	r1, #15
 800a2ea:	438a      	bics	r2, r1
 800a2ec:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	085b      	lsrs	r3, r3, #1
 800a2f2:	b29b      	uxth	r3, r3
 800a2f4:	2207      	movs	r2, #7
 800a2f6:	4013      	ands	r3, r2
 800a2f8:	b299      	uxth	r1, r3
 800a2fa:	183b      	adds	r3, r7, r0
 800a2fc:	183a      	adds	r2, r7, r0
 800a2fe:	8812      	ldrh	r2, [r2, #0]
 800a300:	430a      	orrs	r2, r1
 800a302:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	183a      	adds	r2, r7, r0
 800a30a:	8812      	ldrh	r2, [r2, #0]
 800a30c:	60da      	str	r2, [r3, #12]
 800a30e:	e056      	b.n	800a3be <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800a310:	231a      	movs	r3, #26
 800a312:	18fb      	adds	r3, r7, r3
 800a314:	2201      	movs	r2, #1
 800a316:	701a      	strb	r2, [r3, #0]
 800a318:	e051      	b.n	800a3be <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a31a:	231b      	movs	r3, #27
 800a31c:	18fb      	adds	r3, r7, r3
 800a31e:	781b      	ldrb	r3, [r3, #0]
 800a320:	2b08      	cmp	r3, #8
 800a322:	d015      	beq.n	800a350 <UART_SetConfig+0x288>
 800a324:	dc18      	bgt.n	800a358 <UART_SetConfig+0x290>
 800a326:	2b04      	cmp	r3, #4
 800a328:	d00d      	beq.n	800a346 <UART_SetConfig+0x27e>
 800a32a:	dc15      	bgt.n	800a358 <UART_SetConfig+0x290>
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d002      	beq.n	800a336 <UART_SetConfig+0x26e>
 800a330:	2b02      	cmp	r3, #2
 800a332:	d005      	beq.n	800a340 <UART_SetConfig+0x278>
 800a334:	e010      	b.n	800a358 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a336:	f7fe f8b9 	bl	80084ac <HAL_RCC_GetPCLK1Freq>
 800a33a:	0003      	movs	r3, r0
 800a33c:	617b      	str	r3, [r7, #20]
        break;
 800a33e:	e012      	b.n	800a366 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a340:	4b31      	ldr	r3, [pc, #196]	@ (800a408 <UART_SetConfig+0x340>)
 800a342:	617b      	str	r3, [r7, #20]
        break;
 800a344:	e00f      	b.n	800a366 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a346:	f7fe f825 	bl	8008394 <HAL_RCC_GetSysClockFreq>
 800a34a:	0003      	movs	r3, r0
 800a34c:	617b      	str	r3, [r7, #20]
        break;
 800a34e:	e00a      	b.n	800a366 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a350:	2380      	movs	r3, #128	@ 0x80
 800a352:	021b      	lsls	r3, r3, #8
 800a354:	617b      	str	r3, [r7, #20]
        break;
 800a356:	e006      	b.n	800a366 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800a358:	2300      	movs	r3, #0
 800a35a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a35c:	231a      	movs	r3, #26
 800a35e:	18fb      	adds	r3, r7, r3
 800a360:	2201      	movs	r2, #1
 800a362:	701a      	strb	r2, [r3, #0]
        break;
 800a364:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d028      	beq.n	800a3be <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a370:	4b26      	ldr	r3, [pc, #152]	@ (800a40c <UART_SetConfig+0x344>)
 800a372:	0052      	lsls	r2, r2, #1
 800a374:	5ad3      	ldrh	r3, [r2, r3]
 800a376:	0019      	movs	r1, r3
 800a378:	6978      	ldr	r0, [r7, #20]
 800a37a:	f7f5 fedd 	bl	8000138 <__udivsi3>
 800a37e:	0003      	movs	r3, r0
 800a380:	001a      	movs	r2, r3
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	685b      	ldr	r3, [r3, #4]
 800a386:	085b      	lsrs	r3, r3, #1
 800a388:	18d2      	adds	r2, r2, r3
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	0019      	movs	r1, r3
 800a390:	0010      	movs	r0, r2
 800a392:	f7f5 fed1 	bl	8000138 <__udivsi3>
 800a396:	0003      	movs	r3, r0
 800a398:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	2b0f      	cmp	r3, #15
 800a39e:	d90a      	bls.n	800a3b6 <UART_SetConfig+0x2ee>
 800a3a0:	693a      	ldr	r2, [r7, #16]
 800a3a2:	2380      	movs	r3, #128	@ 0x80
 800a3a4:	025b      	lsls	r3, r3, #9
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d205      	bcs.n	800a3b6 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	b29a      	uxth	r2, r3
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	60da      	str	r2, [r3, #12]
 800a3b4:	e003      	b.n	800a3be <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800a3b6:	231a      	movs	r3, #26
 800a3b8:	18fb      	adds	r3, r7, r3
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	226a      	movs	r2, #106	@ 0x6a
 800a3c2:	2101      	movs	r1, #1
 800a3c4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2268      	movs	r2, #104	@ 0x68
 800a3ca:	2101      	movs	r1, #1
 800a3cc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a3da:	231a      	movs	r3, #26
 800a3dc:	18fb      	adds	r3, r7, r3
 800a3de:	781b      	ldrb	r3, [r3, #0]
}
 800a3e0:	0018      	movs	r0, r3
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	b008      	add	sp, #32
 800a3e6:	bd80      	pop	{r7, pc}
 800a3e8:	cfff69f3 	.word	0xcfff69f3
 800a3ec:	ffffcfff 	.word	0xffffcfff
 800a3f0:	11fff4ff 	.word	0x11fff4ff
 800a3f4:	40013800 	.word	0x40013800
 800a3f8:	40021000 	.word	0x40021000
 800a3fc:	40004400 	.word	0x40004400
 800a400:	40004800 	.word	0x40004800
 800a404:	40004c00 	.word	0x40004c00
 800a408:	00f42400 	.word	0x00f42400
 800a40c:	0800def4 	.word	0x0800def4

0800a410 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b082      	sub	sp, #8
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a41c:	2208      	movs	r2, #8
 800a41e:	4013      	ands	r3, r2
 800a420:	d00b      	beq.n	800a43a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	685b      	ldr	r3, [r3, #4]
 800a428:	4a4a      	ldr	r2, [pc, #296]	@ (800a554 <UART_AdvFeatureConfig+0x144>)
 800a42a:	4013      	ands	r3, r2
 800a42c:	0019      	movs	r1, r3
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	430a      	orrs	r2, r1
 800a438:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a43e:	2201      	movs	r2, #1
 800a440:	4013      	ands	r3, r2
 800a442:	d00b      	beq.n	800a45c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	685b      	ldr	r3, [r3, #4]
 800a44a:	4a43      	ldr	r2, [pc, #268]	@ (800a558 <UART_AdvFeatureConfig+0x148>)
 800a44c:	4013      	ands	r3, r2
 800a44e:	0019      	movs	r1, r3
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	430a      	orrs	r2, r1
 800a45a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a460:	2202      	movs	r2, #2
 800a462:	4013      	ands	r3, r2
 800a464:	d00b      	beq.n	800a47e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	4a3b      	ldr	r2, [pc, #236]	@ (800a55c <UART_AdvFeatureConfig+0x14c>)
 800a46e:	4013      	ands	r3, r2
 800a470:	0019      	movs	r1, r3
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	430a      	orrs	r2, r1
 800a47c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a482:	2204      	movs	r2, #4
 800a484:	4013      	ands	r3, r2
 800a486:	d00b      	beq.n	800a4a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	4a34      	ldr	r2, [pc, #208]	@ (800a560 <UART_AdvFeatureConfig+0x150>)
 800a490:	4013      	ands	r3, r2
 800a492:	0019      	movs	r1, r3
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	430a      	orrs	r2, r1
 800a49e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4a4:	2210      	movs	r2, #16
 800a4a6:	4013      	ands	r3, r2
 800a4a8:	d00b      	beq.n	800a4c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	689b      	ldr	r3, [r3, #8]
 800a4b0:	4a2c      	ldr	r2, [pc, #176]	@ (800a564 <UART_AdvFeatureConfig+0x154>)
 800a4b2:	4013      	ands	r3, r2
 800a4b4:	0019      	movs	r1, r3
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	430a      	orrs	r2, r1
 800a4c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4c6:	2220      	movs	r2, #32
 800a4c8:	4013      	ands	r3, r2
 800a4ca:	d00b      	beq.n	800a4e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	689b      	ldr	r3, [r3, #8]
 800a4d2:	4a25      	ldr	r2, [pc, #148]	@ (800a568 <UART_AdvFeatureConfig+0x158>)
 800a4d4:	4013      	ands	r3, r2
 800a4d6:	0019      	movs	r1, r3
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	430a      	orrs	r2, r1
 800a4e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4e8:	2240      	movs	r2, #64	@ 0x40
 800a4ea:	4013      	ands	r3, r2
 800a4ec:	d01d      	beq.n	800a52a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	685b      	ldr	r3, [r3, #4]
 800a4f4:	4a1d      	ldr	r2, [pc, #116]	@ (800a56c <UART_AdvFeatureConfig+0x15c>)
 800a4f6:	4013      	ands	r3, r2
 800a4f8:	0019      	movs	r1, r3
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	430a      	orrs	r2, r1
 800a504:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a50a:	2380      	movs	r3, #128	@ 0x80
 800a50c:	035b      	lsls	r3, r3, #13
 800a50e:	429a      	cmp	r2, r3
 800a510:	d10b      	bne.n	800a52a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	4a15      	ldr	r2, [pc, #84]	@ (800a570 <UART_AdvFeatureConfig+0x160>)
 800a51a:	4013      	ands	r3, r2
 800a51c:	0019      	movs	r1, r3
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	430a      	orrs	r2, r1
 800a528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a52e:	2280      	movs	r2, #128	@ 0x80
 800a530:	4013      	ands	r3, r2
 800a532:	d00b      	beq.n	800a54c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	685b      	ldr	r3, [r3, #4]
 800a53a:	4a0e      	ldr	r2, [pc, #56]	@ (800a574 <UART_AdvFeatureConfig+0x164>)
 800a53c:	4013      	ands	r3, r2
 800a53e:	0019      	movs	r1, r3
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	430a      	orrs	r2, r1
 800a54a:	605a      	str	r2, [r3, #4]
  }
}
 800a54c:	46c0      	nop			@ (mov r8, r8)
 800a54e:	46bd      	mov	sp, r7
 800a550:	b002      	add	sp, #8
 800a552:	bd80      	pop	{r7, pc}
 800a554:	ffff7fff 	.word	0xffff7fff
 800a558:	fffdffff 	.word	0xfffdffff
 800a55c:	fffeffff 	.word	0xfffeffff
 800a560:	fffbffff 	.word	0xfffbffff
 800a564:	ffffefff 	.word	0xffffefff
 800a568:	ffffdfff 	.word	0xffffdfff
 800a56c:	ffefffff 	.word	0xffefffff
 800a570:	ff9fffff 	.word	0xff9fffff
 800a574:	fff7ffff 	.word	0xfff7ffff

0800a578 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b092      	sub	sp, #72	@ 0x48
 800a57c:	af02      	add	r7, sp, #8
 800a57e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2290      	movs	r2, #144	@ 0x90
 800a584:	2100      	movs	r1, #0
 800a586:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a588:	f7fa fee6 	bl	8005358 <HAL_GetTick>
 800a58c:	0003      	movs	r3, r0
 800a58e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	2208      	movs	r2, #8
 800a598:	4013      	ands	r3, r2
 800a59a:	2b08      	cmp	r3, #8
 800a59c:	d12d      	bne.n	800a5fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a59e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5a0:	2280      	movs	r2, #128	@ 0x80
 800a5a2:	0391      	lsls	r1, r2, #14
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	4a47      	ldr	r2, [pc, #284]	@ (800a6c4 <UART_CheckIdleState+0x14c>)
 800a5a8:	9200      	str	r2, [sp, #0]
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f000 f88e 	bl	800a6cc <UART_WaitOnFlagUntilTimeout>
 800a5b0:	1e03      	subs	r3, r0, #0
 800a5b2:	d022      	beq.n	800a5fa <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5b4:	f3ef 8310 	mrs	r3, PRIMASK
 800a5b8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800a5ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a5bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a5be:	2301      	movs	r3, #1
 800a5c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5c4:	f383 8810 	msr	PRIMASK, r3
}
 800a5c8:	46c0      	nop			@ (mov r8, r8)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	681a      	ldr	r2, [r3, #0]
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	2180      	movs	r1, #128	@ 0x80
 800a5d6:	438a      	bics	r2, r1
 800a5d8:	601a      	str	r2, [r3, #0]
 800a5da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e0:	f383 8810 	msr	PRIMASK, r3
}
 800a5e4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2288      	movs	r2, #136	@ 0x88
 800a5ea:	2120      	movs	r1, #32
 800a5ec:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2284      	movs	r2, #132	@ 0x84
 800a5f2:	2100      	movs	r1, #0
 800a5f4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5f6:	2303      	movs	r3, #3
 800a5f8:	e060      	b.n	800a6bc <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	2204      	movs	r2, #4
 800a602:	4013      	ands	r3, r2
 800a604:	2b04      	cmp	r3, #4
 800a606:	d146      	bne.n	800a696 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a60a:	2280      	movs	r2, #128	@ 0x80
 800a60c:	03d1      	lsls	r1, r2, #15
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	4a2c      	ldr	r2, [pc, #176]	@ (800a6c4 <UART_CheckIdleState+0x14c>)
 800a612:	9200      	str	r2, [sp, #0]
 800a614:	2200      	movs	r2, #0
 800a616:	f000 f859 	bl	800a6cc <UART_WaitOnFlagUntilTimeout>
 800a61a:	1e03      	subs	r3, r0, #0
 800a61c:	d03b      	beq.n	800a696 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a61e:	f3ef 8310 	mrs	r3, PRIMASK
 800a622:	60fb      	str	r3, [r7, #12]
  return(result);
 800a624:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a626:	637b      	str	r3, [r7, #52]	@ 0x34
 800a628:	2301      	movs	r3, #1
 800a62a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	f383 8810 	msr	PRIMASK, r3
}
 800a632:	46c0      	nop			@ (mov r8, r8)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	4922      	ldr	r1, [pc, #136]	@ (800a6c8 <UART_CheckIdleState+0x150>)
 800a640:	400a      	ands	r2, r1
 800a642:	601a      	str	r2, [r3, #0]
 800a644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a646:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a648:	697b      	ldr	r3, [r7, #20]
 800a64a:	f383 8810 	msr	PRIMASK, r3
}
 800a64e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a650:	f3ef 8310 	mrs	r3, PRIMASK
 800a654:	61bb      	str	r3, [r7, #24]
  return(result);
 800a656:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a658:	633b      	str	r3, [r7, #48]	@ 0x30
 800a65a:	2301      	movs	r3, #1
 800a65c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a65e:	69fb      	ldr	r3, [r7, #28]
 800a660:	f383 8810 	msr	PRIMASK, r3
}
 800a664:	46c0      	nop			@ (mov r8, r8)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	689a      	ldr	r2, [r3, #8]
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	2101      	movs	r1, #1
 800a672:	438a      	bics	r2, r1
 800a674:	609a      	str	r2, [r3, #8]
 800a676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a678:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a67a:	6a3b      	ldr	r3, [r7, #32]
 800a67c:	f383 8810 	msr	PRIMASK, r3
}
 800a680:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	228c      	movs	r2, #140	@ 0x8c
 800a686:	2120      	movs	r1, #32
 800a688:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	2284      	movs	r2, #132	@ 0x84
 800a68e:	2100      	movs	r1, #0
 800a690:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a692:	2303      	movs	r3, #3
 800a694:	e012      	b.n	800a6bc <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2288      	movs	r2, #136	@ 0x88
 800a69a:	2120      	movs	r1, #32
 800a69c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	228c      	movs	r2, #140	@ 0x8c
 800a6a2:	2120      	movs	r1, #32
 800a6a4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2284      	movs	r2, #132	@ 0x84
 800a6b6:	2100      	movs	r1, #0
 800a6b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a6ba:	2300      	movs	r3, #0
}
 800a6bc:	0018      	movs	r0, r3
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	b010      	add	sp, #64	@ 0x40
 800a6c2:	bd80      	pop	{r7, pc}
 800a6c4:	01ffffff 	.word	0x01ffffff
 800a6c8:	fffffedf 	.word	0xfffffedf

0800a6cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b084      	sub	sp, #16
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	60f8      	str	r0, [r7, #12]
 800a6d4:	60b9      	str	r1, [r7, #8]
 800a6d6:	603b      	str	r3, [r7, #0]
 800a6d8:	1dfb      	adds	r3, r7, #7
 800a6da:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6dc:	e051      	b.n	800a782 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6de:	69bb      	ldr	r3, [r7, #24]
 800a6e0:	3301      	adds	r3, #1
 800a6e2:	d04e      	beq.n	800a782 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6e4:	f7fa fe38 	bl	8005358 <HAL_GetTick>
 800a6e8:	0002      	movs	r2, r0
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	1ad3      	subs	r3, r2, r3
 800a6ee:	69ba      	ldr	r2, [r7, #24]
 800a6f0:	429a      	cmp	r2, r3
 800a6f2:	d302      	bcc.n	800a6fa <UART_WaitOnFlagUntilTimeout+0x2e>
 800a6f4:	69bb      	ldr	r3, [r7, #24]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d101      	bne.n	800a6fe <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800a6fa:	2303      	movs	r3, #3
 800a6fc:	e051      	b.n	800a7a2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2204      	movs	r2, #4
 800a706:	4013      	ands	r3, r2
 800a708:	d03b      	beq.n	800a782 <UART_WaitOnFlagUntilTimeout+0xb6>
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	2b80      	cmp	r3, #128	@ 0x80
 800a70e:	d038      	beq.n	800a782 <UART_WaitOnFlagUntilTimeout+0xb6>
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	2b40      	cmp	r3, #64	@ 0x40
 800a714:	d035      	beq.n	800a782 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	69db      	ldr	r3, [r3, #28]
 800a71c:	2208      	movs	r2, #8
 800a71e:	4013      	ands	r3, r2
 800a720:	2b08      	cmp	r3, #8
 800a722:	d111      	bne.n	800a748 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	2208      	movs	r2, #8
 800a72a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	0018      	movs	r0, r3
 800a730:	f000 f922 	bl	800a978 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	2290      	movs	r2, #144	@ 0x90
 800a738:	2108      	movs	r1, #8
 800a73a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2284      	movs	r2, #132	@ 0x84
 800a740:	2100      	movs	r1, #0
 800a742:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800a744:	2301      	movs	r3, #1
 800a746:	e02c      	b.n	800a7a2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	69da      	ldr	r2, [r3, #28]
 800a74e:	2380      	movs	r3, #128	@ 0x80
 800a750:	011b      	lsls	r3, r3, #4
 800a752:	401a      	ands	r2, r3
 800a754:	2380      	movs	r3, #128	@ 0x80
 800a756:	011b      	lsls	r3, r3, #4
 800a758:	429a      	cmp	r2, r3
 800a75a:	d112      	bne.n	800a782 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	2280      	movs	r2, #128	@ 0x80
 800a762:	0112      	lsls	r2, r2, #4
 800a764:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	0018      	movs	r0, r3
 800a76a:	f000 f905 	bl	800a978 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	2290      	movs	r2, #144	@ 0x90
 800a772:	2120      	movs	r1, #32
 800a774:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2284      	movs	r2, #132	@ 0x84
 800a77a:	2100      	movs	r1, #0
 800a77c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800a77e:	2303      	movs	r3, #3
 800a780:	e00f      	b.n	800a7a2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	69db      	ldr	r3, [r3, #28]
 800a788:	68ba      	ldr	r2, [r7, #8]
 800a78a:	4013      	ands	r3, r2
 800a78c:	68ba      	ldr	r2, [r7, #8]
 800a78e:	1ad3      	subs	r3, r2, r3
 800a790:	425a      	negs	r2, r3
 800a792:	4153      	adcs	r3, r2
 800a794:	b2db      	uxtb	r3, r3
 800a796:	001a      	movs	r2, r3
 800a798:	1dfb      	adds	r3, r7, #7
 800a79a:	781b      	ldrb	r3, [r3, #0]
 800a79c:	429a      	cmp	r2, r3
 800a79e:	d09e      	beq.n	800a6de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7a0:	2300      	movs	r3, #0
}
 800a7a2:	0018      	movs	r0, r3
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	b004      	add	sp, #16
 800a7a8:	bd80      	pop	{r7, pc}
	...

0800a7ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b090      	sub	sp, #64	@ 0x40
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	60f8      	str	r0, [r7, #12]
 800a7b4:	60b9      	str	r1, [r7, #8]
 800a7b6:	1dbb      	adds	r3, r7, #6
 800a7b8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	68ba      	ldr	r2, [r7, #8]
 800a7be:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	1dba      	adds	r2, r7, #6
 800a7c4:	215c      	movs	r1, #92	@ 0x5c
 800a7c6:	8812      	ldrh	r2, [r2, #0]
 800a7c8:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2290      	movs	r2, #144	@ 0x90
 800a7ce:	2100      	movs	r1, #0
 800a7d0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	228c      	movs	r2, #140	@ 0x8c
 800a7d6:	2122      	movs	r1, #34	@ 0x22
 800a7d8:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	2280      	movs	r2, #128	@ 0x80
 800a7de:	589b      	ldr	r3, [r3, r2]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d02d      	beq.n	800a840 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2280      	movs	r2, #128	@ 0x80
 800a7e8:	589b      	ldr	r3, [r3, r2]
 800a7ea:	4a40      	ldr	r2, [pc, #256]	@ (800a8ec <UART_Start_Receive_DMA+0x140>)
 800a7ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	2280      	movs	r2, #128	@ 0x80
 800a7f2:	589b      	ldr	r3, [r3, r2]
 800a7f4:	4a3e      	ldr	r2, [pc, #248]	@ (800a8f0 <UART_Start_Receive_DMA+0x144>)
 800a7f6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	2280      	movs	r2, #128	@ 0x80
 800a7fc:	589b      	ldr	r3, [r3, r2]
 800a7fe:	4a3d      	ldr	r2, [pc, #244]	@ (800a8f4 <UART_Start_Receive_DMA+0x148>)
 800a800:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	2280      	movs	r2, #128	@ 0x80
 800a806:	589b      	ldr	r3, [r3, r2]
 800a808:	2200      	movs	r2, #0
 800a80a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2280      	movs	r2, #128	@ 0x80
 800a810:	5898      	ldr	r0, [r3, r2]
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	3324      	adds	r3, #36	@ 0x24
 800a818:	0019      	movs	r1, r3
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a81e:	001a      	movs	r2, r3
 800a820:	1dbb      	adds	r3, r7, #6
 800a822:	881b      	ldrh	r3, [r3, #0]
 800a824:	f7fb fd12 	bl	800624c <HAL_DMA_Start_IT>
 800a828:	1e03      	subs	r3, r0, #0
 800a82a:	d009      	beq.n	800a840 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	2290      	movs	r2, #144	@ 0x90
 800a830:	2110      	movs	r1, #16
 800a832:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	228c      	movs	r2, #140	@ 0x8c
 800a838:	2120      	movs	r1, #32
 800a83a:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800a83c:	2301      	movs	r3, #1
 800a83e:	e050      	b.n	800a8e2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	691b      	ldr	r3, [r3, #16]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d019      	beq.n	800a87c <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a848:	f3ef 8310 	mrs	r3, PRIMASK
 800a84c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800a84e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a850:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a852:	2301      	movs	r3, #1
 800a854:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a858:	f383 8810 	msr	PRIMASK, r3
}
 800a85c:	46c0      	nop			@ (mov r8, r8)
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	681a      	ldr	r2, [r3, #0]
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	2180      	movs	r1, #128	@ 0x80
 800a86a:	0049      	lsls	r1, r1, #1
 800a86c:	430a      	orrs	r2, r1
 800a86e:	601a      	str	r2, [r3, #0]
 800a870:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a872:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a876:	f383 8810 	msr	PRIMASK, r3
}
 800a87a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a87c:	f3ef 8310 	mrs	r3, PRIMASK
 800a880:	613b      	str	r3, [r7, #16]
  return(result);
 800a882:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a884:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a886:	2301      	movs	r3, #1
 800a888:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	f383 8810 	msr	PRIMASK, r3
}
 800a890:	46c0      	nop			@ (mov r8, r8)
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	689a      	ldr	r2, [r3, #8]
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	2101      	movs	r1, #1
 800a89e:	430a      	orrs	r2, r1
 800a8a0:	609a      	str	r2, [r3, #8]
 800a8a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8a6:	69bb      	ldr	r3, [r7, #24]
 800a8a8:	f383 8810 	msr	PRIMASK, r3
}
 800a8ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a8ae:	f3ef 8310 	mrs	r3, PRIMASK
 800a8b2:	61fb      	str	r3, [r7, #28]
  return(result);
 800a8b4:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a8b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8bc:	6a3b      	ldr	r3, [r7, #32]
 800a8be:	f383 8810 	msr	PRIMASK, r3
}
 800a8c2:	46c0      	nop			@ (mov r8, r8)
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	689a      	ldr	r2, [r3, #8]
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	2140      	movs	r1, #64	@ 0x40
 800a8d0:	430a      	orrs	r2, r1
 800a8d2:	609a      	str	r2, [r3, #8]
 800a8d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8d6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8da:	f383 8810 	msr	PRIMASK, r3
}
 800a8de:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 800a8e0:	2300      	movs	r3, #0
}
 800a8e2:	0018      	movs	r0, r3
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	b010      	add	sp, #64	@ 0x40
 800a8e8:	bd80      	pop	{r7, pc}
 800a8ea:	46c0      	nop			@ (mov r8, r8)
 800a8ec:	0800aafd 	.word	0x0800aafd
 800a8f0:	0800ac2d 	.word	0x0800ac2d
 800a8f4:	0800ac6f 	.word	0x0800ac6f

0800a8f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b08a      	sub	sp, #40	@ 0x28
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a900:	f3ef 8310 	mrs	r3, PRIMASK
 800a904:	60bb      	str	r3, [r7, #8]
  return(result);
 800a906:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a908:	627b      	str	r3, [r7, #36]	@ 0x24
 800a90a:	2301      	movs	r3, #1
 800a90c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	f383 8810 	msr	PRIMASK, r3
}
 800a914:	46c0      	nop			@ (mov r8, r8)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	21c0      	movs	r1, #192	@ 0xc0
 800a922:	438a      	bics	r2, r1
 800a924:	601a      	str	r2, [r3, #0]
 800a926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a928:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a92a:	693b      	ldr	r3, [r7, #16]
 800a92c:	f383 8810 	msr	PRIMASK, r3
}
 800a930:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a932:	f3ef 8310 	mrs	r3, PRIMASK
 800a936:	617b      	str	r3, [r7, #20]
  return(result);
 800a938:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a93a:	623b      	str	r3, [r7, #32]
 800a93c:	2301      	movs	r3, #1
 800a93e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a940:	69bb      	ldr	r3, [r7, #24]
 800a942:	f383 8810 	msr	PRIMASK, r3
}
 800a946:	46c0      	nop			@ (mov r8, r8)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	689a      	ldr	r2, [r3, #8]
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	4908      	ldr	r1, [pc, #32]	@ (800a974 <UART_EndTxTransfer+0x7c>)
 800a954:	400a      	ands	r2, r1
 800a956:	609a      	str	r2, [r3, #8]
 800a958:	6a3b      	ldr	r3, [r7, #32]
 800a95a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a95c:	69fb      	ldr	r3, [r7, #28]
 800a95e:	f383 8810 	msr	PRIMASK, r3
}
 800a962:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2288      	movs	r2, #136	@ 0x88
 800a968:	2120      	movs	r1, #32
 800a96a:	5099      	str	r1, [r3, r2]
}
 800a96c:	46c0      	nop			@ (mov r8, r8)
 800a96e:	46bd      	mov	sp, r7
 800a970:	b00a      	add	sp, #40	@ 0x28
 800a972:	bd80      	pop	{r7, pc}
 800a974:	ff7fffff 	.word	0xff7fffff

0800a978 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b08e      	sub	sp, #56	@ 0x38
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a980:	f3ef 8310 	mrs	r3, PRIMASK
 800a984:	617b      	str	r3, [r7, #20]
  return(result);
 800a986:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a988:	637b      	str	r3, [r7, #52]	@ 0x34
 800a98a:	2301      	movs	r3, #1
 800a98c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a98e:	69bb      	ldr	r3, [r7, #24]
 800a990:	f383 8810 	msr	PRIMASK, r3
}
 800a994:	46c0      	nop			@ (mov r8, r8)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	681a      	ldr	r2, [r3, #0]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4926      	ldr	r1, [pc, #152]	@ (800aa3c <UART_EndRxTransfer+0xc4>)
 800a9a2:	400a      	ands	r2, r1
 800a9a4:	601a      	str	r2, [r3, #0]
 800a9a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9aa:	69fb      	ldr	r3, [r7, #28]
 800a9ac:	f383 8810 	msr	PRIMASK, r3
}
 800a9b0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9b2:	f3ef 8310 	mrs	r3, PRIMASK
 800a9b6:	623b      	str	r3, [r7, #32]
  return(result);
 800a9b8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a9ba:	633b      	str	r3, [r7, #48]	@ 0x30
 800a9bc:	2301      	movs	r3, #1
 800a9be:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c2:	f383 8810 	msr	PRIMASK, r3
}
 800a9c6:	46c0      	nop			@ (mov r8, r8)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	689a      	ldr	r2, [r3, #8]
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	491b      	ldr	r1, [pc, #108]	@ (800aa40 <UART_EndRxTransfer+0xc8>)
 800a9d4:	400a      	ands	r2, r1
 800a9d6:	609a      	str	r2, [r3, #8]
 800a9d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9da:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9de:	f383 8810 	msr	PRIMASK, r3
}
 800a9e2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9e8:	2b01      	cmp	r3, #1
 800a9ea:	d118      	bne.n	800aa1e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9ec:	f3ef 8310 	mrs	r3, PRIMASK
 800a9f0:	60bb      	str	r3, [r7, #8]
  return(result);
 800a9f2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	f383 8810 	msr	PRIMASK, r3
}
 800aa00:	46c0      	nop			@ (mov r8, r8)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	681a      	ldr	r2, [r3, #0]
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	2110      	movs	r1, #16
 800aa0e:	438a      	bics	r2, r1
 800aa10:	601a      	str	r2, [r3, #0]
 800aa12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aa16:	693b      	ldr	r3, [r7, #16]
 800aa18:	f383 8810 	msr	PRIMASK, r3
}
 800aa1c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	228c      	movs	r2, #140	@ 0x8c
 800aa22:	2120      	movs	r1, #32
 800aa24:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	2200      	movs	r2, #0
 800aa2a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800aa32:	46c0      	nop			@ (mov r8, r8)
 800aa34:	46bd      	mov	sp, r7
 800aa36:	b00e      	add	sp, #56	@ 0x38
 800aa38:	bd80      	pop	{r7, pc}
 800aa3a:	46c0      	nop			@ (mov r8, r8)
 800aa3c:	fffffedf 	.word	0xfffffedf
 800aa40:	effffffe 	.word	0xeffffffe

0800aa44 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b08c      	sub	sp, #48	@ 0x30
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa50:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2220      	movs	r2, #32
 800aa5a:	4013      	ands	r3, r2
 800aa5c:	d135      	bne.n	800aaca <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800aa5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa60:	2256      	movs	r2, #86	@ 0x56
 800aa62:	2100      	movs	r1, #0
 800aa64:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aa66:	f3ef 8310 	mrs	r3, PRIMASK
 800aa6a:	60fb      	str	r3, [r7, #12]
  return(result);
 800aa6c:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aa6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aa70:	2301      	movs	r3, #1
 800aa72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	f383 8810 	msr	PRIMASK, r3
}
 800aa7a:	46c0      	nop			@ (mov r8, r8)
 800aa7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	689a      	ldr	r2, [r3, #8]
 800aa82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	2180      	movs	r1, #128	@ 0x80
 800aa88:	438a      	bics	r2, r1
 800aa8a:	609a      	str	r2, [r3, #8]
 800aa8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aa90:	697b      	ldr	r3, [r7, #20]
 800aa92:	f383 8810 	msr	PRIMASK, r3
}
 800aa96:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aa98:	f3ef 8310 	mrs	r3, PRIMASK
 800aa9c:	61bb      	str	r3, [r7, #24]
  return(result);
 800aa9e:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aaa0:	627b      	str	r3, [r7, #36]	@ 0x24
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aaa6:	69fb      	ldr	r3, [r7, #28]
 800aaa8:	f383 8810 	msr	PRIMASK, r3
}
 800aaac:	46c0      	nop			@ (mov r8, r8)
 800aaae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	681a      	ldr	r2, [r3, #0]
 800aab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	2140      	movs	r1, #64	@ 0x40
 800aaba:	430a      	orrs	r2, r1
 800aabc:	601a      	str	r2, [r3, #0]
 800aabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aac0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aac2:	6a3b      	ldr	r3, [r7, #32]
 800aac4:	f383 8810 	msr	PRIMASK, r3
}
 800aac8:	e004      	b.n	800aad4 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 800aaca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aacc:	0018      	movs	r0, r3
 800aace:	f7f8 fe1d 	bl	800370c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aad2:	46c0      	nop			@ (mov r8, r8)
 800aad4:	46c0      	nop			@ (mov r8, r8)
 800aad6:	46bd      	mov	sp, r7
 800aad8:	b00c      	add	sp, #48	@ 0x30
 800aada:	bd80      	pop	{r7, pc}

0800aadc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b084      	sub	sp, #16
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aae8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	0018      	movs	r0, r3
 800aaee:	f7ff fabf 	bl	800a070 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aaf2:	46c0      	nop			@ (mov r8, r8)
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	b004      	add	sp, #16
 800aaf8:	bd80      	pop	{r7, pc}
	...

0800aafc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b094      	sub	sp, #80	@ 0x50
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab08:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	2220      	movs	r2, #32
 800ab12:	4013      	ands	r3, r2
 800ab14:	d16f      	bne.n	800abf6 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800ab16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab18:	225e      	movs	r2, #94	@ 0x5e
 800ab1a:	2100      	movs	r1, #0
 800ab1c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab1e:	f3ef 8310 	mrs	r3, PRIMASK
 800ab22:	61bb      	str	r3, [r7, #24]
  return(result);
 800ab24:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab26:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab28:	2301      	movs	r3, #1
 800ab2a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab2c:	69fb      	ldr	r3, [r7, #28]
 800ab2e:	f383 8810 	msr	PRIMASK, r3
}
 800ab32:	46c0      	nop			@ (mov r8, r8)
 800ab34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	681a      	ldr	r2, [r3, #0]
 800ab3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	493a      	ldr	r1, [pc, #232]	@ (800ac28 <UART_DMAReceiveCplt+0x12c>)
 800ab40:	400a      	ands	r2, r1
 800ab42:	601a      	str	r2, [r3, #0]
 800ab44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab46:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab48:	6a3b      	ldr	r3, [r7, #32]
 800ab4a:	f383 8810 	msr	PRIMASK, r3
}
 800ab4e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab50:	f3ef 8310 	mrs	r3, PRIMASK
 800ab54:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800ab56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab58:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab60:	f383 8810 	msr	PRIMASK, r3
}
 800ab64:	46c0      	nop			@ (mov r8, r8)
 800ab66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	689a      	ldr	r2, [r3, #8]
 800ab6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	2101      	movs	r1, #1
 800ab72:	438a      	bics	r2, r1
 800ab74:	609a      	str	r2, [r3, #8]
 800ab76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab7c:	f383 8810 	msr	PRIMASK, r3
}
 800ab80:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab82:	f3ef 8310 	mrs	r3, PRIMASK
 800ab86:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800ab88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab8a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab92:	f383 8810 	msr	PRIMASK, r3
}
 800ab96:	46c0      	nop			@ (mov r8, r8)
 800ab98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	689a      	ldr	r2, [r3, #8]
 800ab9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	2140      	movs	r1, #64	@ 0x40
 800aba4:	438a      	bics	r2, r1
 800aba6:	609a      	str	r2, [r3, #8]
 800aba8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abaa:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abae:	f383 8810 	msr	PRIMASK, r3
}
 800abb2:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800abb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abb6:	228c      	movs	r2, #140	@ 0x8c
 800abb8:	2120      	movs	r1, #32
 800abba:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abc0:	2b01      	cmp	r3, #1
 800abc2:	d118      	bne.n	800abf6 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abc4:	f3ef 8310 	mrs	r3, PRIMASK
 800abc8:	60fb      	str	r3, [r7, #12]
  return(result);
 800abca:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800abce:	2301      	movs	r3, #1
 800abd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abd2:	693b      	ldr	r3, [r7, #16]
 800abd4:	f383 8810 	msr	PRIMASK, r3
}
 800abd8:	46c0      	nop			@ (mov r8, r8)
 800abda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	681a      	ldr	r2, [r3, #0]
 800abe0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	2110      	movs	r1, #16
 800abe6:	438a      	bics	r2, r1
 800abe8:	601a      	str	r2, [r3, #0]
 800abea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	f383 8810 	msr	PRIMASK, r3
}
 800abf4:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800abf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abf8:	2200      	movs	r2, #0
 800abfa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac00:	2b01      	cmp	r3, #1
 800ac02:	d108      	bne.n	800ac16 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ac04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac06:	225c      	movs	r2, #92	@ 0x5c
 800ac08:	5a9a      	ldrh	r2, [r3, r2]
 800ac0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac0c:	0011      	movs	r1, r2
 800ac0e:	0018      	movs	r0, r3
 800ac10:	f7ff fa4e 	bl	800a0b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ac14:	e003      	b.n	800ac1e <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800ac16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac18:	0018      	movs	r0, r3
 800ac1a:	f7ff fa31 	bl	800a080 <HAL_UART_RxCpltCallback>
}
 800ac1e:	46c0      	nop			@ (mov r8, r8)
 800ac20:	46bd      	mov	sp, r7
 800ac22:	b014      	add	sp, #80	@ 0x50
 800ac24:	bd80      	pop	{r7, pc}
 800ac26:	46c0      	nop			@ (mov r8, r8)
 800ac28:	fffffeff 	.word	0xfffffeff

0800ac2c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b084      	sub	sp, #16
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac38:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	2201      	movs	r2, #1
 800ac3e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac44:	2b01      	cmp	r3, #1
 800ac46:	d10a      	bne.n	800ac5e <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	225c      	movs	r2, #92	@ 0x5c
 800ac4c:	5a9b      	ldrh	r3, [r3, r2]
 800ac4e:	085b      	lsrs	r3, r3, #1
 800ac50:	b29a      	uxth	r2, r3
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	0011      	movs	r1, r2
 800ac56:	0018      	movs	r0, r3
 800ac58:	f7ff fa2a 	bl	800a0b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ac5c:	e003      	b.n	800ac66 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	0018      	movs	r0, r3
 800ac62:	f7ff fa15 	bl	800a090 <HAL_UART_RxHalfCpltCallback>
}
 800ac66:	46c0      	nop			@ (mov r8, r8)
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	b004      	add	sp, #16
 800ac6c:	bd80      	pop	{r7, pc}

0800ac6e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ac6e:	b580      	push	{r7, lr}
 800ac70:	b086      	sub	sp, #24
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac7a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	2288      	movs	r2, #136	@ 0x88
 800ac80:	589b      	ldr	r3, [r3, r2]
 800ac82:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ac84:	697b      	ldr	r3, [r7, #20]
 800ac86:	228c      	movs	r2, #140	@ 0x8c
 800ac88:	589b      	ldr	r3, [r3, r2]
 800ac8a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ac8c:	697b      	ldr	r3, [r7, #20]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	689b      	ldr	r3, [r3, #8]
 800ac92:	2280      	movs	r2, #128	@ 0x80
 800ac94:	4013      	ands	r3, r2
 800ac96:	2b80      	cmp	r3, #128	@ 0x80
 800ac98:	d10a      	bne.n	800acb0 <UART_DMAError+0x42>
 800ac9a:	693b      	ldr	r3, [r7, #16]
 800ac9c:	2b21      	cmp	r3, #33	@ 0x21
 800ac9e:	d107      	bne.n	800acb0 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	2256      	movs	r2, #86	@ 0x56
 800aca4:	2100      	movs	r1, #0
 800aca6:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800aca8:	697b      	ldr	r3, [r7, #20]
 800acaa:	0018      	movs	r0, r3
 800acac:	f7ff fe24 	bl	800a8f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	689b      	ldr	r3, [r3, #8]
 800acb6:	2240      	movs	r2, #64	@ 0x40
 800acb8:	4013      	ands	r3, r2
 800acba:	2b40      	cmp	r3, #64	@ 0x40
 800acbc:	d10a      	bne.n	800acd4 <UART_DMAError+0x66>
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	2b22      	cmp	r3, #34	@ 0x22
 800acc2:	d107      	bne.n	800acd4 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800acc4:	697b      	ldr	r3, [r7, #20]
 800acc6:	225e      	movs	r2, #94	@ 0x5e
 800acc8:	2100      	movs	r1, #0
 800acca:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	0018      	movs	r0, r3
 800acd0:	f7ff fe52 	bl	800a978 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	2290      	movs	r2, #144	@ 0x90
 800acd8:	589b      	ldr	r3, [r3, r2]
 800acda:	2210      	movs	r2, #16
 800acdc:	431a      	orrs	r2, r3
 800acde:	697b      	ldr	r3, [r7, #20]
 800ace0:	2190      	movs	r1, #144	@ 0x90
 800ace2:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	0018      	movs	r0, r3
 800ace8:	f7ff f9da 	bl	800a0a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800acec:	46c0      	nop			@ (mov r8, r8)
 800acee:	46bd      	mov	sp, r7
 800acf0:	b006      	add	sp, #24
 800acf2:	bd80      	pop	{r7, pc}

0800acf4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b084      	sub	sp, #16
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad00:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	225e      	movs	r2, #94	@ 0x5e
 800ad06:	2100      	movs	r1, #0
 800ad08:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	2256      	movs	r2, #86	@ 0x56
 800ad0e:	2100      	movs	r1, #0
 800ad10:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	0018      	movs	r0, r3
 800ad16:	f7ff f9c3 	bl	800a0a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad1a:	46c0      	nop			@ (mov r8, r8)
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	b004      	add	sp, #16
 800ad20:	bd80      	pop	{r7, pc}

0800ad22 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ad22:	b580      	push	{r7, lr}
 800ad24:	b086      	sub	sp, #24
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ad2a:	f3ef 8310 	mrs	r3, PRIMASK
 800ad2e:	60bb      	str	r3, [r7, #8]
  return(result);
 800ad30:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad32:	617b      	str	r3, [r7, #20]
 800ad34:	2301      	movs	r3, #1
 800ad36:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	f383 8810 	msr	PRIMASK, r3
}
 800ad3e:	46c0      	nop			@ (mov r8, r8)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	681a      	ldr	r2, [r3, #0]
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	2140      	movs	r1, #64	@ 0x40
 800ad4c:	438a      	bics	r2, r1
 800ad4e:	601a      	str	r2, [r3, #0]
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad54:	693b      	ldr	r3, [r7, #16]
 800ad56:	f383 8810 	msr	PRIMASK, r3
}
 800ad5a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2288      	movs	r2, #136	@ 0x88
 800ad60:	2120      	movs	r1, #32
 800ad62:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2200      	movs	r2, #0
 800ad68:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	0018      	movs	r0, r3
 800ad6e:	f7f8 fccd 	bl	800370c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad72:	46c0      	nop			@ (mov r8, r8)
 800ad74:	46bd      	mov	sp, r7
 800ad76:	b006      	add	sp, #24
 800ad78:	bd80      	pop	{r7, pc}

0800ad7a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ad7a:	b580      	push	{r7, lr}
 800ad7c:	b082      	sub	sp, #8
 800ad7e:	af00      	add	r7, sp, #0
 800ad80:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ad82:	46c0      	nop			@ (mov r8, r8)
 800ad84:	46bd      	mov	sp, r7
 800ad86:	b002      	add	sp, #8
 800ad88:	bd80      	pop	{r7, pc}

0800ad8a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ad8a:	b580      	push	{r7, lr}
 800ad8c:	b082      	sub	sp, #8
 800ad8e:	af00      	add	r7, sp, #0
 800ad90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ad92:	46c0      	nop			@ (mov r8, r8)
 800ad94:	46bd      	mov	sp, r7
 800ad96:	b002      	add	sp, #8
 800ad98:	bd80      	pop	{r7, pc}

0800ad9a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ad9a:	b580      	push	{r7, lr}
 800ad9c:	b082      	sub	sp, #8
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ada2:	46c0      	nop			@ (mov r8, r8)
 800ada4:	46bd      	mov	sp, r7
 800ada6:	b002      	add	sp, #8
 800ada8:	bd80      	pop	{r7, pc}

0800adaa <__cvt>:
 800adaa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adac:	001f      	movs	r7, r3
 800adae:	2300      	movs	r3, #0
 800adb0:	0016      	movs	r6, r2
 800adb2:	b08b      	sub	sp, #44	@ 0x2c
 800adb4:	429f      	cmp	r7, r3
 800adb6:	da04      	bge.n	800adc2 <__cvt+0x18>
 800adb8:	2180      	movs	r1, #128	@ 0x80
 800adba:	0609      	lsls	r1, r1, #24
 800adbc:	187b      	adds	r3, r7, r1
 800adbe:	001f      	movs	r7, r3
 800adc0:	232d      	movs	r3, #45	@ 0x2d
 800adc2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800adc4:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800adc6:	7013      	strb	r3, [r2, #0]
 800adc8:	2320      	movs	r3, #32
 800adca:	2203      	movs	r2, #3
 800adcc:	439d      	bics	r5, r3
 800adce:	2d46      	cmp	r5, #70	@ 0x46
 800add0:	d007      	beq.n	800ade2 <__cvt+0x38>
 800add2:	002b      	movs	r3, r5
 800add4:	3b45      	subs	r3, #69	@ 0x45
 800add6:	4259      	negs	r1, r3
 800add8:	414b      	adcs	r3, r1
 800adda:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800addc:	3a01      	subs	r2, #1
 800adde:	18cb      	adds	r3, r1, r3
 800ade0:	9310      	str	r3, [sp, #64]	@ 0x40
 800ade2:	ab09      	add	r3, sp, #36	@ 0x24
 800ade4:	9304      	str	r3, [sp, #16]
 800ade6:	ab08      	add	r3, sp, #32
 800ade8:	9303      	str	r3, [sp, #12]
 800adea:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800adec:	9200      	str	r2, [sp, #0]
 800adee:	9302      	str	r3, [sp, #8]
 800adf0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800adf2:	0032      	movs	r2, r6
 800adf4:	9301      	str	r3, [sp, #4]
 800adf6:	003b      	movs	r3, r7
 800adf8:	f000 fe9e 	bl	800bb38 <_dtoa_r>
 800adfc:	0004      	movs	r4, r0
 800adfe:	2d47      	cmp	r5, #71	@ 0x47
 800ae00:	d11b      	bne.n	800ae3a <__cvt+0x90>
 800ae02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ae04:	07db      	lsls	r3, r3, #31
 800ae06:	d511      	bpl.n	800ae2c <__cvt+0x82>
 800ae08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ae0a:	18c3      	adds	r3, r0, r3
 800ae0c:	9307      	str	r3, [sp, #28]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	2300      	movs	r3, #0
 800ae12:	0030      	movs	r0, r6
 800ae14:	0039      	movs	r1, r7
 800ae16:	f7f5 fb15 	bl	8000444 <__aeabi_dcmpeq>
 800ae1a:	2800      	cmp	r0, #0
 800ae1c:	d001      	beq.n	800ae22 <__cvt+0x78>
 800ae1e:	9b07      	ldr	r3, [sp, #28]
 800ae20:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae22:	2230      	movs	r2, #48	@ 0x30
 800ae24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae26:	9907      	ldr	r1, [sp, #28]
 800ae28:	428b      	cmp	r3, r1
 800ae2a:	d320      	bcc.n	800ae6e <__cvt+0xc4>
 800ae2c:	0020      	movs	r0, r4
 800ae2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae30:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ae32:	1b1b      	subs	r3, r3, r4
 800ae34:	6013      	str	r3, [r2, #0]
 800ae36:	b00b      	add	sp, #44	@ 0x2c
 800ae38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae3a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ae3c:	18c3      	adds	r3, r0, r3
 800ae3e:	9307      	str	r3, [sp, #28]
 800ae40:	2d46      	cmp	r5, #70	@ 0x46
 800ae42:	d1e4      	bne.n	800ae0e <__cvt+0x64>
 800ae44:	7803      	ldrb	r3, [r0, #0]
 800ae46:	2b30      	cmp	r3, #48	@ 0x30
 800ae48:	d10c      	bne.n	800ae64 <__cvt+0xba>
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	0030      	movs	r0, r6
 800ae50:	0039      	movs	r1, r7
 800ae52:	f7f5 faf7 	bl	8000444 <__aeabi_dcmpeq>
 800ae56:	2800      	cmp	r0, #0
 800ae58:	d104      	bne.n	800ae64 <__cvt+0xba>
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800ae5e:	1a9b      	subs	r3, r3, r2
 800ae60:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ae62:	6013      	str	r3, [r2, #0]
 800ae64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ae66:	9a07      	ldr	r2, [sp, #28]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	18d3      	adds	r3, r2, r3
 800ae6c:	e7ce      	b.n	800ae0c <__cvt+0x62>
 800ae6e:	1c59      	adds	r1, r3, #1
 800ae70:	9109      	str	r1, [sp, #36]	@ 0x24
 800ae72:	701a      	strb	r2, [r3, #0]
 800ae74:	e7d6      	b.n	800ae24 <__cvt+0x7a>

0800ae76 <__exponent>:
 800ae76:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae78:	232b      	movs	r3, #43	@ 0x2b
 800ae7a:	b085      	sub	sp, #20
 800ae7c:	0005      	movs	r5, r0
 800ae7e:	1e0c      	subs	r4, r1, #0
 800ae80:	7002      	strb	r2, [r0, #0]
 800ae82:	da01      	bge.n	800ae88 <__exponent+0x12>
 800ae84:	424c      	negs	r4, r1
 800ae86:	3302      	adds	r3, #2
 800ae88:	706b      	strb	r3, [r5, #1]
 800ae8a:	2c09      	cmp	r4, #9
 800ae8c:	dd2c      	ble.n	800aee8 <__exponent+0x72>
 800ae8e:	ab02      	add	r3, sp, #8
 800ae90:	1dde      	adds	r6, r3, #7
 800ae92:	0020      	movs	r0, r4
 800ae94:	210a      	movs	r1, #10
 800ae96:	f7f5 fabf 	bl	8000418 <__aeabi_idivmod>
 800ae9a:	0037      	movs	r7, r6
 800ae9c:	3130      	adds	r1, #48	@ 0x30
 800ae9e:	3e01      	subs	r6, #1
 800aea0:	0020      	movs	r0, r4
 800aea2:	7031      	strb	r1, [r6, #0]
 800aea4:	210a      	movs	r1, #10
 800aea6:	9401      	str	r4, [sp, #4]
 800aea8:	f7f5 f9d0 	bl	800024c <__divsi3>
 800aeac:	9b01      	ldr	r3, [sp, #4]
 800aeae:	0004      	movs	r4, r0
 800aeb0:	2b63      	cmp	r3, #99	@ 0x63
 800aeb2:	dcee      	bgt.n	800ae92 <__exponent+0x1c>
 800aeb4:	1eba      	subs	r2, r7, #2
 800aeb6:	1ca8      	adds	r0, r5, #2
 800aeb8:	0001      	movs	r1, r0
 800aeba:	0013      	movs	r3, r2
 800aebc:	3430      	adds	r4, #48	@ 0x30
 800aebe:	7014      	strb	r4, [r2, #0]
 800aec0:	ac02      	add	r4, sp, #8
 800aec2:	3407      	adds	r4, #7
 800aec4:	429c      	cmp	r4, r3
 800aec6:	d80a      	bhi.n	800aede <__exponent+0x68>
 800aec8:	2300      	movs	r3, #0
 800aeca:	4294      	cmp	r4, r2
 800aecc:	d303      	bcc.n	800aed6 <__exponent+0x60>
 800aece:	3309      	adds	r3, #9
 800aed0:	aa02      	add	r2, sp, #8
 800aed2:	189b      	adds	r3, r3, r2
 800aed4:	1bdb      	subs	r3, r3, r7
 800aed6:	18c0      	adds	r0, r0, r3
 800aed8:	1b40      	subs	r0, r0, r5
 800aeda:	b005      	add	sp, #20
 800aedc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aede:	781c      	ldrb	r4, [r3, #0]
 800aee0:	3301      	adds	r3, #1
 800aee2:	700c      	strb	r4, [r1, #0]
 800aee4:	3101      	adds	r1, #1
 800aee6:	e7eb      	b.n	800aec0 <__exponent+0x4a>
 800aee8:	2330      	movs	r3, #48	@ 0x30
 800aeea:	18e4      	adds	r4, r4, r3
 800aeec:	70ab      	strb	r3, [r5, #2]
 800aeee:	1d28      	adds	r0, r5, #4
 800aef0:	70ec      	strb	r4, [r5, #3]
 800aef2:	e7f1      	b.n	800aed8 <__exponent+0x62>

0800aef4 <_printf_float>:
 800aef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aef6:	b097      	sub	sp, #92	@ 0x5c
 800aef8:	000d      	movs	r5, r1
 800aefa:	920a      	str	r2, [sp, #40]	@ 0x28
 800aefc:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800aefe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800af00:	9009      	str	r0, [sp, #36]	@ 0x24
 800af02:	f000 fd01 	bl	800b908 <_localeconv_r>
 800af06:	6803      	ldr	r3, [r0, #0]
 800af08:	0018      	movs	r0, r3
 800af0a:	930d      	str	r3, [sp, #52]	@ 0x34
 800af0c:	f7f5 f8f8 	bl	8000100 <strlen>
 800af10:	2300      	movs	r3, #0
 800af12:	900f      	str	r0, [sp, #60]	@ 0x3c
 800af14:	9314      	str	r3, [sp, #80]	@ 0x50
 800af16:	7e2b      	ldrb	r3, [r5, #24]
 800af18:	2207      	movs	r2, #7
 800af1a:	930c      	str	r3, [sp, #48]	@ 0x30
 800af1c:	682b      	ldr	r3, [r5, #0]
 800af1e:	930e      	str	r3, [sp, #56]	@ 0x38
 800af20:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800af22:	6823      	ldr	r3, [r4, #0]
 800af24:	05c9      	lsls	r1, r1, #23
 800af26:	d545      	bpl.n	800afb4 <_printf_float+0xc0>
 800af28:	189b      	adds	r3, r3, r2
 800af2a:	4393      	bics	r3, r2
 800af2c:	001a      	movs	r2, r3
 800af2e:	3208      	adds	r2, #8
 800af30:	6022      	str	r2, [r4, #0]
 800af32:	2201      	movs	r2, #1
 800af34:	681e      	ldr	r6, [r3, #0]
 800af36:	685f      	ldr	r7, [r3, #4]
 800af38:	007b      	lsls	r3, r7, #1
 800af3a:	085b      	lsrs	r3, r3, #1
 800af3c:	9311      	str	r3, [sp, #68]	@ 0x44
 800af3e:	9610      	str	r6, [sp, #64]	@ 0x40
 800af40:	64ae      	str	r6, [r5, #72]	@ 0x48
 800af42:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800af44:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800af46:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800af48:	4ba7      	ldr	r3, [pc, #668]	@ (800b1e8 <_printf_float+0x2f4>)
 800af4a:	4252      	negs	r2, r2
 800af4c:	f7f7 ffa2 	bl	8002e94 <__aeabi_dcmpun>
 800af50:	2800      	cmp	r0, #0
 800af52:	d131      	bne.n	800afb8 <_printf_float+0xc4>
 800af54:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800af56:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800af58:	2201      	movs	r2, #1
 800af5a:	4ba3      	ldr	r3, [pc, #652]	@ (800b1e8 <_printf_float+0x2f4>)
 800af5c:	4252      	negs	r2, r2
 800af5e:	f7f5 fa81 	bl	8000464 <__aeabi_dcmple>
 800af62:	2800      	cmp	r0, #0
 800af64:	d128      	bne.n	800afb8 <_printf_float+0xc4>
 800af66:	2200      	movs	r2, #0
 800af68:	2300      	movs	r3, #0
 800af6a:	0030      	movs	r0, r6
 800af6c:	0039      	movs	r1, r7
 800af6e:	f7f5 fa6f 	bl	8000450 <__aeabi_dcmplt>
 800af72:	2800      	cmp	r0, #0
 800af74:	d003      	beq.n	800af7e <_printf_float+0x8a>
 800af76:	002b      	movs	r3, r5
 800af78:	222d      	movs	r2, #45	@ 0x2d
 800af7a:	3343      	adds	r3, #67	@ 0x43
 800af7c:	701a      	strb	r2, [r3, #0]
 800af7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af80:	4f9a      	ldr	r7, [pc, #616]	@ (800b1ec <_printf_float+0x2f8>)
 800af82:	2b47      	cmp	r3, #71	@ 0x47
 800af84:	d800      	bhi.n	800af88 <_printf_float+0x94>
 800af86:	4f9a      	ldr	r7, [pc, #616]	@ (800b1f0 <_printf_float+0x2fc>)
 800af88:	2303      	movs	r3, #3
 800af8a:	2400      	movs	r4, #0
 800af8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af8e:	612b      	str	r3, [r5, #16]
 800af90:	3301      	adds	r3, #1
 800af92:	439a      	bics	r2, r3
 800af94:	602a      	str	r2, [r5, #0]
 800af96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af98:	0029      	movs	r1, r5
 800af9a:	9300      	str	r3, [sp, #0]
 800af9c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800afa0:	aa15      	add	r2, sp, #84	@ 0x54
 800afa2:	f000 f9e5 	bl	800b370 <_printf_common>
 800afa6:	3001      	adds	r0, #1
 800afa8:	d000      	beq.n	800afac <_printf_float+0xb8>
 800afaa:	e09e      	b.n	800b0ea <_printf_float+0x1f6>
 800afac:	2001      	movs	r0, #1
 800afae:	4240      	negs	r0, r0
 800afb0:	b017      	add	sp, #92	@ 0x5c
 800afb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afb4:	3307      	adds	r3, #7
 800afb6:	e7b8      	b.n	800af2a <_printf_float+0x36>
 800afb8:	0032      	movs	r2, r6
 800afba:	003b      	movs	r3, r7
 800afbc:	0030      	movs	r0, r6
 800afbe:	0039      	movs	r1, r7
 800afc0:	f7f7 ff68 	bl	8002e94 <__aeabi_dcmpun>
 800afc4:	2800      	cmp	r0, #0
 800afc6:	d00b      	beq.n	800afe0 <_printf_float+0xec>
 800afc8:	2f00      	cmp	r7, #0
 800afca:	da03      	bge.n	800afd4 <_printf_float+0xe0>
 800afcc:	002b      	movs	r3, r5
 800afce:	222d      	movs	r2, #45	@ 0x2d
 800afd0:	3343      	adds	r3, #67	@ 0x43
 800afd2:	701a      	strb	r2, [r3, #0]
 800afd4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800afd6:	4f87      	ldr	r7, [pc, #540]	@ (800b1f4 <_printf_float+0x300>)
 800afd8:	2b47      	cmp	r3, #71	@ 0x47
 800afda:	d8d5      	bhi.n	800af88 <_printf_float+0x94>
 800afdc:	4f86      	ldr	r7, [pc, #536]	@ (800b1f8 <_printf_float+0x304>)
 800afde:	e7d3      	b.n	800af88 <_printf_float+0x94>
 800afe0:	2220      	movs	r2, #32
 800afe2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800afe4:	686b      	ldr	r3, [r5, #4]
 800afe6:	4394      	bics	r4, r2
 800afe8:	1c5a      	adds	r2, r3, #1
 800afea:	d146      	bne.n	800b07a <_printf_float+0x186>
 800afec:	3307      	adds	r3, #7
 800afee:	606b      	str	r3, [r5, #4]
 800aff0:	2380      	movs	r3, #128	@ 0x80
 800aff2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aff4:	00db      	lsls	r3, r3, #3
 800aff6:	4313      	orrs	r3, r2
 800aff8:	2200      	movs	r2, #0
 800affa:	602b      	str	r3, [r5, #0]
 800affc:	9206      	str	r2, [sp, #24]
 800affe:	aa14      	add	r2, sp, #80	@ 0x50
 800b000:	9205      	str	r2, [sp, #20]
 800b002:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b004:	a90a      	add	r1, sp, #40	@ 0x28
 800b006:	9204      	str	r2, [sp, #16]
 800b008:	aa13      	add	r2, sp, #76	@ 0x4c
 800b00a:	9203      	str	r2, [sp, #12]
 800b00c:	2223      	movs	r2, #35	@ 0x23
 800b00e:	1852      	adds	r2, r2, r1
 800b010:	9202      	str	r2, [sp, #8]
 800b012:	9301      	str	r3, [sp, #4]
 800b014:	686b      	ldr	r3, [r5, #4]
 800b016:	0032      	movs	r2, r6
 800b018:	9300      	str	r3, [sp, #0]
 800b01a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b01c:	003b      	movs	r3, r7
 800b01e:	f7ff fec4 	bl	800adaa <__cvt>
 800b022:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b024:	0007      	movs	r7, r0
 800b026:	2c47      	cmp	r4, #71	@ 0x47
 800b028:	d12d      	bne.n	800b086 <_printf_float+0x192>
 800b02a:	1cd3      	adds	r3, r2, #3
 800b02c:	db02      	blt.n	800b034 <_printf_float+0x140>
 800b02e:	686b      	ldr	r3, [r5, #4]
 800b030:	429a      	cmp	r2, r3
 800b032:	dd47      	ble.n	800b0c4 <_printf_float+0x1d0>
 800b034:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b036:	3b02      	subs	r3, #2
 800b038:	b2db      	uxtb	r3, r3
 800b03a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b03c:	0028      	movs	r0, r5
 800b03e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b040:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b042:	3901      	subs	r1, #1
 800b044:	3050      	adds	r0, #80	@ 0x50
 800b046:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b048:	f7ff ff15 	bl	800ae76 <__exponent>
 800b04c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b04e:	0004      	movs	r4, r0
 800b050:	1813      	adds	r3, r2, r0
 800b052:	612b      	str	r3, [r5, #16]
 800b054:	2a01      	cmp	r2, #1
 800b056:	dc02      	bgt.n	800b05e <_printf_float+0x16a>
 800b058:	682a      	ldr	r2, [r5, #0]
 800b05a:	07d2      	lsls	r2, r2, #31
 800b05c:	d501      	bpl.n	800b062 <_printf_float+0x16e>
 800b05e:	3301      	adds	r3, #1
 800b060:	612b      	str	r3, [r5, #16]
 800b062:	2323      	movs	r3, #35	@ 0x23
 800b064:	aa0a      	add	r2, sp, #40	@ 0x28
 800b066:	189b      	adds	r3, r3, r2
 800b068:	781b      	ldrb	r3, [r3, #0]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d100      	bne.n	800b070 <_printf_float+0x17c>
 800b06e:	e792      	b.n	800af96 <_printf_float+0xa2>
 800b070:	002b      	movs	r3, r5
 800b072:	222d      	movs	r2, #45	@ 0x2d
 800b074:	3343      	adds	r3, #67	@ 0x43
 800b076:	701a      	strb	r2, [r3, #0]
 800b078:	e78d      	b.n	800af96 <_printf_float+0xa2>
 800b07a:	2c47      	cmp	r4, #71	@ 0x47
 800b07c:	d1b8      	bne.n	800aff0 <_printf_float+0xfc>
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d1b6      	bne.n	800aff0 <_printf_float+0xfc>
 800b082:	3301      	adds	r3, #1
 800b084:	e7b3      	b.n	800afee <_printf_float+0xfa>
 800b086:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b088:	2b65      	cmp	r3, #101	@ 0x65
 800b08a:	d9d7      	bls.n	800b03c <_printf_float+0x148>
 800b08c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b08e:	2b66      	cmp	r3, #102	@ 0x66
 800b090:	d11a      	bne.n	800b0c8 <_printf_float+0x1d4>
 800b092:	686b      	ldr	r3, [r5, #4]
 800b094:	2a00      	cmp	r2, #0
 800b096:	dd09      	ble.n	800b0ac <_printf_float+0x1b8>
 800b098:	612a      	str	r2, [r5, #16]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d102      	bne.n	800b0a4 <_printf_float+0x1b0>
 800b09e:	6829      	ldr	r1, [r5, #0]
 800b0a0:	07c9      	lsls	r1, r1, #31
 800b0a2:	d50b      	bpl.n	800b0bc <_printf_float+0x1c8>
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	189b      	adds	r3, r3, r2
 800b0a8:	612b      	str	r3, [r5, #16]
 800b0aa:	e007      	b.n	800b0bc <_printf_float+0x1c8>
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d103      	bne.n	800b0b8 <_printf_float+0x1c4>
 800b0b0:	2201      	movs	r2, #1
 800b0b2:	6829      	ldr	r1, [r5, #0]
 800b0b4:	4211      	tst	r1, r2
 800b0b6:	d000      	beq.n	800b0ba <_printf_float+0x1c6>
 800b0b8:	1c9a      	adds	r2, r3, #2
 800b0ba:	612a      	str	r2, [r5, #16]
 800b0bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b0be:	2400      	movs	r4, #0
 800b0c0:	65ab      	str	r3, [r5, #88]	@ 0x58
 800b0c2:	e7ce      	b.n	800b062 <_printf_float+0x16e>
 800b0c4:	2367      	movs	r3, #103	@ 0x67
 800b0c6:	930c      	str	r3, [sp, #48]	@ 0x30
 800b0c8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b0ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b0cc:	4299      	cmp	r1, r3
 800b0ce:	db06      	blt.n	800b0de <_printf_float+0x1ea>
 800b0d0:	682b      	ldr	r3, [r5, #0]
 800b0d2:	6129      	str	r1, [r5, #16]
 800b0d4:	07db      	lsls	r3, r3, #31
 800b0d6:	d5f1      	bpl.n	800b0bc <_printf_float+0x1c8>
 800b0d8:	3101      	adds	r1, #1
 800b0da:	6129      	str	r1, [r5, #16]
 800b0dc:	e7ee      	b.n	800b0bc <_printf_float+0x1c8>
 800b0de:	2201      	movs	r2, #1
 800b0e0:	2900      	cmp	r1, #0
 800b0e2:	dce0      	bgt.n	800b0a6 <_printf_float+0x1b2>
 800b0e4:	1892      	adds	r2, r2, r2
 800b0e6:	1a52      	subs	r2, r2, r1
 800b0e8:	e7dd      	b.n	800b0a6 <_printf_float+0x1b2>
 800b0ea:	682a      	ldr	r2, [r5, #0]
 800b0ec:	0553      	lsls	r3, r2, #21
 800b0ee:	d408      	bmi.n	800b102 <_printf_float+0x20e>
 800b0f0:	692b      	ldr	r3, [r5, #16]
 800b0f2:	003a      	movs	r2, r7
 800b0f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b0f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0f8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b0fa:	47a0      	blx	r4
 800b0fc:	3001      	adds	r0, #1
 800b0fe:	d129      	bne.n	800b154 <_printf_float+0x260>
 800b100:	e754      	b.n	800afac <_printf_float+0xb8>
 800b102:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b104:	2b65      	cmp	r3, #101	@ 0x65
 800b106:	d800      	bhi.n	800b10a <_printf_float+0x216>
 800b108:	e0db      	b.n	800b2c2 <_printf_float+0x3ce>
 800b10a:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b10c:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b10e:	2200      	movs	r2, #0
 800b110:	2300      	movs	r3, #0
 800b112:	f7f5 f997 	bl	8000444 <__aeabi_dcmpeq>
 800b116:	2800      	cmp	r0, #0
 800b118:	d033      	beq.n	800b182 <_printf_float+0x28e>
 800b11a:	2301      	movs	r3, #1
 800b11c:	4a37      	ldr	r2, [pc, #220]	@ (800b1fc <_printf_float+0x308>)
 800b11e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b120:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b122:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b124:	47a0      	blx	r4
 800b126:	3001      	adds	r0, #1
 800b128:	d100      	bne.n	800b12c <_printf_float+0x238>
 800b12a:	e73f      	b.n	800afac <_printf_float+0xb8>
 800b12c:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b12e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b130:	42b3      	cmp	r3, r6
 800b132:	db02      	blt.n	800b13a <_printf_float+0x246>
 800b134:	682b      	ldr	r3, [r5, #0]
 800b136:	07db      	lsls	r3, r3, #31
 800b138:	d50c      	bpl.n	800b154 <_printf_float+0x260>
 800b13a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b13c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b13e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b140:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b142:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b144:	47a0      	blx	r4
 800b146:	2400      	movs	r4, #0
 800b148:	3001      	adds	r0, #1
 800b14a:	d100      	bne.n	800b14e <_printf_float+0x25a>
 800b14c:	e72e      	b.n	800afac <_printf_float+0xb8>
 800b14e:	1e73      	subs	r3, r6, #1
 800b150:	42a3      	cmp	r3, r4
 800b152:	dc0a      	bgt.n	800b16a <_printf_float+0x276>
 800b154:	682b      	ldr	r3, [r5, #0]
 800b156:	079b      	lsls	r3, r3, #30
 800b158:	d500      	bpl.n	800b15c <_printf_float+0x268>
 800b15a:	e106      	b.n	800b36a <_printf_float+0x476>
 800b15c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b15e:	68e8      	ldr	r0, [r5, #12]
 800b160:	4298      	cmp	r0, r3
 800b162:	db00      	blt.n	800b166 <_printf_float+0x272>
 800b164:	e724      	b.n	800afb0 <_printf_float+0xbc>
 800b166:	0018      	movs	r0, r3
 800b168:	e722      	b.n	800afb0 <_printf_float+0xbc>
 800b16a:	002a      	movs	r2, r5
 800b16c:	2301      	movs	r3, #1
 800b16e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b170:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b172:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b174:	321a      	adds	r2, #26
 800b176:	47b8      	blx	r7
 800b178:	3001      	adds	r0, #1
 800b17a:	d100      	bne.n	800b17e <_printf_float+0x28a>
 800b17c:	e716      	b.n	800afac <_printf_float+0xb8>
 800b17e:	3401      	adds	r4, #1
 800b180:	e7e5      	b.n	800b14e <_printf_float+0x25a>
 800b182:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b184:	2b00      	cmp	r3, #0
 800b186:	dc3b      	bgt.n	800b200 <_printf_float+0x30c>
 800b188:	2301      	movs	r3, #1
 800b18a:	4a1c      	ldr	r2, [pc, #112]	@ (800b1fc <_printf_float+0x308>)
 800b18c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b18e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b190:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b192:	47a0      	blx	r4
 800b194:	3001      	adds	r0, #1
 800b196:	d100      	bne.n	800b19a <_printf_float+0x2a6>
 800b198:	e708      	b.n	800afac <_printf_float+0xb8>
 800b19a:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b19c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b19e:	4333      	orrs	r3, r6
 800b1a0:	d102      	bne.n	800b1a8 <_printf_float+0x2b4>
 800b1a2:	682b      	ldr	r3, [r5, #0]
 800b1a4:	07db      	lsls	r3, r3, #31
 800b1a6:	d5d5      	bpl.n	800b154 <_printf_float+0x260>
 800b1a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1aa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b1ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b1ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1b0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b1b2:	47a0      	blx	r4
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	3001      	adds	r0, #1
 800b1b8:	d100      	bne.n	800b1bc <_printf_float+0x2c8>
 800b1ba:	e6f7      	b.n	800afac <_printf_float+0xb8>
 800b1bc:	930c      	str	r3, [sp, #48]	@ 0x30
 800b1be:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b1c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b1c2:	425b      	negs	r3, r3
 800b1c4:	4293      	cmp	r3, r2
 800b1c6:	dc01      	bgt.n	800b1cc <_printf_float+0x2d8>
 800b1c8:	0033      	movs	r3, r6
 800b1ca:	e792      	b.n	800b0f2 <_printf_float+0x1fe>
 800b1cc:	002a      	movs	r2, r5
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b1d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1d4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b1d6:	321a      	adds	r2, #26
 800b1d8:	47a0      	blx	r4
 800b1da:	3001      	adds	r0, #1
 800b1dc:	d100      	bne.n	800b1e0 <_printf_float+0x2ec>
 800b1de:	e6e5      	b.n	800afac <_printf_float+0xb8>
 800b1e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b1e2:	3301      	adds	r3, #1
 800b1e4:	e7ea      	b.n	800b1bc <_printf_float+0x2c8>
 800b1e6:	46c0      	nop			@ (mov r8, r8)
 800b1e8:	7fefffff 	.word	0x7fefffff
 800b1ec:	0800df10 	.word	0x0800df10
 800b1f0:	0800df0c 	.word	0x0800df0c
 800b1f4:	0800df18 	.word	0x0800df18
 800b1f8:	0800df14 	.word	0x0800df14
 800b1fc:	0800df1c 	.word	0x0800df1c
 800b200:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b202:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b204:	930c      	str	r3, [sp, #48]	@ 0x30
 800b206:	429e      	cmp	r6, r3
 800b208:	dd00      	ble.n	800b20c <_printf_float+0x318>
 800b20a:	001e      	movs	r6, r3
 800b20c:	2e00      	cmp	r6, #0
 800b20e:	dc31      	bgt.n	800b274 <_printf_float+0x380>
 800b210:	43f3      	mvns	r3, r6
 800b212:	2400      	movs	r4, #0
 800b214:	17db      	asrs	r3, r3, #31
 800b216:	4033      	ands	r3, r6
 800b218:	930e      	str	r3, [sp, #56]	@ 0x38
 800b21a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b21c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b21e:	1af3      	subs	r3, r6, r3
 800b220:	42a3      	cmp	r3, r4
 800b222:	dc30      	bgt.n	800b286 <_printf_float+0x392>
 800b224:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b226:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b228:	429a      	cmp	r2, r3
 800b22a:	dc38      	bgt.n	800b29e <_printf_float+0x3aa>
 800b22c:	682b      	ldr	r3, [r5, #0]
 800b22e:	07db      	lsls	r3, r3, #31
 800b230:	d435      	bmi.n	800b29e <_printf_float+0x3aa>
 800b232:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800b234:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b236:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b238:	1b9b      	subs	r3, r3, r6
 800b23a:	1b14      	subs	r4, r2, r4
 800b23c:	429c      	cmp	r4, r3
 800b23e:	dd00      	ble.n	800b242 <_printf_float+0x34e>
 800b240:	001c      	movs	r4, r3
 800b242:	2c00      	cmp	r4, #0
 800b244:	dc34      	bgt.n	800b2b0 <_printf_float+0x3bc>
 800b246:	43e3      	mvns	r3, r4
 800b248:	2600      	movs	r6, #0
 800b24a:	17db      	asrs	r3, r3, #31
 800b24c:	401c      	ands	r4, r3
 800b24e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b250:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b252:	1ad3      	subs	r3, r2, r3
 800b254:	1b1b      	subs	r3, r3, r4
 800b256:	42b3      	cmp	r3, r6
 800b258:	dc00      	bgt.n	800b25c <_printf_float+0x368>
 800b25a:	e77b      	b.n	800b154 <_printf_float+0x260>
 800b25c:	002a      	movs	r2, r5
 800b25e:	2301      	movs	r3, #1
 800b260:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b262:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b264:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b266:	321a      	adds	r2, #26
 800b268:	47b8      	blx	r7
 800b26a:	3001      	adds	r0, #1
 800b26c:	d100      	bne.n	800b270 <_printf_float+0x37c>
 800b26e:	e69d      	b.n	800afac <_printf_float+0xb8>
 800b270:	3601      	adds	r6, #1
 800b272:	e7ec      	b.n	800b24e <_printf_float+0x35a>
 800b274:	0033      	movs	r3, r6
 800b276:	003a      	movs	r2, r7
 800b278:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b27a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b27c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b27e:	47a0      	blx	r4
 800b280:	3001      	adds	r0, #1
 800b282:	d1c5      	bne.n	800b210 <_printf_float+0x31c>
 800b284:	e692      	b.n	800afac <_printf_float+0xb8>
 800b286:	002a      	movs	r2, r5
 800b288:	2301      	movs	r3, #1
 800b28a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b28c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b28e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b290:	321a      	adds	r2, #26
 800b292:	47b0      	blx	r6
 800b294:	3001      	adds	r0, #1
 800b296:	d100      	bne.n	800b29a <_printf_float+0x3a6>
 800b298:	e688      	b.n	800afac <_printf_float+0xb8>
 800b29a:	3401      	adds	r4, #1
 800b29c:	e7bd      	b.n	800b21a <_printf_float+0x326>
 800b29e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b2a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b2a4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2a6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b2a8:	47a0      	blx	r4
 800b2aa:	3001      	adds	r0, #1
 800b2ac:	d1c1      	bne.n	800b232 <_printf_float+0x33e>
 800b2ae:	e67d      	b.n	800afac <_printf_float+0xb8>
 800b2b0:	19ba      	adds	r2, r7, r6
 800b2b2:	0023      	movs	r3, r4
 800b2b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b2b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2b8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b2ba:	47b0      	blx	r6
 800b2bc:	3001      	adds	r0, #1
 800b2be:	d1c2      	bne.n	800b246 <_printf_float+0x352>
 800b2c0:	e674      	b.n	800afac <_printf_float+0xb8>
 800b2c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b2c4:	930c      	str	r3, [sp, #48]	@ 0x30
 800b2c6:	2b01      	cmp	r3, #1
 800b2c8:	dc02      	bgt.n	800b2d0 <_printf_float+0x3dc>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	421a      	tst	r2, r3
 800b2ce:	d039      	beq.n	800b344 <_printf_float+0x450>
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	003a      	movs	r2, r7
 800b2d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b2d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2d8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b2da:	47b0      	blx	r6
 800b2dc:	3001      	adds	r0, #1
 800b2de:	d100      	bne.n	800b2e2 <_printf_float+0x3ee>
 800b2e0:	e664      	b.n	800afac <_printf_float+0xb8>
 800b2e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b2e6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b2e8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2ea:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b2ec:	47b0      	blx	r6
 800b2ee:	3001      	adds	r0, #1
 800b2f0:	d100      	bne.n	800b2f4 <_printf_float+0x400>
 800b2f2:	e65b      	b.n	800afac <_printf_float+0xb8>
 800b2f4:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b2f6:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b2f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	3b01      	subs	r3, #1
 800b2fe:	930c      	str	r3, [sp, #48]	@ 0x30
 800b300:	2300      	movs	r3, #0
 800b302:	f7f5 f89f 	bl	8000444 <__aeabi_dcmpeq>
 800b306:	2800      	cmp	r0, #0
 800b308:	d11a      	bne.n	800b340 <_printf_float+0x44c>
 800b30a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b30c:	1c7a      	adds	r2, r7, #1
 800b30e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b310:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b312:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b314:	47b0      	blx	r6
 800b316:	3001      	adds	r0, #1
 800b318:	d10e      	bne.n	800b338 <_printf_float+0x444>
 800b31a:	e647      	b.n	800afac <_printf_float+0xb8>
 800b31c:	002a      	movs	r2, r5
 800b31e:	2301      	movs	r3, #1
 800b320:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b322:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b324:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b326:	321a      	adds	r2, #26
 800b328:	47b8      	blx	r7
 800b32a:	3001      	adds	r0, #1
 800b32c:	d100      	bne.n	800b330 <_printf_float+0x43c>
 800b32e:	e63d      	b.n	800afac <_printf_float+0xb8>
 800b330:	3601      	adds	r6, #1
 800b332:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b334:	429e      	cmp	r6, r3
 800b336:	dbf1      	blt.n	800b31c <_printf_float+0x428>
 800b338:	002a      	movs	r2, r5
 800b33a:	0023      	movs	r3, r4
 800b33c:	3250      	adds	r2, #80	@ 0x50
 800b33e:	e6d9      	b.n	800b0f4 <_printf_float+0x200>
 800b340:	2600      	movs	r6, #0
 800b342:	e7f6      	b.n	800b332 <_printf_float+0x43e>
 800b344:	003a      	movs	r2, r7
 800b346:	e7e2      	b.n	800b30e <_printf_float+0x41a>
 800b348:	002a      	movs	r2, r5
 800b34a:	2301      	movs	r3, #1
 800b34c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b34e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b350:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b352:	3219      	adds	r2, #25
 800b354:	47b0      	blx	r6
 800b356:	3001      	adds	r0, #1
 800b358:	d100      	bne.n	800b35c <_printf_float+0x468>
 800b35a:	e627      	b.n	800afac <_printf_float+0xb8>
 800b35c:	3401      	adds	r4, #1
 800b35e:	68eb      	ldr	r3, [r5, #12]
 800b360:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b362:	1a9b      	subs	r3, r3, r2
 800b364:	42a3      	cmp	r3, r4
 800b366:	dcef      	bgt.n	800b348 <_printf_float+0x454>
 800b368:	e6f8      	b.n	800b15c <_printf_float+0x268>
 800b36a:	2400      	movs	r4, #0
 800b36c:	e7f7      	b.n	800b35e <_printf_float+0x46a>
 800b36e:	46c0      	nop			@ (mov r8, r8)

0800b370 <_printf_common>:
 800b370:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b372:	0016      	movs	r6, r2
 800b374:	9301      	str	r3, [sp, #4]
 800b376:	688a      	ldr	r2, [r1, #8]
 800b378:	690b      	ldr	r3, [r1, #16]
 800b37a:	000c      	movs	r4, r1
 800b37c:	9000      	str	r0, [sp, #0]
 800b37e:	4293      	cmp	r3, r2
 800b380:	da00      	bge.n	800b384 <_printf_common+0x14>
 800b382:	0013      	movs	r3, r2
 800b384:	0022      	movs	r2, r4
 800b386:	6033      	str	r3, [r6, #0]
 800b388:	3243      	adds	r2, #67	@ 0x43
 800b38a:	7812      	ldrb	r2, [r2, #0]
 800b38c:	2a00      	cmp	r2, #0
 800b38e:	d001      	beq.n	800b394 <_printf_common+0x24>
 800b390:	3301      	adds	r3, #1
 800b392:	6033      	str	r3, [r6, #0]
 800b394:	6823      	ldr	r3, [r4, #0]
 800b396:	069b      	lsls	r3, r3, #26
 800b398:	d502      	bpl.n	800b3a0 <_printf_common+0x30>
 800b39a:	6833      	ldr	r3, [r6, #0]
 800b39c:	3302      	adds	r3, #2
 800b39e:	6033      	str	r3, [r6, #0]
 800b3a0:	6822      	ldr	r2, [r4, #0]
 800b3a2:	2306      	movs	r3, #6
 800b3a4:	0015      	movs	r5, r2
 800b3a6:	401d      	ands	r5, r3
 800b3a8:	421a      	tst	r2, r3
 800b3aa:	d027      	beq.n	800b3fc <_printf_common+0x8c>
 800b3ac:	0023      	movs	r3, r4
 800b3ae:	3343      	adds	r3, #67	@ 0x43
 800b3b0:	781b      	ldrb	r3, [r3, #0]
 800b3b2:	1e5a      	subs	r2, r3, #1
 800b3b4:	4193      	sbcs	r3, r2
 800b3b6:	6822      	ldr	r2, [r4, #0]
 800b3b8:	0692      	lsls	r2, r2, #26
 800b3ba:	d430      	bmi.n	800b41e <_printf_common+0xae>
 800b3bc:	0022      	movs	r2, r4
 800b3be:	9901      	ldr	r1, [sp, #4]
 800b3c0:	9800      	ldr	r0, [sp, #0]
 800b3c2:	9d08      	ldr	r5, [sp, #32]
 800b3c4:	3243      	adds	r2, #67	@ 0x43
 800b3c6:	47a8      	blx	r5
 800b3c8:	3001      	adds	r0, #1
 800b3ca:	d025      	beq.n	800b418 <_printf_common+0xa8>
 800b3cc:	2206      	movs	r2, #6
 800b3ce:	6823      	ldr	r3, [r4, #0]
 800b3d0:	2500      	movs	r5, #0
 800b3d2:	4013      	ands	r3, r2
 800b3d4:	2b04      	cmp	r3, #4
 800b3d6:	d105      	bne.n	800b3e4 <_printf_common+0x74>
 800b3d8:	6833      	ldr	r3, [r6, #0]
 800b3da:	68e5      	ldr	r5, [r4, #12]
 800b3dc:	1aed      	subs	r5, r5, r3
 800b3de:	43eb      	mvns	r3, r5
 800b3e0:	17db      	asrs	r3, r3, #31
 800b3e2:	401d      	ands	r5, r3
 800b3e4:	68a3      	ldr	r3, [r4, #8]
 800b3e6:	6922      	ldr	r2, [r4, #16]
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	dd01      	ble.n	800b3f0 <_printf_common+0x80>
 800b3ec:	1a9b      	subs	r3, r3, r2
 800b3ee:	18ed      	adds	r5, r5, r3
 800b3f0:	2600      	movs	r6, #0
 800b3f2:	42b5      	cmp	r5, r6
 800b3f4:	d120      	bne.n	800b438 <_printf_common+0xc8>
 800b3f6:	2000      	movs	r0, #0
 800b3f8:	e010      	b.n	800b41c <_printf_common+0xac>
 800b3fa:	3501      	adds	r5, #1
 800b3fc:	68e3      	ldr	r3, [r4, #12]
 800b3fe:	6832      	ldr	r2, [r6, #0]
 800b400:	1a9b      	subs	r3, r3, r2
 800b402:	42ab      	cmp	r3, r5
 800b404:	ddd2      	ble.n	800b3ac <_printf_common+0x3c>
 800b406:	0022      	movs	r2, r4
 800b408:	2301      	movs	r3, #1
 800b40a:	9901      	ldr	r1, [sp, #4]
 800b40c:	9800      	ldr	r0, [sp, #0]
 800b40e:	9f08      	ldr	r7, [sp, #32]
 800b410:	3219      	adds	r2, #25
 800b412:	47b8      	blx	r7
 800b414:	3001      	adds	r0, #1
 800b416:	d1f0      	bne.n	800b3fa <_printf_common+0x8a>
 800b418:	2001      	movs	r0, #1
 800b41a:	4240      	negs	r0, r0
 800b41c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b41e:	2030      	movs	r0, #48	@ 0x30
 800b420:	18e1      	adds	r1, r4, r3
 800b422:	3143      	adds	r1, #67	@ 0x43
 800b424:	7008      	strb	r0, [r1, #0]
 800b426:	0021      	movs	r1, r4
 800b428:	1c5a      	adds	r2, r3, #1
 800b42a:	3145      	adds	r1, #69	@ 0x45
 800b42c:	7809      	ldrb	r1, [r1, #0]
 800b42e:	18a2      	adds	r2, r4, r2
 800b430:	3243      	adds	r2, #67	@ 0x43
 800b432:	3302      	adds	r3, #2
 800b434:	7011      	strb	r1, [r2, #0]
 800b436:	e7c1      	b.n	800b3bc <_printf_common+0x4c>
 800b438:	0022      	movs	r2, r4
 800b43a:	2301      	movs	r3, #1
 800b43c:	9901      	ldr	r1, [sp, #4]
 800b43e:	9800      	ldr	r0, [sp, #0]
 800b440:	9f08      	ldr	r7, [sp, #32]
 800b442:	321a      	adds	r2, #26
 800b444:	47b8      	blx	r7
 800b446:	3001      	adds	r0, #1
 800b448:	d0e6      	beq.n	800b418 <_printf_common+0xa8>
 800b44a:	3601      	adds	r6, #1
 800b44c:	e7d1      	b.n	800b3f2 <_printf_common+0x82>
	...

0800b450 <_printf_i>:
 800b450:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b452:	b08b      	sub	sp, #44	@ 0x2c
 800b454:	9206      	str	r2, [sp, #24]
 800b456:	000a      	movs	r2, r1
 800b458:	3243      	adds	r2, #67	@ 0x43
 800b45a:	9307      	str	r3, [sp, #28]
 800b45c:	9005      	str	r0, [sp, #20]
 800b45e:	9203      	str	r2, [sp, #12]
 800b460:	7e0a      	ldrb	r2, [r1, #24]
 800b462:	000c      	movs	r4, r1
 800b464:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b466:	2a78      	cmp	r2, #120	@ 0x78
 800b468:	d809      	bhi.n	800b47e <_printf_i+0x2e>
 800b46a:	2a62      	cmp	r2, #98	@ 0x62
 800b46c:	d80b      	bhi.n	800b486 <_printf_i+0x36>
 800b46e:	2a00      	cmp	r2, #0
 800b470:	d100      	bne.n	800b474 <_printf_i+0x24>
 800b472:	e0ba      	b.n	800b5ea <_printf_i+0x19a>
 800b474:	497a      	ldr	r1, [pc, #488]	@ (800b660 <_printf_i+0x210>)
 800b476:	9104      	str	r1, [sp, #16]
 800b478:	2a58      	cmp	r2, #88	@ 0x58
 800b47a:	d100      	bne.n	800b47e <_printf_i+0x2e>
 800b47c:	e08e      	b.n	800b59c <_printf_i+0x14c>
 800b47e:	0025      	movs	r5, r4
 800b480:	3542      	adds	r5, #66	@ 0x42
 800b482:	702a      	strb	r2, [r5, #0]
 800b484:	e022      	b.n	800b4cc <_printf_i+0x7c>
 800b486:	0010      	movs	r0, r2
 800b488:	3863      	subs	r0, #99	@ 0x63
 800b48a:	2815      	cmp	r0, #21
 800b48c:	d8f7      	bhi.n	800b47e <_printf_i+0x2e>
 800b48e:	f7f4 fe49 	bl	8000124 <__gnu_thumb1_case_shi>
 800b492:	0016      	.short	0x0016
 800b494:	fff6001f 	.word	0xfff6001f
 800b498:	fff6fff6 	.word	0xfff6fff6
 800b49c:	001ffff6 	.word	0x001ffff6
 800b4a0:	fff6fff6 	.word	0xfff6fff6
 800b4a4:	fff6fff6 	.word	0xfff6fff6
 800b4a8:	0036009f 	.word	0x0036009f
 800b4ac:	fff6007e 	.word	0xfff6007e
 800b4b0:	00b0fff6 	.word	0x00b0fff6
 800b4b4:	0036fff6 	.word	0x0036fff6
 800b4b8:	fff6fff6 	.word	0xfff6fff6
 800b4bc:	0082      	.short	0x0082
 800b4be:	0025      	movs	r5, r4
 800b4c0:	681a      	ldr	r2, [r3, #0]
 800b4c2:	3542      	adds	r5, #66	@ 0x42
 800b4c4:	1d11      	adds	r1, r2, #4
 800b4c6:	6019      	str	r1, [r3, #0]
 800b4c8:	6813      	ldr	r3, [r2, #0]
 800b4ca:	702b      	strb	r3, [r5, #0]
 800b4cc:	2301      	movs	r3, #1
 800b4ce:	e09e      	b.n	800b60e <_printf_i+0x1be>
 800b4d0:	6818      	ldr	r0, [r3, #0]
 800b4d2:	6809      	ldr	r1, [r1, #0]
 800b4d4:	1d02      	adds	r2, r0, #4
 800b4d6:	060d      	lsls	r5, r1, #24
 800b4d8:	d50b      	bpl.n	800b4f2 <_printf_i+0xa2>
 800b4da:	6806      	ldr	r6, [r0, #0]
 800b4dc:	601a      	str	r2, [r3, #0]
 800b4de:	2e00      	cmp	r6, #0
 800b4e0:	da03      	bge.n	800b4ea <_printf_i+0x9a>
 800b4e2:	232d      	movs	r3, #45	@ 0x2d
 800b4e4:	9a03      	ldr	r2, [sp, #12]
 800b4e6:	4276      	negs	r6, r6
 800b4e8:	7013      	strb	r3, [r2, #0]
 800b4ea:	4b5d      	ldr	r3, [pc, #372]	@ (800b660 <_printf_i+0x210>)
 800b4ec:	270a      	movs	r7, #10
 800b4ee:	9304      	str	r3, [sp, #16]
 800b4f0:	e018      	b.n	800b524 <_printf_i+0xd4>
 800b4f2:	6806      	ldr	r6, [r0, #0]
 800b4f4:	601a      	str	r2, [r3, #0]
 800b4f6:	0649      	lsls	r1, r1, #25
 800b4f8:	d5f1      	bpl.n	800b4de <_printf_i+0x8e>
 800b4fa:	b236      	sxth	r6, r6
 800b4fc:	e7ef      	b.n	800b4de <_printf_i+0x8e>
 800b4fe:	6808      	ldr	r0, [r1, #0]
 800b500:	6819      	ldr	r1, [r3, #0]
 800b502:	c940      	ldmia	r1!, {r6}
 800b504:	0605      	lsls	r5, r0, #24
 800b506:	d402      	bmi.n	800b50e <_printf_i+0xbe>
 800b508:	0640      	lsls	r0, r0, #25
 800b50a:	d500      	bpl.n	800b50e <_printf_i+0xbe>
 800b50c:	b2b6      	uxth	r6, r6
 800b50e:	6019      	str	r1, [r3, #0]
 800b510:	4b53      	ldr	r3, [pc, #332]	@ (800b660 <_printf_i+0x210>)
 800b512:	270a      	movs	r7, #10
 800b514:	9304      	str	r3, [sp, #16]
 800b516:	2a6f      	cmp	r2, #111	@ 0x6f
 800b518:	d100      	bne.n	800b51c <_printf_i+0xcc>
 800b51a:	3f02      	subs	r7, #2
 800b51c:	0023      	movs	r3, r4
 800b51e:	2200      	movs	r2, #0
 800b520:	3343      	adds	r3, #67	@ 0x43
 800b522:	701a      	strb	r2, [r3, #0]
 800b524:	6863      	ldr	r3, [r4, #4]
 800b526:	60a3      	str	r3, [r4, #8]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	db06      	blt.n	800b53a <_printf_i+0xea>
 800b52c:	2104      	movs	r1, #4
 800b52e:	6822      	ldr	r2, [r4, #0]
 800b530:	9d03      	ldr	r5, [sp, #12]
 800b532:	438a      	bics	r2, r1
 800b534:	6022      	str	r2, [r4, #0]
 800b536:	4333      	orrs	r3, r6
 800b538:	d00c      	beq.n	800b554 <_printf_i+0x104>
 800b53a:	9d03      	ldr	r5, [sp, #12]
 800b53c:	0030      	movs	r0, r6
 800b53e:	0039      	movs	r1, r7
 800b540:	f7f4 fe80 	bl	8000244 <__aeabi_uidivmod>
 800b544:	9b04      	ldr	r3, [sp, #16]
 800b546:	3d01      	subs	r5, #1
 800b548:	5c5b      	ldrb	r3, [r3, r1]
 800b54a:	702b      	strb	r3, [r5, #0]
 800b54c:	0033      	movs	r3, r6
 800b54e:	0006      	movs	r6, r0
 800b550:	429f      	cmp	r7, r3
 800b552:	d9f3      	bls.n	800b53c <_printf_i+0xec>
 800b554:	2f08      	cmp	r7, #8
 800b556:	d109      	bne.n	800b56c <_printf_i+0x11c>
 800b558:	6823      	ldr	r3, [r4, #0]
 800b55a:	07db      	lsls	r3, r3, #31
 800b55c:	d506      	bpl.n	800b56c <_printf_i+0x11c>
 800b55e:	6862      	ldr	r2, [r4, #4]
 800b560:	6923      	ldr	r3, [r4, #16]
 800b562:	429a      	cmp	r2, r3
 800b564:	dc02      	bgt.n	800b56c <_printf_i+0x11c>
 800b566:	2330      	movs	r3, #48	@ 0x30
 800b568:	3d01      	subs	r5, #1
 800b56a:	702b      	strb	r3, [r5, #0]
 800b56c:	9b03      	ldr	r3, [sp, #12]
 800b56e:	1b5b      	subs	r3, r3, r5
 800b570:	6123      	str	r3, [r4, #16]
 800b572:	9b07      	ldr	r3, [sp, #28]
 800b574:	0021      	movs	r1, r4
 800b576:	9300      	str	r3, [sp, #0]
 800b578:	9805      	ldr	r0, [sp, #20]
 800b57a:	9b06      	ldr	r3, [sp, #24]
 800b57c:	aa09      	add	r2, sp, #36	@ 0x24
 800b57e:	f7ff fef7 	bl	800b370 <_printf_common>
 800b582:	3001      	adds	r0, #1
 800b584:	d148      	bne.n	800b618 <_printf_i+0x1c8>
 800b586:	2001      	movs	r0, #1
 800b588:	4240      	negs	r0, r0
 800b58a:	b00b      	add	sp, #44	@ 0x2c
 800b58c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b58e:	2220      	movs	r2, #32
 800b590:	6809      	ldr	r1, [r1, #0]
 800b592:	430a      	orrs	r2, r1
 800b594:	6022      	str	r2, [r4, #0]
 800b596:	2278      	movs	r2, #120	@ 0x78
 800b598:	4932      	ldr	r1, [pc, #200]	@ (800b664 <_printf_i+0x214>)
 800b59a:	9104      	str	r1, [sp, #16]
 800b59c:	0021      	movs	r1, r4
 800b59e:	3145      	adds	r1, #69	@ 0x45
 800b5a0:	700a      	strb	r2, [r1, #0]
 800b5a2:	6819      	ldr	r1, [r3, #0]
 800b5a4:	6822      	ldr	r2, [r4, #0]
 800b5a6:	c940      	ldmia	r1!, {r6}
 800b5a8:	0610      	lsls	r0, r2, #24
 800b5aa:	d402      	bmi.n	800b5b2 <_printf_i+0x162>
 800b5ac:	0650      	lsls	r0, r2, #25
 800b5ae:	d500      	bpl.n	800b5b2 <_printf_i+0x162>
 800b5b0:	b2b6      	uxth	r6, r6
 800b5b2:	6019      	str	r1, [r3, #0]
 800b5b4:	07d3      	lsls	r3, r2, #31
 800b5b6:	d502      	bpl.n	800b5be <_printf_i+0x16e>
 800b5b8:	2320      	movs	r3, #32
 800b5ba:	4313      	orrs	r3, r2
 800b5bc:	6023      	str	r3, [r4, #0]
 800b5be:	2e00      	cmp	r6, #0
 800b5c0:	d001      	beq.n	800b5c6 <_printf_i+0x176>
 800b5c2:	2710      	movs	r7, #16
 800b5c4:	e7aa      	b.n	800b51c <_printf_i+0xcc>
 800b5c6:	2220      	movs	r2, #32
 800b5c8:	6823      	ldr	r3, [r4, #0]
 800b5ca:	4393      	bics	r3, r2
 800b5cc:	6023      	str	r3, [r4, #0]
 800b5ce:	e7f8      	b.n	800b5c2 <_printf_i+0x172>
 800b5d0:	681a      	ldr	r2, [r3, #0]
 800b5d2:	680d      	ldr	r5, [r1, #0]
 800b5d4:	1d10      	adds	r0, r2, #4
 800b5d6:	6949      	ldr	r1, [r1, #20]
 800b5d8:	6018      	str	r0, [r3, #0]
 800b5da:	6813      	ldr	r3, [r2, #0]
 800b5dc:	062e      	lsls	r6, r5, #24
 800b5de:	d501      	bpl.n	800b5e4 <_printf_i+0x194>
 800b5e0:	6019      	str	r1, [r3, #0]
 800b5e2:	e002      	b.n	800b5ea <_printf_i+0x19a>
 800b5e4:	066d      	lsls	r5, r5, #25
 800b5e6:	d5fb      	bpl.n	800b5e0 <_printf_i+0x190>
 800b5e8:	8019      	strh	r1, [r3, #0]
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	9d03      	ldr	r5, [sp, #12]
 800b5ee:	6123      	str	r3, [r4, #16]
 800b5f0:	e7bf      	b.n	800b572 <_printf_i+0x122>
 800b5f2:	681a      	ldr	r2, [r3, #0]
 800b5f4:	1d11      	adds	r1, r2, #4
 800b5f6:	6019      	str	r1, [r3, #0]
 800b5f8:	6815      	ldr	r5, [r2, #0]
 800b5fa:	2100      	movs	r1, #0
 800b5fc:	0028      	movs	r0, r5
 800b5fe:	6862      	ldr	r2, [r4, #4]
 800b600:	f000 fa09 	bl	800ba16 <memchr>
 800b604:	2800      	cmp	r0, #0
 800b606:	d001      	beq.n	800b60c <_printf_i+0x1bc>
 800b608:	1b40      	subs	r0, r0, r5
 800b60a:	6060      	str	r0, [r4, #4]
 800b60c:	6863      	ldr	r3, [r4, #4]
 800b60e:	6123      	str	r3, [r4, #16]
 800b610:	2300      	movs	r3, #0
 800b612:	9a03      	ldr	r2, [sp, #12]
 800b614:	7013      	strb	r3, [r2, #0]
 800b616:	e7ac      	b.n	800b572 <_printf_i+0x122>
 800b618:	002a      	movs	r2, r5
 800b61a:	6923      	ldr	r3, [r4, #16]
 800b61c:	9906      	ldr	r1, [sp, #24]
 800b61e:	9805      	ldr	r0, [sp, #20]
 800b620:	9d07      	ldr	r5, [sp, #28]
 800b622:	47a8      	blx	r5
 800b624:	3001      	adds	r0, #1
 800b626:	d0ae      	beq.n	800b586 <_printf_i+0x136>
 800b628:	6823      	ldr	r3, [r4, #0]
 800b62a:	079b      	lsls	r3, r3, #30
 800b62c:	d415      	bmi.n	800b65a <_printf_i+0x20a>
 800b62e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b630:	68e0      	ldr	r0, [r4, #12]
 800b632:	4298      	cmp	r0, r3
 800b634:	daa9      	bge.n	800b58a <_printf_i+0x13a>
 800b636:	0018      	movs	r0, r3
 800b638:	e7a7      	b.n	800b58a <_printf_i+0x13a>
 800b63a:	0022      	movs	r2, r4
 800b63c:	2301      	movs	r3, #1
 800b63e:	9906      	ldr	r1, [sp, #24]
 800b640:	9805      	ldr	r0, [sp, #20]
 800b642:	9e07      	ldr	r6, [sp, #28]
 800b644:	3219      	adds	r2, #25
 800b646:	47b0      	blx	r6
 800b648:	3001      	adds	r0, #1
 800b64a:	d09c      	beq.n	800b586 <_printf_i+0x136>
 800b64c:	3501      	adds	r5, #1
 800b64e:	68e3      	ldr	r3, [r4, #12]
 800b650:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b652:	1a9b      	subs	r3, r3, r2
 800b654:	42ab      	cmp	r3, r5
 800b656:	dcf0      	bgt.n	800b63a <_printf_i+0x1ea>
 800b658:	e7e9      	b.n	800b62e <_printf_i+0x1de>
 800b65a:	2500      	movs	r5, #0
 800b65c:	e7f7      	b.n	800b64e <_printf_i+0x1fe>
 800b65e:	46c0      	nop			@ (mov r8, r8)
 800b660:	0800df1e 	.word	0x0800df1e
 800b664:	0800df2f 	.word	0x0800df2f

0800b668 <std>:
 800b668:	2300      	movs	r3, #0
 800b66a:	b510      	push	{r4, lr}
 800b66c:	0004      	movs	r4, r0
 800b66e:	6003      	str	r3, [r0, #0]
 800b670:	6043      	str	r3, [r0, #4]
 800b672:	6083      	str	r3, [r0, #8]
 800b674:	8181      	strh	r1, [r0, #12]
 800b676:	6643      	str	r3, [r0, #100]	@ 0x64
 800b678:	81c2      	strh	r2, [r0, #14]
 800b67a:	6103      	str	r3, [r0, #16]
 800b67c:	6143      	str	r3, [r0, #20]
 800b67e:	6183      	str	r3, [r0, #24]
 800b680:	0019      	movs	r1, r3
 800b682:	2208      	movs	r2, #8
 800b684:	305c      	adds	r0, #92	@ 0x5c
 800b686:	f000 f921 	bl	800b8cc <memset>
 800b68a:	4b0b      	ldr	r3, [pc, #44]	@ (800b6b8 <std+0x50>)
 800b68c:	6224      	str	r4, [r4, #32]
 800b68e:	6263      	str	r3, [r4, #36]	@ 0x24
 800b690:	4b0a      	ldr	r3, [pc, #40]	@ (800b6bc <std+0x54>)
 800b692:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b694:	4b0a      	ldr	r3, [pc, #40]	@ (800b6c0 <std+0x58>)
 800b696:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b698:	4b0a      	ldr	r3, [pc, #40]	@ (800b6c4 <std+0x5c>)
 800b69a:	6323      	str	r3, [r4, #48]	@ 0x30
 800b69c:	4b0a      	ldr	r3, [pc, #40]	@ (800b6c8 <std+0x60>)
 800b69e:	429c      	cmp	r4, r3
 800b6a0:	d005      	beq.n	800b6ae <std+0x46>
 800b6a2:	4b0a      	ldr	r3, [pc, #40]	@ (800b6cc <std+0x64>)
 800b6a4:	429c      	cmp	r4, r3
 800b6a6:	d002      	beq.n	800b6ae <std+0x46>
 800b6a8:	4b09      	ldr	r3, [pc, #36]	@ (800b6d0 <std+0x68>)
 800b6aa:	429c      	cmp	r4, r3
 800b6ac:	d103      	bne.n	800b6b6 <std+0x4e>
 800b6ae:	0020      	movs	r0, r4
 800b6b0:	3058      	adds	r0, #88	@ 0x58
 800b6b2:	f000 f9a5 	bl	800ba00 <__retarget_lock_init_recursive>
 800b6b6:	bd10      	pop	{r4, pc}
 800b6b8:	0800b835 	.word	0x0800b835
 800b6bc:	0800b85d 	.word	0x0800b85d
 800b6c0:	0800b895 	.word	0x0800b895
 800b6c4:	0800b8c1 	.word	0x0800b8c1
 800b6c8:	20000614 	.word	0x20000614
 800b6cc:	2000067c 	.word	0x2000067c
 800b6d0:	200006e4 	.word	0x200006e4

0800b6d4 <stdio_exit_handler>:
 800b6d4:	b510      	push	{r4, lr}
 800b6d6:	4a03      	ldr	r2, [pc, #12]	@ (800b6e4 <stdio_exit_handler+0x10>)
 800b6d8:	4903      	ldr	r1, [pc, #12]	@ (800b6e8 <stdio_exit_handler+0x14>)
 800b6da:	4804      	ldr	r0, [pc, #16]	@ (800b6ec <stdio_exit_handler+0x18>)
 800b6dc:	f000 f86c 	bl	800b7b8 <_fwalk_sglue>
 800b6e0:	bd10      	pop	{r4, pc}
 800b6e2:	46c0      	nop			@ (mov r8, r8)
 800b6e4:	2000001c 	.word	0x2000001c
 800b6e8:	0800d425 	.word	0x0800d425
 800b6ec:	2000002c 	.word	0x2000002c

0800b6f0 <cleanup_stdio>:
 800b6f0:	6841      	ldr	r1, [r0, #4]
 800b6f2:	4b0b      	ldr	r3, [pc, #44]	@ (800b720 <cleanup_stdio+0x30>)
 800b6f4:	b510      	push	{r4, lr}
 800b6f6:	0004      	movs	r4, r0
 800b6f8:	4299      	cmp	r1, r3
 800b6fa:	d001      	beq.n	800b700 <cleanup_stdio+0x10>
 800b6fc:	f001 fe92 	bl	800d424 <_fflush_r>
 800b700:	68a1      	ldr	r1, [r4, #8]
 800b702:	4b08      	ldr	r3, [pc, #32]	@ (800b724 <cleanup_stdio+0x34>)
 800b704:	4299      	cmp	r1, r3
 800b706:	d002      	beq.n	800b70e <cleanup_stdio+0x1e>
 800b708:	0020      	movs	r0, r4
 800b70a:	f001 fe8b 	bl	800d424 <_fflush_r>
 800b70e:	68e1      	ldr	r1, [r4, #12]
 800b710:	4b05      	ldr	r3, [pc, #20]	@ (800b728 <cleanup_stdio+0x38>)
 800b712:	4299      	cmp	r1, r3
 800b714:	d002      	beq.n	800b71c <cleanup_stdio+0x2c>
 800b716:	0020      	movs	r0, r4
 800b718:	f001 fe84 	bl	800d424 <_fflush_r>
 800b71c:	bd10      	pop	{r4, pc}
 800b71e:	46c0      	nop			@ (mov r8, r8)
 800b720:	20000614 	.word	0x20000614
 800b724:	2000067c 	.word	0x2000067c
 800b728:	200006e4 	.word	0x200006e4

0800b72c <global_stdio_init.part.0>:
 800b72c:	b510      	push	{r4, lr}
 800b72e:	4b09      	ldr	r3, [pc, #36]	@ (800b754 <global_stdio_init.part.0+0x28>)
 800b730:	4a09      	ldr	r2, [pc, #36]	@ (800b758 <global_stdio_init.part.0+0x2c>)
 800b732:	2104      	movs	r1, #4
 800b734:	601a      	str	r2, [r3, #0]
 800b736:	4809      	ldr	r0, [pc, #36]	@ (800b75c <global_stdio_init.part.0+0x30>)
 800b738:	2200      	movs	r2, #0
 800b73a:	f7ff ff95 	bl	800b668 <std>
 800b73e:	2201      	movs	r2, #1
 800b740:	2109      	movs	r1, #9
 800b742:	4807      	ldr	r0, [pc, #28]	@ (800b760 <global_stdio_init.part.0+0x34>)
 800b744:	f7ff ff90 	bl	800b668 <std>
 800b748:	2202      	movs	r2, #2
 800b74a:	2112      	movs	r1, #18
 800b74c:	4805      	ldr	r0, [pc, #20]	@ (800b764 <global_stdio_init.part.0+0x38>)
 800b74e:	f7ff ff8b 	bl	800b668 <std>
 800b752:	bd10      	pop	{r4, pc}
 800b754:	2000074c 	.word	0x2000074c
 800b758:	0800b6d5 	.word	0x0800b6d5
 800b75c:	20000614 	.word	0x20000614
 800b760:	2000067c 	.word	0x2000067c
 800b764:	200006e4 	.word	0x200006e4

0800b768 <__sfp_lock_acquire>:
 800b768:	b510      	push	{r4, lr}
 800b76a:	4802      	ldr	r0, [pc, #8]	@ (800b774 <__sfp_lock_acquire+0xc>)
 800b76c:	f000 f949 	bl	800ba02 <__retarget_lock_acquire_recursive>
 800b770:	bd10      	pop	{r4, pc}
 800b772:	46c0      	nop			@ (mov r8, r8)
 800b774:	20000755 	.word	0x20000755

0800b778 <__sfp_lock_release>:
 800b778:	b510      	push	{r4, lr}
 800b77a:	4802      	ldr	r0, [pc, #8]	@ (800b784 <__sfp_lock_release+0xc>)
 800b77c:	f000 f942 	bl	800ba04 <__retarget_lock_release_recursive>
 800b780:	bd10      	pop	{r4, pc}
 800b782:	46c0      	nop			@ (mov r8, r8)
 800b784:	20000755 	.word	0x20000755

0800b788 <__sinit>:
 800b788:	b510      	push	{r4, lr}
 800b78a:	0004      	movs	r4, r0
 800b78c:	f7ff ffec 	bl	800b768 <__sfp_lock_acquire>
 800b790:	6a23      	ldr	r3, [r4, #32]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d002      	beq.n	800b79c <__sinit+0x14>
 800b796:	f7ff ffef 	bl	800b778 <__sfp_lock_release>
 800b79a:	bd10      	pop	{r4, pc}
 800b79c:	4b04      	ldr	r3, [pc, #16]	@ (800b7b0 <__sinit+0x28>)
 800b79e:	6223      	str	r3, [r4, #32]
 800b7a0:	4b04      	ldr	r3, [pc, #16]	@ (800b7b4 <__sinit+0x2c>)
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d1f6      	bne.n	800b796 <__sinit+0xe>
 800b7a8:	f7ff ffc0 	bl	800b72c <global_stdio_init.part.0>
 800b7ac:	e7f3      	b.n	800b796 <__sinit+0xe>
 800b7ae:	46c0      	nop			@ (mov r8, r8)
 800b7b0:	0800b6f1 	.word	0x0800b6f1
 800b7b4:	2000074c 	.word	0x2000074c

0800b7b8 <_fwalk_sglue>:
 800b7b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7ba:	0014      	movs	r4, r2
 800b7bc:	2600      	movs	r6, #0
 800b7be:	9000      	str	r0, [sp, #0]
 800b7c0:	9101      	str	r1, [sp, #4]
 800b7c2:	68a5      	ldr	r5, [r4, #8]
 800b7c4:	6867      	ldr	r7, [r4, #4]
 800b7c6:	3f01      	subs	r7, #1
 800b7c8:	d504      	bpl.n	800b7d4 <_fwalk_sglue+0x1c>
 800b7ca:	6824      	ldr	r4, [r4, #0]
 800b7cc:	2c00      	cmp	r4, #0
 800b7ce:	d1f8      	bne.n	800b7c2 <_fwalk_sglue+0xa>
 800b7d0:	0030      	movs	r0, r6
 800b7d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b7d4:	89ab      	ldrh	r3, [r5, #12]
 800b7d6:	2b01      	cmp	r3, #1
 800b7d8:	d908      	bls.n	800b7ec <_fwalk_sglue+0x34>
 800b7da:	220e      	movs	r2, #14
 800b7dc:	5eab      	ldrsh	r3, [r5, r2]
 800b7de:	3301      	adds	r3, #1
 800b7e0:	d004      	beq.n	800b7ec <_fwalk_sglue+0x34>
 800b7e2:	0029      	movs	r1, r5
 800b7e4:	9800      	ldr	r0, [sp, #0]
 800b7e6:	9b01      	ldr	r3, [sp, #4]
 800b7e8:	4798      	blx	r3
 800b7ea:	4306      	orrs	r6, r0
 800b7ec:	3568      	adds	r5, #104	@ 0x68
 800b7ee:	e7ea      	b.n	800b7c6 <_fwalk_sglue+0xe>

0800b7f0 <siprintf>:
 800b7f0:	b40e      	push	{r1, r2, r3}
 800b7f2:	b510      	push	{r4, lr}
 800b7f4:	2400      	movs	r4, #0
 800b7f6:	490c      	ldr	r1, [pc, #48]	@ (800b828 <siprintf+0x38>)
 800b7f8:	b09d      	sub	sp, #116	@ 0x74
 800b7fa:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b7fc:	9002      	str	r0, [sp, #8]
 800b7fe:	9006      	str	r0, [sp, #24]
 800b800:	9107      	str	r1, [sp, #28]
 800b802:	9104      	str	r1, [sp, #16]
 800b804:	4809      	ldr	r0, [pc, #36]	@ (800b82c <siprintf+0x3c>)
 800b806:	490a      	ldr	r1, [pc, #40]	@ (800b830 <siprintf+0x40>)
 800b808:	cb04      	ldmia	r3!, {r2}
 800b80a:	9105      	str	r1, [sp, #20]
 800b80c:	6800      	ldr	r0, [r0, #0]
 800b80e:	a902      	add	r1, sp, #8
 800b810:	9301      	str	r3, [sp, #4]
 800b812:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b814:	f001 fc82 	bl	800d11c <_svfiprintf_r>
 800b818:	9b02      	ldr	r3, [sp, #8]
 800b81a:	701c      	strb	r4, [r3, #0]
 800b81c:	b01d      	add	sp, #116	@ 0x74
 800b81e:	bc10      	pop	{r4}
 800b820:	bc08      	pop	{r3}
 800b822:	b003      	add	sp, #12
 800b824:	4718      	bx	r3
 800b826:	46c0      	nop			@ (mov r8, r8)
 800b828:	7fffffff 	.word	0x7fffffff
 800b82c:	20000028 	.word	0x20000028
 800b830:	ffff0208 	.word	0xffff0208

0800b834 <__sread>:
 800b834:	b570      	push	{r4, r5, r6, lr}
 800b836:	000c      	movs	r4, r1
 800b838:	250e      	movs	r5, #14
 800b83a:	5f49      	ldrsh	r1, [r1, r5]
 800b83c:	f000 f88e 	bl	800b95c <_read_r>
 800b840:	2800      	cmp	r0, #0
 800b842:	db03      	blt.n	800b84c <__sread+0x18>
 800b844:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b846:	181b      	adds	r3, r3, r0
 800b848:	6563      	str	r3, [r4, #84]	@ 0x54
 800b84a:	bd70      	pop	{r4, r5, r6, pc}
 800b84c:	89a3      	ldrh	r3, [r4, #12]
 800b84e:	4a02      	ldr	r2, [pc, #8]	@ (800b858 <__sread+0x24>)
 800b850:	4013      	ands	r3, r2
 800b852:	81a3      	strh	r3, [r4, #12]
 800b854:	e7f9      	b.n	800b84a <__sread+0x16>
 800b856:	46c0      	nop			@ (mov r8, r8)
 800b858:	ffffefff 	.word	0xffffefff

0800b85c <__swrite>:
 800b85c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b85e:	001f      	movs	r7, r3
 800b860:	898b      	ldrh	r3, [r1, #12]
 800b862:	0005      	movs	r5, r0
 800b864:	000c      	movs	r4, r1
 800b866:	0016      	movs	r6, r2
 800b868:	05db      	lsls	r3, r3, #23
 800b86a:	d505      	bpl.n	800b878 <__swrite+0x1c>
 800b86c:	230e      	movs	r3, #14
 800b86e:	5ec9      	ldrsh	r1, [r1, r3]
 800b870:	2200      	movs	r2, #0
 800b872:	2302      	movs	r3, #2
 800b874:	f000 f85e 	bl	800b934 <_lseek_r>
 800b878:	89a3      	ldrh	r3, [r4, #12]
 800b87a:	4a05      	ldr	r2, [pc, #20]	@ (800b890 <__swrite+0x34>)
 800b87c:	0028      	movs	r0, r5
 800b87e:	4013      	ands	r3, r2
 800b880:	81a3      	strh	r3, [r4, #12]
 800b882:	0032      	movs	r2, r6
 800b884:	230e      	movs	r3, #14
 800b886:	5ee1      	ldrsh	r1, [r4, r3]
 800b888:	003b      	movs	r3, r7
 800b88a:	f000 f87b 	bl	800b984 <_write_r>
 800b88e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b890:	ffffefff 	.word	0xffffefff

0800b894 <__sseek>:
 800b894:	b570      	push	{r4, r5, r6, lr}
 800b896:	000c      	movs	r4, r1
 800b898:	250e      	movs	r5, #14
 800b89a:	5f49      	ldrsh	r1, [r1, r5]
 800b89c:	f000 f84a 	bl	800b934 <_lseek_r>
 800b8a0:	89a3      	ldrh	r3, [r4, #12]
 800b8a2:	1c42      	adds	r2, r0, #1
 800b8a4:	d103      	bne.n	800b8ae <__sseek+0x1a>
 800b8a6:	4a05      	ldr	r2, [pc, #20]	@ (800b8bc <__sseek+0x28>)
 800b8a8:	4013      	ands	r3, r2
 800b8aa:	81a3      	strh	r3, [r4, #12]
 800b8ac:	bd70      	pop	{r4, r5, r6, pc}
 800b8ae:	2280      	movs	r2, #128	@ 0x80
 800b8b0:	0152      	lsls	r2, r2, #5
 800b8b2:	4313      	orrs	r3, r2
 800b8b4:	81a3      	strh	r3, [r4, #12]
 800b8b6:	6560      	str	r0, [r4, #84]	@ 0x54
 800b8b8:	e7f8      	b.n	800b8ac <__sseek+0x18>
 800b8ba:	46c0      	nop			@ (mov r8, r8)
 800b8bc:	ffffefff 	.word	0xffffefff

0800b8c0 <__sclose>:
 800b8c0:	b510      	push	{r4, lr}
 800b8c2:	230e      	movs	r3, #14
 800b8c4:	5ec9      	ldrsh	r1, [r1, r3]
 800b8c6:	f000 f823 	bl	800b910 <_close_r>
 800b8ca:	bd10      	pop	{r4, pc}

0800b8cc <memset>:
 800b8cc:	0003      	movs	r3, r0
 800b8ce:	1882      	adds	r2, r0, r2
 800b8d0:	4293      	cmp	r3, r2
 800b8d2:	d100      	bne.n	800b8d6 <memset+0xa>
 800b8d4:	4770      	bx	lr
 800b8d6:	7019      	strb	r1, [r3, #0]
 800b8d8:	3301      	adds	r3, #1
 800b8da:	e7f9      	b.n	800b8d0 <memset+0x4>

0800b8dc <strstr>:
 800b8dc:	780a      	ldrb	r2, [r1, #0]
 800b8de:	b530      	push	{r4, r5, lr}
 800b8e0:	2a00      	cmp	r2, #0
 800b8e2:	d10c      	bne.n	800b8fe <strstr+0x22>
 800b8e4:	bd30      	pop	{r4, r5, pc}
 800b8e6:	429a      	cmp	r2, r3
 800b8e8:	d108      	bne.n	800b8fc <strstr+0x20>
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	5ccc      	ldrb	r4, [r1, r3]
 800b8ee:	2c00      	cmp	r4, #0
 800b8f0:	d0f8      	beq.n	800b8e4 <strstr+0x8>
 800b8f2:	5cc5      	ldrb	r5, [r0, r3]
 800b8f4:	42a5      	cmp	r5, r4
 800b8f6:	d101      	bne.n	800b8fc <strstr+0x20>
 800b8f8:	3301      	adds	r3, #1
 800b8fa:	e7f7      	b.n	800b8ec <strstr+0x10>
 800b8fc:	3001      	adds	r0, #1
 800b8fe:	7803      	ldrb	r3, [r0, #0]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d1f0      	bne.n	800b8e6 <strstr+0xa>
 800b904:	0018      	movs	r0, r3
 800b906:	e7ed      	b.n	800b8e4 <strstr+0x8>

0800b908 <_localeconv_r>:
 800b908:	4800      	ldr	r0, [pc, #0]	@ (800b90c <_localeconv_r+0x4>)
 800b90a:	4770      	bx	lr
 800b90c:	20000168 	.word	0x20000168

0800b910 <_close_r>:
 800b910:	2300      	movs	r3, #0
 800b912:	b570      	push	{r4, r5, r6, lr}
 800b914:	4d06      	ldr	r5, [pc, #24]	@ (800b930 <_close_r+0x20>)
 800b916:	0004      	movs	r4, r0
 800b918:	0008      	movs	r0, r1
 800b91a:	602b      	str	r3, [r5, #0]
 800b91c:	f7f9 fb9e 	bl	800505c <_close>
 800b920:	1c43      	adds	r3, r0, #1
 800b922:	d103      	bne.n	800b92c <_close_r+0x1c>
 800b924:	682b      	ldr	r3, [r5, #0]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d000      	beq.n	800b92c <_close_r+0x1c>
 800b92a:	6023      	str	r3, [r4, #0]
 800b92c:	bd70      	pop	{r4, r5, r6, pc}
 800b92e:	46c0      	nop			@ (mov r8, r8)
 800b930:	20000750 	.word	0x20000750

0800b934 <_lseek_r>:
 800b934:	b570      	push	{r4, r5, r6, lr}
 800b936:	0004      	movs	r4, r0
 800b938:	0008      	movs	r0, r1
 800b93a:	0011      	movs	r1, r2
 800b93c:	001a      	movs	r2, r3
 800b93e:	2300      	movs	r3, #0
 800b940:	4d05      	ldr	r5, [pc, #20]	@ (800b958 <_lseek_r+0x24>)
 800b942:	602b      	str	r3, [r5, #0]
 800b944:	f7f9 fbab 	bl	800509e <_lseek>
 800b948:	1c43      	adds	r3, r0, #1
 800b94a:	d103      	bne.n	800b954 <_lseek_r+0x20>
 800b94c:	682b      	ldr	r3, [r5, #0]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d000      	beq.n	800b954 <_lseek_r+0x20>
 800b952:	6023      	str	r3, [r4, #0]
 800b954:	bd70      	pop	{r4, r5, r6, pc}
 800b956:	46c0      	nop			@ (mov r8, r8)
 800b958:	20000750 	.word	0x20000750

0800b95c <_read_r>:
 800b95c:	b570      	push	{r4, r5, r6, lr}
 800b95e:	0004      	movs	r4, r0
 800b960:	0008      	movs	r0, r1
 800b962:	0011      	movs	r1, r2
 800b964:	001a      	movs	r2, r3
 800b966:	2300      	movs	r3, #0
 800b968:	4d05      	ldr	r5, [pc, #20]	@ (800b980 <_read_r+0x24>)
 800b96a:	602b      	str	r3, [r5, #0]
 800b96c:	f7f9 fb3d 	bl	8004fea <_read>
 800b970:	1c43      	adds	r3, r0, #1
 800b972:	d103      	bne.n	800b97c <_read_r+0x20>
 800b974:	682b      	ldr	r3, [r5, #0]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d000      	beq.n	800b97c <_read_r+0x20>
 800b97a:	6023      	str	r3, [r4, #0]
 800b97c:	bd70      	pop	{r4, r5, r6, pc}
 800b97e:	46c0      	nop			@ (mov r8, r8)
 800b980:	20000750 	.word	0x20000750

0800b984 <_write_r>:
 800b984:	b570      	push	{r4, r5, r6, lr}
 800b986:	0004      	movs	r4, r0
 800b988:	0008      	movs	r0, r1
 800b98a:	0011      	movs	r1, r2
 800b98c:	001a      	movs	r2, r3
 800b98e:	2300      	movs	r3, #0
 800b990:	4d05      	ldr	r5, [pc, #20]	@ (800b9a8 <_write_r+0x24>)
 800b992:	602b      	str	r3, [r5, #0]
 800b994:	f7f9 fb46 	bl	8005024 <_write>
 800b998:	1c43      	adds	r3, r0, #1
 800b99a:	d103      	bne.n	800b9a4 <_write_r+0x20>
 800b99c:	682b      	ldr	r3, [r5, #0]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d000      	beq.n	800b9a4 <_write_r+0x20>
 800b9a2:	6023      	str	r3, [r4, #0]
 800b9a4:	bd70      	pop	{r4, r5, r6, pc}
 800b9a6:	46c0      	nop			@ (mov r8, r8)
 800b9a8:	20000750 	.word	0x20000750

0800b9ac <__errno>:
 800b9ac:	4b01      	ldr	r3, [pc, #4]	@ (800b9b4 <__errno+0x8>)
 800b9ae:	6818      	ldr	r0, [r3, #0]
 800b9b0:	4770      	bx	lr
 800b9b2:	46c0      	nop			@ (mov r8, r8)
 800b9b4:	20000028 	.word	0x20000028

0800b9b8 <__libc_init_array>:
 800b9b8:	b570      	push	{r4, r5, r6, lr}
 800b9ba:	2600      	movs	r6, #0
 800b9bc:	4c0c      	ldr	r4, [pc, #48]	@ (800b9f0 <__libc_init_array+0x38>)
 800b9be:	4d0d      	ldr	r5, [pc, #52]	@ (800b9f4 <__libc_init_array+0x3c>)
 800b9c0:	1b64      	subs	r4, r4, r5
 800b9c2:	10a4      	asrs	r4, r4, #2
 800b9c4:	42a6      	cmp	r6, r4
 800b9c6:	d109      	bne.n	800b9dc <__libc_init_array+0x24>
 800b9c8:	2600      	movs	r6, #0
 800b9ca:	f002 f8fb 	bl	800dbc4 <_init>
 800b9ce:	4c0a      	ldr	r4, [pc, #40]	@ (800b9f8 <__libc_init_array+0x40>)
 800b9d0:	4d0a      	ldr	r5, [pc, #40]	@ (800b9fc <__libc_init_array+0x44>)
 800b9d2:	1b64      	subs	r4, r4, r5
 800b9d4:	10a4      	asrs	r4, r4, #2
 800b9d6:	42a6      	cmp	r6, r4
 800b9d8:	d105      	bne.n	800b9e6 <__libc_init_array+0x2e>
 800b9da:	bd70      	pop	{r4, r5, r6, pc}
 800b9dc:	00b3      	lsls	r3, r6, #2
 800b9de:	58eb      	ldr	r3, [r5, r3]
 800b9e0:	4798      	blx	r3
 800b9e2:	3601      	adds	r6, #1
 800b9e4:	e7ee      	b.n	800b9c4 <__libc_init_array+0xc>
 800b9e6:	00b3      	lsls	r3, r6, #2
 800b9e8:	58eb      	ldr	r3, [r5, r3]
 800b9ea:	4798      	blx	r3
 800b9ec:	3601      	adds	r6, #1
 800b9ee:	e7f2      	b.n	800b9d6 <__libc_init_array+0x1e>
 800b9f0:	0800e284 	.word	0x0800e284
 800b9f4:	0800e284 	.word	0x0800e284
 800b9f8:	0800e288 	.word	0x0800e288
 800b9fc:	0800e284 	.word	0x0800e284

0800ba00 <__retarget_lock_init_recursive>:
 800ba00:	4770      	bx	lr

0800ba02 <__retarget_lock_acquire_recursive>:
 800ba02:	4770      	bx	lr

0800ba04 <__retarget_lock_release_recursive>:
 800ba04:	4770      	bx	lr

0800ba06 <strcpy>:
 800ba06:	0003      	movs	r3, r0
 800ba08:	780a      	ldrb	r2, [r1, #0]
 800ba0a:	3101      	adds	r1, #1
 800ba0c:	701a      	strb	r2, [r3, #0]
 800ba0e:	3301      	adds	r3, #1
 800ba10:	2a00      	cmp	r2, #0
 800ba12:	d1f9      	bne.n	800ba08 <strcpy+0x2>
 800ba14:	4770      	bx	lr

0800ba16 <memchr>:
 800ba16:	b2c9      	uxtb	r1, r1
 800ba18:	1882      	adds	r2, r0, r2
 800ba1a:	4290      	cmp	r0, r2
 800ba1c:	d101      	bne.n	800ba22 <memchr+0xc>
 800ba1e:	2000      	movs	r0, #0
 800ba20:	4770      	bx	lr
 800ba22:	7803      	ldrb	r3, [r0, #0]
 800ba24:	428b      	cmp	r3, r1
 800ba26:	d0fb      	beq.n	800ba20 <memchr+0xa>
 800ba28:	3001      	adds	r0, #1
 800ba2a:	e7f6      	b.n	800ba1a <memchr+0x4>

0800ba2c <quorem>:
 800ba2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba2e:	6903      	ldr	r3, [r0, #16]
 800ba30:	690c      	ldr	r4, [r1, #16]
 800ba32:	b089      	sub	sp, #36	@ 0x24
 800ba34:	9003      	str	r0, [sp, #12]
 800ba36:	9106      	str	r1, [sp, #24]
 800ba38:	2000      	movs	r0, #0
 800ba3a:	42a3      	cmp	r3, r4
 800ba3c:	db63      	blt.n	800bb06 <quorem+0xda>
 800ba3e:	000b      	movs	r3, r1
 800ba40:	3c01      	subs	r4, #1
 800ba42:	3314      	adds	r3, #20
 800ba44:	00a5      	lsls	r5, r4, #2
 800ba46:	9304      	str	r3, [sp, #16]
 800ba48:	195b      	adds	r3, r3, r5
 800ba4a:	9305      	str	r3, [sp, #20]
 800ba4c:	9b03      	ldr	r3, [sp, #12]
 800ba4e:	3314      	adds	r3, #20
 800ba50:	9301      	str	r3, [sp, #4]
 800ba52:	195d      	adds	r5, r3, r5
 800ba54:	9b05      	ldr	r3, [sp, #20]
 800ba56:	682f      	ldr	r7, [r5, #0]
 800ba58:	681e      	ldr	r6, [r3, #0]
 800ba5a:	0038      	movs	r0, r7
 800ba5c:	3601      	adds	r6, #1
 800ba5e:	0031      	movs	r1, r6
 800ba60:	f7f4 fb6a 	bl	8000138 <__udivsi3>
 800ba64:	9002      	str	r0, [sp, #8]
 800ba66:	42b7      	cmp	r7, r6
 800ba68:	d327      	bcc.n	800baba <quorem+0x8e>
 800ba6a:	9b04      	ldr	r3, [sp, #16]
 800ba6c:	2700      	movs	r7, #0
 800ba6e:	469c      	mov	ip, r3
 800ba70:	9e01      	ldr	r6, [sp, #4]
 800ba72:	9707      	str	r7, [sp, #28]
 800ba74:	4662      	mov	r2, ip
 800ba76:	ca08      	ldmia	r2!, {r3}
 800ba78:	6830      	ldr	r0, [r6, #0]
 800ba7a:	4694      	mov	ip, r2
 800ba7c:	9a02      	ldr	r2, [sp, #8]
 800ba7e:	b299      	uxth	r1, r3
 800ba80:	4351      	muls	r1, r2
 800ba82:	0c1b      	lsrs	r3, r3, #16
 800ba84:	4353      	muls	r3, r2
 800ba86:	19c9      	adds	r1, r1, r7
 800ba88:	0c0a      	lsrs	r2, r1, #16
 800ba8a:	189b      	adds	r3, r3, r2
 800ba8c:	b289      	uxth	r1, r1
 800ba8e:	b282      	uxth	r2, r0
 800ba90:	1a52      	subs	r2, r2, r1
 800ba92:	9907      	ldr	r1, [sp, #28]
 800ba94:	0c1f      	lsrs	r7, r3, #16
 800ba96:	1852      	adds	r2, r2, r1
 800ba98:	0c00      	lsrs	r0, r0, #16
 800ba9a:	b29b      	uxth	r3, r3
 800ba9c:	1411      	asrs	r1, r2, #16
 800ba9e:	1ac3      	subs	r3, r0, r3
 800baa0:	185b      	adds	r3, r3, r1
 800baa2:	1419      	asrs	r1, r3, #16
 800baa4:	b292      	uxth	r2, r2
 800baa6:	041b      	lsls	r3, r3, #16
 800baa8:	431a      	orrs	r2, r3
 800baaa:	9b05      	ldr	r3, [sp, #20]
 800baac:	9107      	str	r1, [sp, #28]
 800baae:	c604      	stmia	r6!, {r2}
 800bab0:	4563      	cmp	r3, ip
 800bab2:	d2df      	bcs.n	800ba74 <quorem+0x48>
 800bab4:	682b      	ldr	r3, [r5, #0]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d02b      	beq.n	800bb12 <quorem+0xe6>
 800baba:	9906      	ldr	r1, [sp, #24]
 800babc:	9803      	ldr	r0, [sp, #12]
 800babe:	f001 f9b7 	bl	800ce30 <__mcmp>
 800bac2:	2800      	cmp	r0, #0
 800bac4:	db1e      	blt.n	800bb04 <quorem+0xd8>
 800bac6:	2600      	movs	r6, #0
 800bac8:	9d01      	ldr	r5, [sp, #4]
 800baca:	9904      	ldr	r1, [sp, #16]
 800bacc:	c901      	ldmia	r1!, {r0}
 800bace:	682b      	ldr	r3, [r5, #0]
 800bad0:	b287      	uxth	r7, r0
 800bad2:	b29a      	uxth	r2, r3
 800bad4:	1bd2      	subs	r2, r2, r7
 800bad6:	1992      	adds	r2, r2, r6
 800bad8:	0c00      	lsrs	r0, r0, #16
 800bada:	0c1b      	lsrs	r3, r3, #16
 800badc:	1a1b      	subs	r3, r3, r0
 800bade:	1410      	asrs	r0, r2, #16
 800bae0:	181b      	adds	r3, r3, r0
 800bae2:	141e      	asrs	r6, r3, #16
 800bae4:	b292      	uxth	r2, r2
 800bae6:	041b      	lsls	r3, r3, #16
 800bae8:	431a      	orrs	r2, r3
 800baea:	9b05      	ldr	r3, [sp, #20]
 800baec:	c504      	stmia	r5!, {r2}
 800baee:	428b      	cmp	r3, r1
 800baf0:	d2ec      	bcs.n	800bacc <quorem+0xa0>
 800baf2:	9a01      	ldr	r2, [sp, #4]
 800baf4:	00a3      	lsls	r3, r4, #2
 800baf6:	18d3      	adds	r3, r2, r3
 800baf8:	681a      	ldr	r2, [r3, #0]
 800bafa:	2a00      	cmp	r2, #0
 800bafc:	d014      	beq.n	800bb28 <quorem+0xfc>
 800bafe:	9b02      	ldr	r3, [sp, #8]
 800bb00:	3301      	adds	r3, #1
 800bb02:	9302      	str	r3, [sp, #8]
 800bb04:	9802      	ldr	r0, [sp, #8]
 800bb06:	b009      	add	sp, #36	@ 0x24
 800bb08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb0a:	682b      	ldr	r3, [r5, #0]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d104      	bne.n	800bb1a <quorem+0xee>
 800bb10:	3c01      	subs	r4, #1
 800bb12:	9b01      	ldr	r3, [sp, #4]
 800bb14:	3d04      	subs	r5, #4
 800bb16:	42ab      	cmp	r3, r5
 800bb18:	d3f7      	bcc.n	800bb0a <quorem+0xde>
 800bb1a:	9b03      	ldr	r3, [sp, #12]
 800bb1c:	611c      	str	r4, [r3, #16]
 800bb1e:	e7cc      	b.n	800baba <quorem+0x8e>
 800bb20:	681a      	ldr	r2, [r3, #0]
 800bb22:	2a00      	cmp	r2, #0
 800bb24:	d104      	bne.n	800bb30 <quorem+0x104>
 800bb26:	3c01      	subs	r4, #1
 800bb28:	9a01      	ldr	r2, [sp, #4]
 800bb2a:	3b04      	subs	r3, #4
 800bb2c:	429a      	cmp	r2, r3
 800bb2e:	d3f7      	bcc.n	800bb20 <quorem+0xf4>
 800bb30:	9b03      	ldr	r3, [sp, #12]
 800bb32:	611c      	str	r4, [r3, #16]
 800bb34:	e7e3      	b.n	800bafe <quorem+0xd2>
	...

0800bb38 <_dtoa_r>:
 800bb38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb3a:	0014      	movs	r4, r2
 800bb3c:	001d      	movs	r5, r3
 800bb3e:	69c6      	ldr	r6, [r0, #28]
 800bb40:	b09d      	sub	sp, #116	@ 0x74
 800bb42:	940a      	str	r4, [sp, #40]	@ 0x28
 800bb44:	950b      	str	r5, [sp, #44]	@ 0x2c
 800bb46:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800bb48:	9003      	str	r0, [sp, #12]
 800bb4a:	2e00      	cmp	r6, #0
 800bb4c:	d10f      	bne.n	800bb6e <_dtoa_r+0x36>
 800bb4e:	2010      	movs	r0, #16
 800bb50:	f000 fe2c 	bl	800c7ac <malloc>
 800bb54:	9b03      	ldr	r3, [sp, #12]
 800bb56:	1e02      	subs	r2, r0, #0
 800bb58:	61d8      	str	r0, [r3, #28]
 800bb5a:	d104      	bne.n	800bb66 <_dtoa_r+0x2e>
 800bb5c:	21ef      	movs	r1, #239	@ 0xef
 800bb5e:	4bc7      	ldr	r3, [pc, #796]	@ (800be7c <_dtoa_r+0x344>)
 800bb60:	48c7      	ldr	r0, [pc, #796]	@ (800be80 <_dtoa_r+0x348>)
 800bb62:	f001 fcb9 	bl	800d4d8 <__assert_func>
 800bb66:	6046      	str	r6, [r0, #4]
 800bb68:	6086      	str	r6, [r0, #8]
 800bb6a:	6006      	str	r6, [r0, #0]
 800bb6c:	60c6      	str	r6, [r0, #12]
 800bb6e:	9b03      	ldr	r3, [sp, #12]
 800bb70:	69db      	ldr	r3, [r3, #28]
 800bb72:	6819      	ldr	r1, [r3, #0]
 800bb74:	2900      	cmp	r1, #0
 800bb76:	d00b      	beq.n	800bb90 <_dtoa_r+0x58>
 800bb78:	685a      	ldr	r2, [r3, #4]
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	4093      	lsls	r3, r2
 800bb7e:	604a      	str	r2, [r1, #4]
 800bb80:	608b      	str	r3, [r1, #8]
 800bb82:	9803      	ldr	r0, [sp, #12]
 800bb84:	f000 ff12 	bl	800c9ac <_Bfree>
 800bb88:	2200      	movs	r2, #0
 800bb8a:	9b03      	ldr	r3, [sp, #12]
 800bb8c:	69db      	ldr	r3, [r3, #28]
 800bb8e:	601a      	str	r2, [r3, #0]
 800bb90:	2d00      	cmp	r5, #0
 800bb92:	da1e      	bge.n	800bbd2 <_dtoa_r+0x9a>
 800bb94:	2301      	movs	r3, #1
 800bb96:	603b      	str	r3, [r7, #0]
 800bb98:	006b      	lsls	r3, r5, #1
 800bb9a:	085b      	lsrs	r3, r3, #1
 800bb9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb9e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bba0:	4bb8      	ldr	r3, [pc, #736]	@ (800be84 <_dtoa_r+0x34c>)
 800bba2:	4ab8      	ldr	r2, [pc, #736]	@ (800be84 <_dtoa_r+0x34c>)
 800bba4:	403b      	ands	r3, r7
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d116      	bne.n	800bbd8 <_dtoa_r+0xa0>
 800bbaa:	4bb7      	ldr	r3, [pc, #732]	@ (800be88 <_dtoa_r+0x350>)
 800bbac:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bbae:	6013      	str	r3, [r2, #0]
 800bbb0:	033b      	lsls	r3, r7, #12
 800bbb2:	0b1b      	lsrs	r3, r3, #12
 800bbb4:	4323      	orrs	r3, r4
 800bbb6:	d101      	bne.n	800bbbc <_dtoa_r+0x84>
 800bbb8:	f000 fd80 	bl	800c6bc <_dtoa_r+0xb84>
 800bbbc:	4bb3      	ldr	r3, [pc, #716]	@ (800be8c <_dtoa_r+0x354>)
 800bbbe:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800bbc0:	9308      	str	r3, [sp, #32]
 800bbc2:	2a00      	cmp	r2, #0
 800bbc4:	d002      	beq.n	800bbcc <_dtoa_r+0x94>
 800bbc6:	4bb2      	ldr	r3, [pc, #712]	@ (800be90 <_dtoa_r+0x358>)
 800bbc8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800bbca:	6013      	str	r3, [r2, #0]
 800bbcc:	9808      	ldr	r0, [sp, #32]
 800bbce:	b01d      	add	sp, #116	@ 0x74
 800bbd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	603b      	str	r3, [r7, #0]
 800bbd6:	e7e2      	b.n	800bb9e <_dtoa_r+0x66>
 800bbd8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bbda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bbdc:	9212      	str	r2, [sp, #72]	@ 0x48
 800bbde:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bbe0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bbe2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	f7f4 fc2c 	bl	8000444 <__aeabi_dcmpeq>
 800bbec:	1e06      	subs	r6, r0, #0
 800bbee:	d00b      	beq.n	800bc08 <_dtoa_r+0xd0>
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bbf4:	6013      	str	r3, [r2, #0]
 800bbf6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d002      	beq.n	800bc02 <_dtoa_r+0xca>
 800bbfc:	4ba5      	ldr	r3, [pc, #660]	@ (800be94 <_dtoa_r+0x35c>)
 800bbfe:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800bc00:	6013      	str	r3, [r2, #0]
 800bc02:	4ba5      	ldr	r3, [pc, #660]	@ (800be98 <_dtoa_r+0x360>)
 800bc04:	9308      	str	r3, [sp, #32]
 800bc06:	e7e1      	b.n	800bbcc <_dtoa_r+0x94>
 800bc08:	ab1a      	add	r3, sp, #104	@ 0x68
 800bc0a:	9301      	str	r3, [sp, #4]
 800bc0c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800bc0e:	9300      	str	r3, [sp, #0]
 800bc10:	9803      	ldr	r0, [sp, #12]
 800bc12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bc14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bc16:	f001 f9c1 	bl	800cf9c <__d2b>
 800bc1a:	007a      	lsls	r2, r7, #1
 800bc1c:	9005      	str	r0, [sp, #20]
 800bc1e:	0d52      	lsrs	r2, r2, #21
 800bc20:	d100      	bne.n	800bc24 <_dtoa_r+0xec>
 800bc22:	e07b      	b.n	800bd1c <_dtoa_r+0x1e4>
 800bc24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bc26:	9618      	str	r6, [sp, #96]	@ 0x60
 800bc28:	0319      	lsls	r1, r3, #12
 800bc2a:	4b9c      	ldr	r3, [pc, #624]	@ (800be9c <_dtoa_r+0x364>)
 800bc2c:	0b09      	lsrs	r1, r1, #12
 800bc2e:	430b      	orrs	r3, r1
 800bc30:	499b      	ldr	r1, [pc, #620]	@ (800bea0 <_dtoa_r+0x368>)
 800bc32:	1857      	adds	r7, r2, r1
 800bc34:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bc36:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bc38:	0019      	movs	r1, r3
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	4b99      	ldr	r3, [pc, #612]	@ (800bea4 <_dtoa_r+0x36c>)
 800bc3e:	f7f6 fd1f 	bl	8002680 <__aeabi_dsub>
 800bc42:	4a99      	ldr	r2, [pc, #612]	@ (800bea8 <_dtoa_r+0x370>)
 800bc44:	4b99      	ldr	r3, [pc, #612]	@ (800beac <_dtoa_r+0x374>)
 800bc46:	f7f6 fa35 	bl	80020b4 <__aeabi_dmul>
 800bc4a:	4a99      	ldr	r2, [pc, #612]	@ (800beb0 <_dtoa_r+0x378>)
 800bc4c:	4b99      	ldr	r3, [pc, #612]	@ (800beb4 <_dtoa_r+0x37c>)
 800bc4e:	f7f5 fa31 	bl	80010b4 <__aeabi_dadd>
 800bc52:	0004      	movs	r4, r0
 800bc54:	0038      	movs	r0, r7
 800bc56:	000d      	movs	r5, r1
 800bc58:	f7f7 f97a 	bl	8002f50 <__aeabi_i2d>
 800bc5c:	4a96      	ldr	r2, [pc, #600]	@ (800beb8 <_dtoa_r+0x380>)
 800bc5e:	4b97      	ldr	r3, [pc, #604]	@ (800bebc <_dtoa_r+0x384>)
 800bc60:	f7f6 fa28 	bl	80020b4 <__aeabi_dmul>
 800bc64:	0002      	movs	r2, r0
 800bc66:	000b      	movs	r3, r1
 800bc68:	0020      	movs	r0, r4
 800bc6a:	0029      	movs	r1, r5
 800bc6c:	f7f5 fa22 	bl	80010b4 <__aeabi_dadd>
 800bc70:	0004      	movs	r4, r0
 800bc72:	000d      	movs	r5, r1
 800bc74:	f7f7 f930 	bl	8002ed8 <__aeabi_d2iz>
 800bc78:	2200      	movs	r2, #0
 800bc7a:	9004      	str	r0, [sp, #16]
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	0020      	movs	r0, r4
 800bc80:	0029      	movs	r1, r5
 800bc82:	f7f4 fbe5 	bl	8000450 <__aeabi_dcmplt>
 800bc86:	2800      	cmp	r0, #0
 800bc88:	d00b      	beq.n	800bca2 <_dtoa_r+0x16a>
 800bc8a:	9804      	ldr	r0, [sp, #16]
 800bc8c:	f7f7 f960 	bl	8002f50 <__aeabi_i2d>
 800bc90:	002b      	movs	r3, r5
 800bc92:	0022      	movs	r2, r4
 800bc94:	f7f4 fbd6 	bl	8000444 <__aeabi_dcmpeq>
 800bc98:	4243      	negs	r3, r0
 800bc9a:	4158      	adcs	r0, r3
 800bc9c:	9b04      	ldr	r3, [sp, #16]
 800bc9e:	1a1b      	subs	r3, r3, r0
 800bca0:	9304      	str	r3, [sp, #16]
 800bca2:	2301      	movs	r3, #1
 800bca4:	9315      	str	r3, [sp, #84]	@ 0x54
 800bca6:	9b04      	ldr	r3, [sp, #16]
 800bca8:	2b16      	cmp	r3, #22
 800bcaa:	d810      	bhi.n	800bcce <_dtoa_r+0x196>
 800bcac:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bcae:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bcb0:	9a04      	ldr	r2, [sp, #16]
 800bcb2:	4b83      	ldr	r3, [pc, #524]	@ (800bec0 <_dtoa_r+0x388>)
 800bcb4:	00d2      	lsls	r2, r2, #3
 800bcb6:	189b      	adds	r3, r3, r2
 800bcb8:	681a      	ldr	r2, [r3, #0]
 800bcba:	685b      	ldr	r3, [r3, #4]
 800bcbc:	f7f4 fbc8 	bl	8000450 <__aeabi_dcmplt>
 800bcc0:	2800      	cmp	r0, #0
 800bcc2:	d047      	beq.n	800bd54 <_dtoa_r+0x21c>
 800bcc4:	9b04      	ldr	r3, [sp, #16]
 800bcc6:	3b01      	subs	r3, #1
 800bcc8:	9304      	str	r3, [sp, #16]
 800bcca:	2300      	movs	r3, #0
 800bccc:	9315      	str	r3, [sp, #84]	@ 0x54
 800bcce:	2200      	movs	r2, #0
 800bcd0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800bcd2:	9206      	str	r2, [sp, #24]
 800bcd4:	1bdb      	subs	r3, r3, r7
 800bcd6:	1e5a      	subs	r2, r3, #1
 800bcd8:	d53e      	bpl.n	800bd58 <_dtoa_r+0x220>
 800bcda:	2201      	movs	r2, #1
 800bcdc:	1ad3      	subs	r3, r2, r3
 800bcde:	9306      	str	r3, [sp, #24]
 800bce0:	2300      	movs	r3, #0
 800bce2:	930d      	str	r3, [sp, #52]	@ 0x34
 800bce4:	9b04      	ldr	r3, [sp, #16]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	db38      	blt.n	800bd5c <_dtoa_r+0x224>
 800bcea:	9a04      	ldr	r2, [sp, #16]
 800bcec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcee:	4694      	mov	ip, r2
 800bcf0:	4463      	add	r3, ip
 800bcf2:	930d      	str	r3, [sp, #52]	@ 0x34
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	9214      	str	r2, [sp, #80]	@ 0x50
 800bcf8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bcfa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bcfc:	2401      	movs	r4, #1
 800bcfe:	2b09      	cmp	r3, #9
 800bd00:	d862      	bhi.n	800bdc8 <_dtoa_r+0x290>
 800bd02:	2b05      	cmp	r3, #5
 800bd04:	dd02      	ble.n	800bd0c <_dtoa_r+0x1d4>
 800bd06:	2400      	movs	r4, #0
 800bd08:	3b04      	subs	r3, #4
 800bd0a:	9322      	str	r3, [sp, #136]	@ 0x88
 800bd0c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bd0e:	1e98      	subs	r0, r3, #2
 800bd10:	2803      	cmp	r0, #3
 800bd12:	d863      	bhi.n	800bddc <_dtoa_r+0x2a4>
 800bd14:	f7f4 f9fc 	bl	8000110 <__gnu_thumb1_case_uqi>
 800bd18:	2b385654 	.word	0x2b385654
 800bd1c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800bd1e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800bd20:	18f6      	adds	r6, r6, r3
 800bd22:	4b68      	ldr	r3, [pc, #416]	@ (800bec4 <_dtoa_r+0x38c>)
 800bd24:	18f2      	adds	r2, r6, r3
 800bd26:	2a20      	cmp	r2, #32
 800bd28:	dd0f      	ble.n	800bd4a <_dtoa_r+0x212>
 800bd2a:	2340      	movs	r3, #64	@ 0x40
 800bd2c:	1a9b      	subs	r3, r3, r2
 800bd2e:	409f      	lsls	r7, r3
 800bd30:	4b65      	ldr	r3, [pc, #404]	@ (800bec8 <_dtoa_r+0x390>)
 800bd32:	0038      	movs	r0, r7
 800bd34:	18f3      	adds	r3, r6, r3
 800bd36:	40dc      	lsrs	r4, r3
 800bd38:	4320      	orrs	r0, r4
 800bd3a:	f7f7 f937 	bl	8002fac <__aeabi_ui2d>
 800bd3e:	2201      	movs	r2, #1
 800bd40:	4b62      	ldr	r3, [pc, #392]	@ (800becc <_dtoa_r+0x394>)
 800bd42:	1e77      	subs	r7, r6, #1
 800bd44:	18cb      	adds	r3, r1, r3
 800bd46:	9218      	str	r2, [sp, #96]	@ 0x60
 800bd48:	e776      	b.n	800bc38 <_dtoa_r+0x100>
 800bd4a:	2320      	movs	r3, #32
 800bd4c:	0020      	movs	r0, r4
 800bd4e:	1a9b      	subs	r3, r3, r2
 800bd50:	4098      	lsls	r0, r3
 800bd52:	e7f2      	b.n	800bd3a <_dtoa_r+0x202>
 800bd54:	9015      	str	r0, [sp, #84]	@ 0x54
 800bd56:	e7ba      	b.n	800bcce <_dtoa_r+0x196>
 800bd58:	920d      	str	r2, [sp, #52]	@ 0x34
 800bd5a:	e7c3      	b.n	800bce4 <_dtoa_r+0x1ac>
 800bd5c:	9b06      	ldr	r3, [sp, #24]
 800bd5e:	9a04      	ldr	r2, [sp, #16]
 800bd60:	1a9b      	subs	r3, r3, r2
 800bd62:	9306      	str	r3, [sp, #24]
 800bd64:	4253      	negs	r3, r2
 800bd66:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bd68:	2300      	movs	r3, #0
 800bd6a:	9314      	str	r3, [sp, #80]	@ 0x50
 800bd6c:	e7c5      	b.n	800bcfa <_dtoa_r+0x1c2>
 800bd6e:	2301      	movs	r3, #1
 800bd70:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bd72:	9310      	str	r3, [sp, #64]	@ 0x40
 800bd74:	4694      	mov	ip, r2
 800bd76:	9b04      	ldr	r3, [sp, #16]
 800bd78:	4463      	add	r3, ip
 800bd7a:	930e      	str	r3, [sp, #56]	@ 0x38
 800bd7c:	3301      	adds	r3, #1
 800bd7e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	dc08      	bgt.n	800bd96 <_dtoa_r+0x25e>
 800bd84:	2301      	movs	r3, #1
 800bd86:	e006      	b.n	800bd96 <_dtoa_r+0x25e>
 800bd88:	2301      	movs	r3, #1
 800bd8a:	9310      	str	r3, [sp, #64]	@ 0x40
 800bd8c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	dd28      	ble.n	800bde4 <_dtoa_r+0x2ac>
 800bd92:	930e      	str	r3, [sp, #56]	@ 0x38
 800bd94:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd96:	9a03      	ldr	r2, [sp, #12]
 800bd98:	2100      	movs	r1, #0
 800bd9a:	69d0      	ldr	r0, [r2, #28]
 800bd9c:	2204      	movs	r2, #4
 800bd9e:	0015      	movs	r5, r2
 800bda0:	3514      	adds	r5, #20
 800bda2:	429d      	cmp	r5, r3
 800bda4:	d923      	bls.n	800bdee <_dtoa_r+0x2b6>
 800bda6:	6041      	str	r1, [r0, #4]
 800bda8:	9803      	ldr	r0, [sp, #12]
 800bdaa:	f000 fdbb 	bl	800c924 <_Balloc>
 800bdae:	9008      	str	r0, [sp, #32]
 800bdb0:	2800      	cmp	r0, #0
 800bdb2:	d11f      	bne.n	800bdf4 <_dtoa_r+0x2bc>
 800bdb4:	21b0      	movs	r1, #176	@ 0xb0
 800bdb6:	4b46      	ldr	r3, [pc, #280]	@ (800bed0 <_dtoa_r+0x398>)
 800bdb8:	4831      	ldr	r0, [pc, #196]	@ (800be80 <_dtoa_r+0x348>)
 800bdba:	9a08      	ldr	r2, [sp, #32]
 800bdbc:	31ff      	adds	r1, #255	@ 0xff
 800bdbe:	e6d0      	b.n	800bb62 <_dtoa_r+0x2a>
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	e7e2      	b.n	800bd8a <_dtoa_r+0x252>
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	e7d3      	b.n	800bd70 <_dtoa_r+0x238>
 800bdc8:	2300      	movs	r3, #0
 800bdca:	9410      	str	r4, [sp, #64]	@ 0x40
 800bdcc:	9322      	str	r3, [sp, #136]	@ 0x88
 800bdce:	3b01      	subs	r3, #1
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	930e      	str	r3, [sp, #56]	@ 0x38
 800bdd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdd6:	3313      	adds	r3, #19
 800bdd8:	9223      	str	r2, [sp, #140]	@ 0x8c
 800bdda:	e7dc      	b.n	800bd96 <_dtoa_r+0x25e>
 800bddc:	2301      	movs	r3, #1
 800bdde:	9310      	str	r3, [sp, #64]	@ 0x40
 800bde0:	3b02      	subs	r3, #2
 800bde2:	e7f5      	b.n	800bdd0 <_dtoa_r+0x298>
 800bde4:	2301      	movs	r3, #1
 800bde6:	001a      	movs	r2, r3
 800bde8:	930e      	str	r3, [sp, #56]	@ 0x38
 800bdea:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdec:	e7f4      	b.n	800bdd8 <_dtoa_r+0x2a0>
 800bdee:	3101      	adds	r1, #1
 800bdf0:	0052      	lsls	r2, r2, #1
 800bdf2:	e7d4      	b.n	800bd9e <_dtoa_r+0x266>
 800bdf4:	9b03      	ldr	r3, [sp, #12]
 800bdf6:	9a08      	ldr	r2, [sp, #32]
 800bdf8:	69db      	ldr	r3, [r3, #28]
 800bdfa:	601a      	str	r2, [r3, #0]
 800bdfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdfe:	2b0e      	cmp	r3, #14
 800be00:	d900      	bls.n	800be04 <_dtoa_r+0x2cc>
 800be02:	e0d6      	b.n	800bfb2 <_dtoa_r+0x47a>
 800be04:	2c00      	cmp	r4, #0
 800be06:	d100      	bne.n	800be0a <_dtoa_r+0x2d2>
 800be08:	e0d3      	b.n	800bfb2 <_dtoa_r+0x47a>
 800be0a:	9b04      	ldr	r3, [sp, #16]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	dd63      	ble.n	800bed8 <_dtoa_r+0x3a0>
 800be10:	210f      	movs	r1, #15
 800be12:	9a04      	ldr	r2, [sp, #16]
 800be14:	4b2a      	ldr	r3, [pc, #168]	@ (800bec0 <_dtoa_r+0x388>)
 800be16:	400a      	ands	r2, r1
 800be18:	00d2      	lsls	r2, r2, #3
 800be1a:	189b      	adds	r3, r3, r2
 800be1c:	681e      	ldr	r6, [r3, #0]
 800be1e:	685f      	ldr	r7, [r3, #4]
 800be20:	9b04      	ldr	r3, [sp, #16]
 800be22:	2402      	movs	r4, #2
 800be24:	111d      	asrs	r5, r3, #4
 800be26:	05db      	lsls	r3, r3, #23
 800be28:	d50a      	bpl.n	800be40 <_dtoa_r+0x308>
 800be2a:	4b2a      	ldr	r3, [pc, #168]	@ (800bed4 <_dtoa_r+0x39c>)
 800be2c:	400d      	ands	r5, r1
 800be2e:	6a1a      	ldr	r2, [r3, #32]
 800be30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be32:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800be34:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800be36:	f7f5 fd03 	bl	8001840 <__aeabi_ddiv>
 800be3a:	900a      	str	r0, [sp, #40]	@ 0x28
 800be3c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800be3e:	3401      	adds	r4, #1
 800be40:	4b24      	ldr	r3, [pc, #144]	@ (800bed4 <_dtoa_r+0x39c>)
 800be42:	930c      	str	r3, [sp, #48]	@ 0x30
 800be44:	2d00      	cmp	r5, #0
 800be46:	d108      	bne.n	800be5a <_dtoa_r+0x322>
 800be48:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800be4a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800be4c:	0032      	movs	r2, r6
 800be4e:	003b      	movs	r3, r7
 800be50:	f7f5 fcf6 	bl	8001840 <__aeabi_ddiv>
 800be54:	900a      	str	r0, [sp, #40]	@ 0x28
 800be56:	910b      	str	r1, [sp, #44]	@ 0x2c
 800be58:	e059      	b.n	800bf0e <_dtoa_r+0x3d6>
 800be5a:	2301      	movs	r3, #1
 800be5c:	421d      	tst	r5, r3
 800be5e:	d009      	beq.n	800be74 <_dtoa_r+0x33c>
 800be60:	18e4      	adds	r4, r4, r3
 800be62:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800be64:	0030      	movs	r0, r6
 800be66:	681a      	ldr	r2, [r3, #0]
 800be68:	685b      	ldr	r3, [r3, #4]
 800be6a:	0039      	movs	r1, r7
 800be6c:	f7f6 f922 	bl	80020b4 <__aeabi_dmul>
 800be70:	0006      	movs	r6, r0
 800be72:	000f      	movs	r7, r1
 800be74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800be76:	106d      	asrs	r5, r5, #1
 800be78:	3308      	adds	r3, #8
 800be7a:	e7e2      	b.n	800be42 <_dtoa_r+0x30a>
 800be7c:	0800df4d 	.word	0x0800df4d
 800be80:	0800df64 	.word	0x0800df64
 800be84:	7ff00000 	.word	0x7ff00000
 800be88:	0000270f 	.word	0x0000270f
 800be8c:	0800df49 	.word	0x0800df49
 800be90:	0800df4c 	.word	0x0800df4c
 800be94:	0800df1d 	.word	0x0800df1d
 800be98:	0800df1c 	.word	0x0800df1c
 800be9c:	3ff00000 	.word	0x3ff00000
 800bea0:	fffffc01 	.word	0xfffffc01
 800bea4:	3ff80000 	.word	0x3ff80000
 800bea8:	636f4361 	.word	0x636f4361
 800beac:	3fd287a7 	.word	0x3fd287a7
 800beb0:	8b60c8b3 	.word	0x8b60c8b3
 800beb4:	3fc68a28 	.word	0x3fc68a28
 800beb8:	509f79fb 	.word	0x509f79fb
 800bebc:	3fd34413 	.word	0x3fd34413
 800bec0:	0800e0b8 	.word	0x0800e0b8
 800bec4:	00000432 	.word	0x00000432
 800bec8:	00000412 	.word	0x00000412
 800becc:	fe100000 	.word	0xfe100000
 800bed0:	0800dfbc 	.word	0x0800dfbc
 800bed4:	0800e090 	.word	0x0800e090
 800bed8:	9b04      	ldr	r3, [sp, #16]
 800beda:	2402      	movs	r4, #2
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d016      	beq.n	800bf0e <_dtoa_r+0x3d6>
 800bee0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bee2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bee4:	220f      	movs	r2, #15
 800bee6:	425d      	negs	r5, r3
 800bee8:	402a      	ands	r2, r5
 800beea:	4bd5      	ldr	r3, [pc, #852]	@ (800c240 <_dtoa_r+0x708>)
 800beec:	00d2      	lsls	r2, r2, #3
 800beee:	189b      	adds	r3, r3, r2
 800bef0:	681a      	ldr	r2, [r3, #0]
 800bef2:	685b      	ldr	r3, [r3, #4]
 800bef4:	f7f6 f8de 	bl	80020b4 <__aeabi_dmul>
 800bef8:	2701      	movs	r7, #1
 800befa:	2300      	movs	r3, #0
 800befc:	900a      	str	r0, [sp, #40]	@ 0x28
 800befe:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bf00:	4ed0      	ldr	r6, [pc, #832]	@ (800c244 <_dtoa_r+0x70c>)
 800bf02:	112d      	asrs	r5, r5, #4
 800bf04:	2d00      	cmp	r5, #0
 800bf06:	d000      	beq.n	800bf0a <_dtoa_r+0x3d2>
 800bf08:	e095      	b.n	800c036 <_dtoa_r+0x4fe>
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d1a2      	bne.n	800be54 <_dtoa_r+0x31c>
 800bf0e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800bf10:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bf12:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d100      	bne.n	800bf1a <_dtoa_r+0x3e2>
 800bf18:	e098      	b.n	800c04c <_dtoa_r+0x514>
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	0030      	movs	r0, r6
 800bf1e:	0039      	movs	r1, r7
 800bf20:	4bc9      	ldr	r3, [pc, #804]	@ (800c248 <_dtoa_r+0x710>)
 800bf22:	f7f4 fa95 	bl	8000450 <__aeabi_dcmplt>
 800bf26:	2800      	cmp	r0, #0
 800bf28:	d100      	bne.n	800bf2c <_dtoa_r+0x3f4>
 800bf2a:	e08f      	b.n	800c04c <_dtoa_r+0x514>
 800bf2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d100      	bne.n	800bf34 <_dtoa_r+0x3fc>
 800bf32:	e08b      	b.n	800c04c <_dtoa_r+0x514>
 800bf34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	dd37      	ble.n	800bfaa <_dtoa_r+0x472>
 800bf3a:	9b04      	ldr	r3, [sp, #16]
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	3b01      	subs	r3, #1
 800bf40:	930c      	str	r3, [sp, #48]	@ 0x30
 800bf42:	0030      	movs	r0, r6
 800bf44:	4bc1      	ldr	r3, [pc, #772]	@ (800c24c <_dtoa_r+0x714>)
 800bf46:	0039      	movs	r1, r7
 800bf48:	f7f6 f8b4 	bl	80020b4 <__aeabi_dmul>
 800bf4c:	900a      	str	r0, [sp, #40]	@ 0x28
 800bf4e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bf50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf52:	3401      	adds	r4, #1
 800bf54:	0020      	movs	r0, r4
 800bf56:	9311      	str	r3, [sp, #68]	@ 0x44
 800bf58:	f7f6 fffa 	bl	8002f50 <__aeabi_i2d>
 800bf5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bf5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf60:	f7f6 f8a8 	bl	80020b4 <__aeabi_dmul>
 800bf64:	4bba      	ldr	r3, [pc, #744]	@ (800c250 <_dtoa_r+0x718>)
 800bf66:	2200      	movs	r2, #0
 800bf68:	f7f5 f8a4 	bl	80010b4 <__aeabi_dadd>
 800bf6c:	4bb9      	ldr	r3, [pc, #740]	@ (800c254 <_dtoa_r+0x71c>)
 800bf6e:	0006      	movs	r6, r0
 800bf70:	18cf      	adds	r7, r1, r3
 800bf72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d16d      	bne.n	800c054 <_dtoa_r+0x51c>
 800bf78:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bf7a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	4bb6      	ldr	r3, [pc, #728]	@ (800c258 <_dtoa_r+0x720>)
 800bf80:	f7f6 fb7e 	bl	8002680 <__aeabi_dsub>
 800bf84:	0032      	movs	r2, r6
 800bf86:	003b      	movs	r3, r7
 800bf88:	0004      	movs	r4, r0
 800bf8a:	000d      	movs	r5, r1
 800bf8c:	f7f4 fa74 	bl	8000478 <__aeabi_dcmpgt>
 800bf90:	2800      	cmp	r0, #0
 800bf92:	d000      	beq.n	800bf96 <_dtoa_r+0x45e>
 800bf94:	e2b6      	b.n	800c504 <_dtoa_r+0x9cc>
 800bf96:	2180      	movs	r1, #128	@ 0x80
 800bf98:	0609      	lsls	r1, r1, #24
 800bf9a:	187b      	adds	r3, r7, r1
 800bf9c:	0032      	movs	r2, r6
 800bf9e:	0020      	movs	r0, r4
 800bfa0:	0029      	movs	r1, r5
 800bfa2:	f7f4 fa55 	bl	8000450 <__aeabi_dcmplt>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	d128      	bne.n	800bffc <_dtoa_r+0x4c4>
 800bfaa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bfac:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800bfae:	930a      	str	r3, [sp, #40]	@ 0x28
 800bfb0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bfb2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	da00      	bge.n	800bfba <_dtoa_r+0x482>
 800bfb8:	e174      	b.n	800c2a4 <_dtoa_r+0x76c>
 800bfba:	9a04      	ldr	r2, [sp, #16]
 800bfbc:	2a0e      	cmp	r2, #14
 800bfbe:	dd00      	ble.n	800bfc2 <_dtoa_r+0x48a>
 800bfc0:	e170      	b.n	800c2a4 <_dtoa_r+0x76c>
 800bfc2:	4b9f      	ldr	r3, [pc, #636]	@ (800c240 <_dtoa_r+0x708>)
 800bfc4:	00d2      	lsls	r2, r2, #3
 800bfc6:	189b      	adds	r3, r3, r2
 800bfc8:	685c      	ldr	r4, [r3, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	9306      	str	r3, [sp, #24]
 800bfce:	9407      	str	r4, [sp, #28]
 800bfd0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	db00      	blt.n	800bfd8 <_dtoa_r+0x4a0>
 800bfd6:	e0e7      	b.n	800c1a8 <_dtoa_r+0x670>
 800bfd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	dd00      	ble.n	800bfe0 <_dtoa_r+0x4a8>
 800bfde:	e0e3      	b.n	800c1a8 <_dtoa_r+0x670>
 800bfe0:	d10c      	bne.n	800bffc <_dtoa_r+0x4c4>
 800bfe2:	9806      	ldr	r0, [sp, #24]
 800bfe4:	9907      	ldr	r1, [sp, #28]
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	4b9b      	ldr	r3, [pc, #620]	@ (800c258 <_dtoa_r+0x720>)
 800bfea:	f7f6 f863 	bl	80020b4 <__aeabi_dmul>
 800bfee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bff0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bff2:	f7f4 fa4b 	bl	800048c <__aeabi_dcmpge>
 800bff6:	2800      	cmp	r0, #0
 800bff8:	d100      	bne.n	800bffc <_dtoa_r+0x4c4>
 800bffa:	e286      	b.n	800c50a <_dtoa_r+0x9d2>
 800bffc:	2600      	movs	r6, #0
 800bffe:	0037      	movs	r7, r6
 800c000:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c002:	9c08      	ldr	r4, [sp, #32]
 800c004:	43db      	mvns	r3, r3
 800c006:	930c      	str	r3, [sp, #48]	@ 0x30
 800c008:	9704      	str	r7, [sp, #16]
 800c00a:	2700      	movs	r7, #0
 800c00c:	0031      	movs	r1, r6
 800c00e:	9803      	ldr	r0, [sp, #12]
 800c010:	f000 fccc 	bl	800c9ac <_Bfree>
 800c014:	9b04      	ldr	r3, [sp, #16]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d100      	bne.n	800c01c <_dtoa_r+0x4e4>
 800c01a:	e0bb      	b.n	800c194 <_dtoa_r+0x65c>
 800c01c:	2f00      	cmp	r7, #0
 800c01e:	d005      	beq.n	800c02c <_dtoa_r+0x4f4>
 800c020:	429f      	cmp	r7, r3
 800c022:	d003      	beq.n	800c02c <_dtoa_r+0x4f4>
 800c024:	0039      	movs	r1, r7
 800c026:	9803      	ldr	r0, [sp, #12]
 800c028:	f000 fcc0 	bl	800c9ac <_Bfree>
 800c02c:	9904      	ldr	r1, [sp, #16]
 800c02e:	9803      	ldr	r0, [sp, #12]
 800c030:	f000 fcbc 	bl	800c9ac <_Bfree>
 800c034:	e0ae      	b.n	800c194 <_dtoa_r+0x65c>
 800c036:	423d      	tst	r5, r7
 800c038:	d005      	beq.n	800c046 <_dtoa_r+0x50e>
 800c03a:	6832      	ldr	r2, [r6, #0]
 800c03c:	6873      	ldr	r3, [r6, #4]
 800c03e:	f7f6 f839 	bl	80020b4 <__aeabi_dmul>
 800c042:	003b      	movs	r3, r7
 800c044:	3401      	adds	r4, #1
 800c046:	106d      	asrs	r5, r5, #1
 800c048:	3608      	adds	r6, #8
 800c04a:	e75b      	b.n	800bf04 <_dtoa_r+0x3cc>
 800c04c:	9b04      	ldr	r3, [sp, #16]
 800c04e:	930c      	str	r3, [sp, #48]	@ 0x30
 800c050:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c052:	e77f      	b.n	800bf54 <_dtoa_r+0x41c>
 800c054:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c056:	4b7a      	ldr	r3, [pc, #488]	@ (800c240 <_dtoa_r+0x708>)
 800c058:	3a01      	subs	r2, #1
 800c05a:	00d2      	lsls	r2, r2, #3
 800c05c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800c05e:	189b      	adds	r3, r3, r2
 800c060:	681a      	ldr	r2, [r3, #0]
 800c062:	685b      	ldr	r3, [r3, #4]
 800c064:	2900      	cmp	r1, #0
 800c066:	d04c      	beq.n	800c102 <_dtoa_r+0x5ca>
 800c068:	2000      	movs	r0, #0
 800c06a:	497c      	ldr	r1, [pc, #496]	@ (800c25c <_dtoa_r+0x724>)
 800c06c:	f7f5 fbe8 	bl	8001840 <__aeabi_ddiv>
 800c070:	0032      	movs	r2, r6
 800c072:	003b      	movs	r3, r7
 800c074:	f7f6 fb04 	bl	8002680 <__aeabi_dsub>
 800c078:	9a08      	ldr	r2, [sp, #32]
 800c07a:	0006      	movs	r6, r0
 800c07c:	4694      	mov	ip, r2
 800c07e:	000f      	movs	r7, r1
 800c080:	9b08      	ldr	r3, [sp, #32]
 800c082:	9316      	str	r3, [sp, #88]	@ 0x58
 800c084:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c086:	4463      	add	r3, ip
 800c088:	9311      	str	r3, [sp, #68]	@ 0x44
 800c08a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c08c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c08e:	f7f6 ff23 	bl	8002ed8 <__aeabi_d2iz>
 800c092:	0005      	movs	r5, r0
 800c094:	f7f6 ff5c 	bl	8002f50 <__aeabi_i2d>
 800c098:	0002      	movs	r2, r0
 800c09a:	000b      	movs	r3, r1
 800c09c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c09e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c0a0:	f7f6 faee 	bl	8002680 <__aeabi_dsub>
 800c0a4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c0a6:	3530      	adds	r5, #48	@ 0x30
 800c0a8:	1c5c      	adds	r4, r3, #1
 800c0aa:	701d      	strb	r5, [r3, #0]
 800c0ac:	0032      	movs	r2, r6
 800c0ae:	003b      	movs	r3, r7
 800c0b0:	900a      	str	r0, [sp, #40]	@ 0x28
 800c0b2:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c0b4:	f7f4 f9cc 	bl	8000450 <__aeabi_dcmplt>
 800c0b8:	2800      	cmp	r0, #0
 800c0ba:	d16b      	bne.n	800c194 <_dtoa_r+0x65c>
 800c0bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c0be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0c0:	2000      	movs	r0, #0
 800c0c2:	4961      	ldr	r1, [pc, #388]	@ (800c248 <_dtoa_r+0x710>)
 800c0c4:	f7f6 fadc 	bl	8002680 <__aeabi_dsub>
 800c0c8:	0032      	movs	r2, r6
 800c0ca:	003b      	movs	r3, r7
 800c0cc:	f7f4 f9c0 	bl	8000450 <__aeabi_dcmplt>
 800c0d0:	2800      	cmp	r0, #0
 800c0d2:	d000      	beq.n	800c0d6 <_dtoa_r+0x59e>
 800c0d4:	e0c6      	b.n	800c264 <_dtoa_r+0x72c>
 800c0d6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c0d8:	42a3      	cmp	r3, r4
 800c0da:	d100      	bne.n	800c0de <_dtoa_r+0x5a6>
 800c0dc:	e765      	b.n	800bfaa <_dtoa_r+0x472>
 800c0de:	2200      	movs	r2, #0
 800c0e0:	0030      	movs	r0, r6
 800c0e2:	0039      	movs	r1, r7
 800c0e4:	4b59      	ldr	r3, [pc, #356]	@ (800c24c <_dtoa_r+0x714>)
 800c0e6:	f7f5 ffe5 	bl	80020b4 <__aeabi_dmul>
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	0006      	movs	r6, r0
 800c0ee:	000f      	movs	r7, r1
 800c0f0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c0f2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c0f4:	4b55      	ldr	r3, [pc, #340]	@ (800c24c <_dtoa_r+0x714>)
 800c0f6:	f7f5 ffdd 	bl	80020b4 <__aeabi_dmul>
 800c0fa:	9416      	str	r4, [sp, #88]	@ 0x58
 800c0fc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c0fe:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c100:	e7c3      	b.n	800c08a <_dtoa_r+0x552>
 800c102:	0030      	movs	r0, r6
 800c104:	0039      	movs	r1, r7
 800c106:	f7f5 ffd5 	bl	80020b4 <__aeabi_dmul>
 800c10a:	9d08      	ldr	r5, [sp, #32]
 800c10c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c10e:	002b      	movs	r3, r5
 800c110:	4694      	mov	ip, r2
 800c112:	9016      	str	r0, [sp, #88]	@ 0x58
 800c114:	9117      	str	r1, [sp, #92]	@ 0x5c
 800c116:	4463      	add	r3, ip
 800c118:	9319      	str	r3, [sp, #100]	@ 0x64
 800c11a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c11c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c11e:	f7f6 fedb 	bl	8002ed8 <__aeabi_d2iz>
 800c122:	0004      	movs	r4, r0
 800c124:	f7f6 ff14 	bl	8002f50 <__aeabi_i2d>
 800c128:	000b      	movs	r3, r1
 800c12a:	0002      	movs	r2, r0
 800c12c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c12e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c130:	f7f6 faa6 	bl	8002680 <__aeabi_dsub>
 800c134:	3430      	adds	r4, #48	@ 0x30
 800c136:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c138:	702c      	strb	r4, [r5, #0]
 800c13a:	3501      	adds	r5, #1
 800c13c:	0006      	movs	r6, r0
 800c13e:	000f      	movs	r7, r1
 800c140:	42ab      	cmp	r3, r5
 800c142:	d12a      	bne.n	800c19a <_dtoa_r+0x662>
 800c144:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800c146:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800c148:	9b08      	ldr	r3, [sp, #32]
 800c14a:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800c14c:	469c      	mov	ip, r3
 800c14e:	2200      	movs	r2, #0
 800c150:	4b42      	ldr	r3, [pc, #264]	@ (800c25c <_dtoa_r+0x724>)
 800c152:	4464      	add	r4, ip
 800c154:	f7f4 ffae 	bl	80010b4 <__aeabi_dadd>
 800c158:	0002      	movs	r2, r0
 800c15a:	000b      	movs	r3, r1
 800c15c:	0030      	movs	r0, r6
 800c15e:	0039      	movs	r1, r7
 800c160:	f7f4 f98a 	bl	8000478 <__aeabi_dcmpgt>
 800c164:	2800      	cmp	r0, #0
 800c166:	d000      	beq.n	800c16a <_dtoa_r+0x632>
 800c168:	e07c      	b.n	800c264 <_dtoa_r+0x72c>
 800c16a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c16c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c16e:	2000      	movs	r0, #0
 800c170:	493a      	ldr	r1, [pc, #232]	@ (800c25c <_dtoa_r+0x724>)
 800c172:	f7f6 fa85 	bl	8002680 <__aeabi_dsub>
 800c176:	0002      	movs	r2, r0
 800c178:	000b      	movs	r3, r1
 800c17a:	0030      	movs	r0, r6
 800c17c:	0039      	movs	r1, r7
 800c17e:	f7f4 f967 	bl	8000450 <__aeabi_dcmplt>
 800c182:	2800      	cmp	r0, #0
 800c184:	d100      	bne.n	800c188 <_dtoa_r+0x650>
 800c186:	e710      	b.n	800bfaa <_dtoa_r+0x472>
 800c188:	0023      	movs	r3, r4
 800c18a:	3c01      	subs	r4, #1
 800c18c:	7822      	ldrb	r2, [r4, #0]
 800c18e:	2a30      	cmp	r2, #48	@ 0x30
 800c190:	d0fa      	beq.n	800c188 <_dtoa_r+0x650>
 800c192:	001c      	movs	r4, r3
 800c194:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c196:	9304      	str	r3, [sp, #16]
 800c198:	e042      	b.n	800c220 <_dtoa_r+0x6e8>
 800c19a:	2200      	movs	r2, #0
 800c19c:	4b2b      	ldr	r3, [pc, #172]	@ (800c24c <_dtoa_r+0x714>)
 800c19e:	f7f5 ff89 	bl	80020b4 <__aeabi_dmul>
 800c1a2:	900a      	str	r0, [sp, #40]	@ 0x28
 800c1a4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c1a6:	e7b8      	b.n	800c11a <_dtoa_r+0x5e2>
 800c1a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1aa:	9d08      	ldr	r5, [sp, #32]
 800c1ac:	3b01      	subs	r3, #1
 800c1ae:	195b      	adds	r3, r3, r5
 800c1b0:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c1b2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c1b4:	930a      	str	r3, [sp, #40]	@ 0x28
 800c1b6:	9a06      	ldr	r2, [sp, #24]
 800c1b8:	9b07      	ldr	r3, [sp, #28]
 800c1ba:	0030      	movs	r0, r6
 800c1bc:	0039      	movs	r1, r7
 800c1be:	f7f5 fb3f 	bl	8001840 <__aeabi_ddiv>
 800c1c2:	f7f6 fe89 	bl	8002ed8 <__aeabi_d2iz>
 800c1c6:	9009      	str	r0, [sp, #36]	@ 0x24
 800c1c8:	f7f6 fec2 	bl	8002f50 <__aeabi_i2d>
 800c1cc:	9a06      	ldr	r2, [sp, #24]
 800c1ce:	9b07      	ldr	r3, [sp, #28]
 800c1d0:	f7f5 ff70 	bl	80020b4 <__aeabi_dmul>
 800c1d4:	0002      	movs	r2, r0
 800c1d6:	000b      	movs	r3, r1
 800c1d8:	0030      	movs	r0, r6
 800c1da:	0039      	movs	r1, r7
 800c1dc:	f7f6 fa50 	bl	8002680 <__aeabi_dsub>
 800c1e0:	002b      	movs	r3, r5
 800c1e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1e4:	3501      	adds	r5, #1
 800c1e6:	3230      	adds	r2, #48	@ 0x30
 800c1e8:	701a      	strb	r2, [r3, #0]
 800c1ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c1ec:	002c      	movs	r4, r5
 800c1ee:	429a      	cmp	r2, r3
 800c1f0:	d14b      	bne.n	800c28a <_dtoa_r+0x752>
 800c1f2:	0002      	movs	r2, r0
 800c1f4:	000b      	movs	r3, r1
 800c1f6:	f7f4 ff5d 	bl	80010b4 <__aeabi_dadd>
 800c1fa:	9a06      	ldr	r2, [sp, #24]
 800c1fc:	9b07      	ldr	r3, [sp, #28]
 800c1fe:	0006      	movs	r6, r0
 800c200:	000f      	movs	r7, r1
 800c202:	f7f4 f939 	bl	8000478 <__aeabi_dcmpgt>
 800c206:	2800      	cmp	r0, #0
 800c208:	d12a      	bne.n	800c260 <_dtoa_r+0x728>
 800c20a:	9a06      	ldr	r2, [sp, #24]
 800c20c:	9b07      	ldr	r3, [sp, #28]
 800c20e:	0030      	movs	r0, r6
 800c210:	0039      	movs	r1, r7
 800c212:	f7f4 f917 	bl	8000444 <__aeabi_dcmpeq>
 800c216:	2800      	cmp	r0, #0
 800c218:	d002      	beq.n	800c220 <_dtoa_r+0x6e8>
 800c21a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c21c:	07dd      	lsls	r5, r3, #31
 800c21e:	d41f      	bmi.n	800c260 <_dtoa_r+0x728>
 800c220:	9905      	ldr	r1, [sp, #20]
 800c222:	9803      	ldr	r0, [sp, #12]
 800c224:	f000 fbc2 	bl	800c9ac <_Bfree>
 800c228:	2300      	movs	r3, #0
 800c22a:	7023      	strb	r3, [r4, #0]
 800c22c:	9b04      	ldr	r3, [sp, #16]
 800c22e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c230:	3301      	adds	r3, #1
 800c232:	6013      	str	r3, [r2, #0]
 800c234:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800c236:	2b00      	cmp	r3, #0
 800c238:	d100      	bne.n	800c23c <_dtoa_r+0x704>
 800c23a:	e4c7      	b.n	800bbcc <_dtoa_r+0x94>
 800c23c:	601c      	str	r4, [r3, #0]
 800c23e:	e4c5      	b.n	800bbcc <_dtoa_r+0x94>
 800c240:	0800e0b8 	.word	0x0800e0b8
 800c244:	0800e090 	.word	0x0800e090
 800c248:	3ff00000 	.word	0x3ff00000
 800c24c:	40240000 	.word	0x40240000
 800c250:	401c0000 	.word	0x401c0000
 800c254:	fcc00000 	.word	0xfcc00000
 800c258:	40140000 	.word	0x40140000
 800c25c:	3fe00000 	.word	0x3fe00000
 800c260:	9b04      	ldr	r3, [sp, #16]
 800c262:	930c      	str	r3, [sp, #48]	@ 0x30
 800c264:	0023      	movs	r3, r4
 800c266:	001c      	movs	r4, r3
 800c268:	3b01      	subs	r3, #1
 800c26a:	781a      	ldrb	r2, [r3, #0]
 800c26c:	2a39      	cmp	r2, #57	@ 0x39
 800c26e:	d108      	bne.n	800c282 <_dtoa_r+0x74a>
 800c270:	9a08      	ldr	r2, [sp, #32]
 800c272:	429a      	cmp	r2, r3
 800c274:	d1f7      	bne.n	800c266 <_dtoa_r+0x72e>
 800c276:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c278:	9908      	ldr	r1, [sp, #32]
 800c27a:	3201      	adds	r2, #1
 800c27c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c27e:	2230      	movs	r2, #48	@ 0x30
 800c280:	700a      	strb	r2, [r1, #0]
 800c282:	781a      	ldrb	r2, [r3, #0]
 800c284:	3201      	adds	r2, #1
 800c286:	701a      	strb	r2, [r3, #0]
 800c288:	e784      	b.n	800c194 <_dtoa_r+0x65c>
 800c28a:	2200      	movs	r2, #0
 800c28c:	4bc6      	ldr	r3, [pc, #792]	@ (800c5a8 <_dtoa_r+0xa70>)
 800c28e:	f7f5 ff11 	bl	80020b4 <__aeabi_dmul>
 800c292:	2200      	movs	r2, #0
 800c294:	2300      	movs	r3, #0
 800c296:	0006      	movs	r6, r0
 800c298:	000f      	movs	r7, r1
 800c29a:	f7f4 f8d3 	bl	8000444 <__aeabi_dcmpeq>
 800c29e:	2800      	cmp	r0, #0
 800c2a0:	d089      	beq.n	800c1b6 <_dtoa_r+0x67e>
 800c2a2:	e7bd      	b.n	800c220 <_dtoa_r+0x6e8>
 800c2a4:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800c2a6:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c2a8:	9c06      	ldr	r4, [sp, #24]
 800c2aa:	2f00      	cmp	r7, #0
 800c2ac:	d014      	beq.n	800c2d8 <_dtoa_r+0x7a0>
 800c2ae:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c2b0:	2a01      	cmp	r2, #1
 800c2b2:	dd00      	ble.n	800c2b6 <_dtoa_r+0x77e>
 800c2b4:	e0e4      	b.n	800c480 <_dtoa_r+0x948>
 800c2b6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800c2b8:	2a00      	cmp	r2, #0
 800c2ba:	d100      	bne.n	800c2be <_dtoa_r+0x786>
 800c2bc:	e0da      	b.n	800c474 <_dtoa_r+0x93c>
 800c2be:	4abb      	ldr	r2, [pc, #748]	@ (800c5ac <_dtoa_r+0xa74>)
 800c2c0:	189b      	adds	r3, r3, r2
 800c2c2:	9a06      	ldr	r2, [sp, #24]
 800c2c4:	2101      	movs	r1, #1
 800c2c6:	18d2      	adds	r2, r2, r3
 800c2c8:	9206      	str	r2, [sp, #24]
 800c2ca:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c2cc:	9803      	ldr	r0, [sp, #12]
 800c2ce:	18d3      	adds	r3, r2, r3
 800c2d0:	930d      	str	r3, [sp, #52]	@ 0x34
 800c2d2:	f000 fc23 	bl	800cb1c <__i2b>
 800c2d6:	0007      	movs	r7, r0
 800c2d8:	2c00      	cmp	r4, #0
 800c2da:	d00e      	beq.n	800c2fa <_dtoa_r+0x7c2>
 800c2dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	dd0b      	ble.n	800c2fa <_dtoa_r+0x7c2>
 800c2e2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c2e4:	0023      	movs	r3, r4
 800c2e6:	4294      	cmp	r4, r2
 800c2e8:	dd00      	ble.n	800c2ec <_dtoa_r+0x7b4>
 800c2ea:	0013      	movs	r3, r2
 800c2ec:	9a06      	ldr	r2, [sp, #24]
 800c2ee:	1ae4      	subs	r4, r4, r3
 800c2f0:	1ad2      	subs	r2, r2, r3
 800c2f2:	9206      	str	r2, [sp, #24]
 800c2f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c2f6:	1ad3      	subs	r3, r2, r3
 800c2f8:	930d      	str	r3, [sp, #52]	@ 0x34
 800c2fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d021      	beq.n	800c344 <_dtoa_r+0x80c>
 800c300:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c302:	2b00      	cmp	r3, #0
 800c304:	d100      	bne.n	800c308 <_dtoa_r+0x7d0>
 800c306:	e0d3      	b.n	800c4b0 <_dtoa_r+0x978>
 800c308:	9e05      	ldr	r6, [sp, #20]
 800c30a:	2d00      	cmp	r5, #0
 800c30c:	d014      	beq.n	800c338 <_dtoa_r+0x800>
 800c30e:	0039      	movs	r1, r7
 800c310:	002a      	movs	r2, r5
 800c312:	9803      	ldr	r0, [sp, #12]
 800c314:	f000 fcc4 	bl	800cca0 <__pow5mult>
 800c318:	9a05      	ldr	r2, [sp, #20]
 800c31a:	0001      	movs	r1, r0
 800c31c:	0007      	movs	r7, r0
 800c31e:	9803      	ldr	r0, [sp, #12]
 800c320:	f000 fc14 	bl	800cb4c <__multiply>
 800c324:	0006      	movs	r6, r0
 800c326:	9905      	ldr	r1, [sp, #20]
 800c328:	9803      	ldr	r0, [sp, #12]
 800c32a:	f000 fb3f 	bl	800c9ac <_Bfree>
 800c32e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c330:	9605      	str	r6, [sp, #20]
 800c332:	1b5b      	subs	r3, r3, r5
 800c334:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c336:	d005      	beq.n	800c344 <_dtoa_r+0x80c>
 800c338:	0031      	movs	r1, r6
 800c33a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c33c:	9803      	ldr	r0, [sp, #12]
 800c33e:	f000 fcaf 	bl	800cca0 <__pow5mult>
 800c342:	9005      	str	r0, [sp, #20]
 800c344:	2101      	movs	r1, #1
 800c346:	9803      	ldr	r0, [sp, #12]
 800c348:	f000 fbe8 	bl	800cb1c <__i2b>
 800c34c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c34e:	0006      	movs	r6, r0
 800c350:	2b00      	cmp	r3, #0
 800c352:	d100      	bne.n	800c356 <_dtoa_r+0x81e>
 800c354:	e1bc      	b.n	800c6d0 <_dtoa_r+0xb98>
 800c356:	001a      	movs	r2, r3
 800c358:	0001      	movs	r1, r0
 800c35a:	9803      	ldr	r0, [sp, #12]
 800c35c:	f000 fca0 	bl	800cca0 <__pow5mult>
 800c360:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c362:	0006      	movs	r6, r0
 800c364:	2500      	movs	r5, #0
 800c366:	2b01      	cmp	r3, #1
 800c368:	dc16      	bgt.n	800c398 <_dtoa_r+0x860>
 800c36a:	2500      	movs	r5, #0
 800c36c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c36e:	42ab      	cmp	r3, r5
 800c370:	d10e      	bne.n	800c390 <_dtoa_r+0x858>
 800c372:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c374:	031b      	lsls	r3, r3, #12
 800c376:	42ab      	cmp	r3, r5
 800c378:	d10a      	bne.n	800c390 <_dtoa_r+0x858>
 800c37a:	4b8d      	ldr	r3, [pc, #564]	@ (800c5b0 <_dtoa_r+0xa78>)
 800c37c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c37e:	4213      	tst	r3, r2
 800c380:	d006      	beq.n	800c390 <_dtoa_r+0x858>
 800c382:	9b06      	ldr	r3, [sp, #24]
 800c384:	3501      	adds	r5, #1
 800c386:	3301      	adds	r3, #1
 800c388:	9306      	str	r3, [sp, #24]
 800c38a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c38c:	3301      	adds	r3, #1
 800c38e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c390:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c392:	2001      	movs	r0, #1
 800c394:	2b00      	cmp	r3, #0
 800c396:	d008      	beq.n	800c3aa <_dtoa_r+0x872>
 800c398:	6933      	ldr	r3, [r6, #16]
 800c39a:	3303      	adds	r3, #3
 800c39c:	009b      	lsls	r3, r3, #2
 800c39e:	18f3      	adds	r3, r6, r3
 800c3a0:	6858      	ldr	r0, [r3, #4]
 800c3a2:	f000 fb6b 	bl	800ca7c <__hi0bits>
 800c3a6:	2320      	movs	r3, #32
 800c3a8:	1a18      	subs	r0, r3, r0
 800c3aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3ac:	1818      	adds	r0, r3, r0
 800c3ae:	0002      	movs	r2, r0
 800c3b0:	231f      	movs	r3, #31
 800c3b2:	401a      	ands	r2, r3
 800c3b4:	4218      	tst	r0, r3
 800c3b6:	d100      	bne.n	800c3ba <_dtoa_r+0x882>
 800c3b8:	e081      	b.n	800c4be <_dtoa_r+0x986>
 800c3ba:	3301      	adds	r3, #1
 800c3bc:	1a9b      	subs	r3, r3, r2
 800c3be:	2b04      	cmp	r3, #4
 800c3c0:	dd79      	ble.n	800c4b6 <_dtoa_r+0x97e>
 800c3c2:	231c      	movs	r3, #28
 800c3c4:	1a9b      	subs	r3, r3, r2
 800c3c6:	9a06      	ldr	r2, [sp, #24]
 800c3c8:	18e4      	adds	r4, r4, r3
 800c3ca:	18d2      	adds	r2, r2, r3
 800c3cc:	9206      	str	r2, [sp, #24]
 800c3ce:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c3d0:	18d3      	adds	r3, r2, r3
 800c3d2:	930d      	str	r3, [sp, #52]	@ 0x34
 800c3d4:	9b06      	ldr	r3, [sp, #24]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	dd05      	ble.n	800c3e6 <_dtoa_r+0x8ae>
 800c3da:	001a      	movs	r2, r3
 800c3dc:	9905      	ldr	r1, [sp, #20]
 800c3de:	9803      	ldr	r0, [sp, #12]
 800c3e0:	f000 fcba 	bl	800cd58 <__lshift>
 800c3e4:	9005      	str	r0, [sp, #20]
 800c3e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	dd05      	ble.n	800c3f8 <_dtoa_r+0x8c0>
 800c3ec:	0031      	movs	r1, r6
 800c3ee:	001a      	movs	r2, r3
 800c3f0:	9803      	ldr	r0, [sp, #12]
 800c3f2:	f000 fcb1 	bl	800cd58 <__lshift>
 800c3f6:	0006      	movs	r6, r0
 800c3f8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d061      	beq.n	800c4c2 <_dtoa_r+0x98a>
 800c3fe:	0031      	movs	r1, r6
 800c400:	9805      	ldr	r0, [sp, #20]
 800c402:	f000 fd15 	bl	800ce30 <__mcmp>
 800c406:	2800      	cmp	r0, #0
 800c408:	da5b      	bge.n	800c4c2 <_dtoa_r+0x98a>
 800c40a:	9b04      	ldr	r3, [sp, #16]
 800c40c:	220a      	movs	r2, #10
 800c40e:	3b01      	subs	r3, #1
 800c410:	930c      	str	r3, [sp, #48]	@ 0x30
 800c412:	9905      	ldr	r1, [sp, #20]
 800c414:	2300      	movs	r3, #0
 800c416:	9803      	ldr	r0, [sp, #12]
 800c418:	f000 faec 	bl	800c9f4 <__multadd>
 800c41c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c41e:	9005      	str	r0, [sp, #20]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d100      	bne.n	800c426 <_dtoa_r+0x8ee>
 800c424:	e15b      	b.n	800c6de <_dtoa_r+0xba6>
 800c426:	2300      	movs	r3, #0
 800c428:	0039      	movs	r1, r7
 800c42a:	220a      	movs	r2, #10
 800c42c:	9803      	ldr	r0, [sp, #12]
 800c42e:	f000 fae1 	bl	800c9f4 <__multadd>
 800c432:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c434:	0007      	movs	r7, r0
 800c436:	2b00      	cmp	r3, #0
 800c438:	dc4d      	bgt.n	800c4d6 <_dtoa_r+0x99e>
 800c43a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c43c:	2b02      	cmp	r3, #2
 800c43e:	dd46      	ble.n	800c4ce <_dtoa_r+0x996>
 800c440:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c442:	2b00      	cmp	r3, #0
 800c444:	d000      	beq.n	800c448 <_dtoa_r+0x910>
 800c446:	e5db      	b.n	800c000 <_dtoa_r+0x4c8>
 800c448:	0031      	movs	r1, r6
 800c44a:	2205      	movs	r2, #5
 800c44c:	9803      	ldr	r0, [sp, #12]
 800c44e:	f000 fad1 	bl	800c9f4 <__multadd>
 800c452:	0006      	movs	r6, r0
 800c454:	0001      	movs	r1, r0
 800c456:	9805      	ldr	r0, [sp, #20]
 800c458:	f000 fcea 	bl	800ce30 <__mcmp>
 800c45c:	2800      	cmp	r0, #0
 800c45e:	dc00      	bgt.n	800c462 <_dtoa_r+0x92a>
 800c460:	e5ce      	b.n	800c000 <_dtoa_r+0x4c8>
 800c462:	9b08      	ldr	r3, [sp, #32]
 800c464:	9a08      	ldr	r2, [sp, #32]
 800c466:	1c5c      	adds	r4, r3, #1
 800c468:	2331      	movs	r3, #49	@ 0x31
 800c46a:	7013      	strb	r3, [r2, #0]
 800c46c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c46e:	3301      	adds	r3, #1
 800c470:	930c      	str	r3, [sp, #48]	@ 0x30
 800c472:	e5c9      	b.n	800c008 <_dtoa_r+0x4d0>
 800c474:	2336      	movs	r3, #54	@ 0x36
 800c476:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c478:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c47a:	1a9b      	subs	r3, r3, r2
 800c47c:	9c06      	ldr	r4, [sp, #24]
 800c47e:	e720      	b.n	800c2c2 <_dtoa_r+0x78a>
 800c480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c482:	1e5d      	subs	r5, r3, #1
 800c484:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c486:	42ab      	cmp	r3, r5
 800c488:	db08      	blt.n	800c49c <_dtoa_r+0x964>
 800c48a:	1b5d      	subs	r5, r3, r5
 800c48c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c48e:	2b00      	cmp	r3, #0
 800c490:	daf4      	bge.n	800c47c <_dtoa_r+0x944>
 800c492:	9b06      	ldr	r3, [sp, #24]
 800c494:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c496:	1a9c      	subs	r4, r3, r2
 800c498:	2300      	movs	r3, #0
 800c49a:	e712      	b.n	800c2c2 <_dtoa_r+0x78a>
 800c49c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c49e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c4a0:	1aeb      	subs	r3, r5, r3
 800c4a2:	18d3      	adds	r3, r2, r3
 800c4a4:	9314      	str	r3, [sp, #80]	@ 0x50
 800c4a6:	950f      	str	r5, [sp, #60]	@ 0x3c
 800c4a8:	9c06      	ldr	r4, [sp, #24]
 800c4aa:	2500      	movs	r5, #0
 800c4ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4ae:	e708      	b.n	800c2c2 <_dtoa_r+0x78a>
 800c4b0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c4b2:	9905      	ldr	r1, [sp, #20]
 800c4b4:	e742      	b.n	800c33c <_dtoa_r+0x804>
 800c4b6:	2b04      	cmp	r3, #4
 800c4b8:	d08c      	beq.n	800c3d4 <_dtoa_r+0x89c>
 800c4ba:	331c      	adds	r3, #28
 800c4bc:	e783      	b.n	800c3c6 <_dtoa_r+0x88e>
 800c4be:	0013      	movs	r3, r2
 800c4c0:	e7fb      	b.n	800c4ba <_dtoa_r+0x982>
 800c4c2:	9b04      	ldr	r3, [sp, #16]
 800c4c4:	930c      	str	r3, [sp, #48]	@ 0x30
 800c4c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4c8:	930e      	str	r3, [sp, #56]	@ 0x38
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	ddb5      	ble.n	800c43a <_dtoa_r+0x902>
 800c4ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d100      	bne.n	800c4d6 <_dtoa_r+0x99e>
 800c4d4:	e107      	b.n	800c6e6 <_dtoa_r+0xbae>
 800c4d6:	2c00      	cmp	r4, #0
 800c4d8:	dd05      	ble.n	800c4e6 <_dtoa_r+0x9ae>
 800c4da:	0039      	movs	r1, r7
 800c4dc:	0022      	movs	r2, r4
 800c4de:	9803      	ldr	r0, [sp, #12]
 800c4e0:	f000 fc3a 	bl	800cd58 <__lshift>
 800c4e4:	0007      	movs	r7, r0
 800c4e6:	9704      	str	r7, [sp, #16]
 800c4e8:	2d00      	cmp	r5, #0
 800c4ea:	d020      	beq.n	800c52e <_dtoa_r+0x9f6>
 800c4ec:	6879      	ldr	r1, [r7, #4]
 800c4ee:	9803      	ldr	r0, [sp, #12]
 800c4f0:	f000 fa18 	bl	800c924 <_Balloc>
 800c4f4:	1e04      	subs	r4, r0, #0
 800c4f6:	d10c      	bne.n	800c512 <_dtoa_r+0x9da>
 800c4f8:	0022      	movs	r2, r4
 800c4fa:	4b2e      	ldr	r3, [pc, #184]	@ (800c5b4 <_dtoa_r+0xa7c>)
 800c4fc:	482e      	ldr	r0, [pc, #184]	@ (800c5b8 <_dtoa_r+0xa80>)
 800c4fe:	492f      	ldr	r1, [pc, #188]	@ (800c5bc <_dtoa_r+0xa84>)
 800c500:	f7ff fb2f 	bl	800bb62 <_dtoa_r+0x2a>
 800c504:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800c506:	0037      	movs	r7, r6
 800c508:	e7ab      	b.n	800c462 <_dtoa_r+0x92a>
 800c50a:	9b04      	ldr	r3, [sp, #16]
 800c50c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800c50e:	930c      	str	r3, [sp, #48]	@ 0x30
 800c510:	e7f9      	b.n	800c506 <_dtoa_r+0x9ce>
 800c512:	0039      	movs	r1, r7
 800c514:	693a      	ldr	r2, [r7, #16]
 800c516:	310c      	adds	r1, #12
 800c518:	3202      	adds	r2, #2
 800c51a:	0092      	lsls	r2, r2, #2
 800c51c:	300c      	adds	r0, #12
 800c51e:	f000 ffd1 	bl	800d4c4 <memcpy>
 800c522:	2201      	movs	r2, #1
 800c524:	0021      	movs	r1, r4
 800c526:	9803      	ldr	r0, [sp, #12]
 800c528:	f000 fc16 	bl	800cd58 <__lshift>
 800c52c:	9004      	str	r0, [sp, #16]
 800c52e:	9b08      	ldr	r3, [sp, #32]
 800c530:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c532:	9306      	str	r3, [sp, #24]
 800c534:	3b01      	subs	r3, #1
 800c536:	189b      	adds	r3, r3, r2
 800c538:	2201      	movs	r2, #1
 800c53a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c53c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c53e:	4013      	ands	r3, r2
 800c540:	930e      	str	r3, [sp, #56]	@ 0x38
 800c542:	0031      	movs	r1, r6
 800c544:	9805      	ldr	r0, [sp, #20]
 800c546:	f7ff fa71 	bl	800ba2c <quorem>
 800c54a:	0039      	movs	r1, r7
 800c54c:	0005      	movs	r5, r0
 800c54e:	900a      	str	r0, [sp, #40]	@ 0x28
 800c550:	9805      	ldr	r0, [sp, #20]
 800c552:	f000 fc6d 	bl	800ce30 <__mcmp>
 800c556:	9a04      	ldr	r2, [sp, #16]
 800c558:	900d      	str	r0, [sp, #52]	@ 0x34
 800c55a:	0031      	movs	r1, r6
 800c55c:	9803      	ldr	r0, [sp, #12]
 800c55e:	f000 fc83 	bl	800ce68 <__mdiff>
 800c562:	2201      	movs	r2, #1
 800c564:	68c3      	ldr	r3, [r0, #12]
 800c566:	0004      	movs	r4, r0
 800c568:	3530      	adds	r5, #48	@ 0x30
 800c56a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d104      	bne.n	800c57a <_dtoa_r+0xa42>
 800c570:	0001      	movs	r1, r0
 800c572:	9805      	ldr	r0, [sp, #20]
 800c574:	f000 fc5c 	bl	800ce30 <__mcmp>
 800c578:	9009      	str	r0, [sp, #36]	@ 0x24
 800c57a:	0021      	movs	r1, r4
 800c57c:	9803      	ldr	r0, [sp, #12]
 800c57e:	f000 fa15 	bl	800c9ac <_Bfree>
 800c582:	9b06      	ldr	r3, [sp, #24]
 800c584:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c586:	1c5c      	adds	r4, r3, #1
 800c588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c58a:	4313      	orrs	r3, r2
 800c58c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c58e:	4313      	orrs	r3, r2
 800c590:	d116      	bne.n	800c5c0 <_dtoa_r+0xa88>
 800c592:	2d39      	cmp	r5, #57	@ 0x39
 800c594:	d02f      	beq.n	800c5f6 <_dtoa_r+0xabe>
 800c596:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c598:	2b00      	cmp	r3, #0
 800c59a:	dd01      	ble.n	800c5a0 <_dtoa_r+0xa68>
 800c59c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800c59e:	3531      	adds	r5, #49	@ 0x31
 800c5a0:	9b06      	ldr	r3, [sp, #24]
 800c5a2:	701d      	strb	r5, [r3, #0]
 800c5a4:	e532      	b.n	800c00c <_dtoa_r+0x4d4>
 800c5a6:	46c0      	nop			@ (mov r8, r8)
 800c5a8:	40240000 	.word	0x40240000
 800c5ac:	00000433 	.word	0x00000433
 800c5b0:	7ff00000 	.word	0x7ff00000
 800c5b4:	0800dfbc 	.word	0x0800dfbc
 800c5b8:	0800df64 	.word	0x0800df64
 800c5bc:	000002ef 	.word	0x000002ef
 800c5c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	db04      	blt.n	800c5d0 <_dtoa_r+0xa98>
 800c5c6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c5c8:	4313      	orrs	r3, r2
 800c5ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c5cc:	4313      	orrs	r3, r2
 800c5ce:	d11e      	bne.n	800c60e <_dtoa_r+0xad6>
 800c5d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	dde4      	ble.n	800c5a0 <_dtoa_r+0xa68>
 800c5d6:	9905      	ldr	r1, [sp, #20]
 800c5d8:	2201      	movs	r2, #1
 800c5da:	9803      	ldr	r0, [sp, #12]
 800c5dc:	f000 fbbc 	bl	800cd58 <__lshift>
 800c5e0:	0031      	movs	r1, r6
 800c5e2:	9005      	str	r0, [sp, #20]
 800c5e4:	f000 fc24 	bl	800ce30 <__mcmp>
 800c5e8:	2800      	cmp	r0, #0
 800c5ea:	dc02      	bgt.n	800c5f2 <_dtoa_r+0xaba>
 800c5ec:	d1d8      	bne.n	800c5a0 <_dtoa_r+0xa68>
 800c5ee:	07eb      	lsls	r3, r5, #31
 800c5f0:	d5d6      	bpl.n	800c5a0 <_dtoa_r+0xa68>
 800c5f2:	2d39      	cmp	r5, #57	@ 0x39
 800c5f4:	d1d2      	bne.n	800c59c <_dtoa_r+0xa64>
 800c5f6:	2339      	movs	r3, #57	@ 0x39
 800c5f8:	9a06      	ldr	r2, [sp, #24]
 800c5fa:	7013      	strb	r3, [r2, #0]
 800c5fc:	0023      	movs	r3, r4
 800c5fe:	001c      	movs	r4, r3
 800c600:	3b01      	subs	r3, #1
 800c602:	781a      	ldrb	r2, [r3, #0]
 800c604:	2a39      	cmp	r2, #57	@ 0x39
 800c606:	d050      	beq.n	800c6aa <_dtoa_r+0xb72>
 800c608:	3201      	adds	r2, #1
 800c60a:	701a      	strb	r2, [r3, #0]
 800c60c:	e4fe      	b.n	800c00c <_dtoa_r+0x4d4>
 800c60e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c610:	2b00      	cmp	r3, #0
 800c612:	dd03      	ble.n	800c61c <_dtoa_r+0xae4>
 800c614:	2d39      	cmp	r5, #57	@ 0x39
 800c616:	d0ee      	beq.n	800c5f6 <_dtoa_r+0xabe>
 800c618:	3501      	adds	r5, #1
 800c61a:	e7c1      	b.n	800c5a0 <_dtoa_r+0xa68>
 800c61c:	9b06      	ldr	r3, [sp, #24]
 800c61e:	9a06      	ldr	r2, [sp, #24]
 800c620:	701d      	strb	r5, [r3, #0]
 800c622:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c624:	4293      	cmp	r3, r2
 800c626:	d02b      	beq.n	800c680 <_dtoa_r+0xb48>
 800c628:	2300      	movs	r3, #0
 800c62a:	220a      	movs	r2, #10
 800c62c:	9905      	ldr	r1, [sp, #20]
 800c62e:	9803      	ldr	r0, [sp, #12]
 800c630:	f000 f9e0 	bl	800c9f4 <__multadd>
 800c634:	9b04      	ldr	r3, [sp, #16]
 800c636:	9005      	str	r0, [sp, #20]
 800c638:	429f      	cmp	r7, r3
 800c63a:	d109      	bne.n	800c650 <_dtoa_r+0xb18>
 800c63c:	0039      	movs	r1, r7
 800c63e:	2300      	movs	r3, #0
 800c640:	220a      	movs	r2, #10
 800c642:	9803      	ldr	r0, [sp, #12]
 800c644:	f000 f9d6 	bl	800c9f4 <__multadd>
 800c648:	0007      	movs	r7, r0
 800c64a:	9004      	str	r0, [sp, #16]
 800c64c:	9406      	str	r4, [sp, #24]
 800c64e:	e778      	b.n	800c542 <_dtoa_r+0xa0a>
 800c650:	0039      	movs	r1, r7
 800c652:	2300      	movs	r3, #0
 800c654:	220a      	movs	r2, #10
 800c656:	9803      	ldr	r0, [sp, #12]
 800c658:	f000 f9cc 	bl	800c9f4 <__multadd>
 800c65c:	2300      	movs	r3, #0
 800c65e:	0007      	movs	r7, r0
 800c660:	220a      	movs	r2, #10
 800c662:	9904      	ldr	r1, [sp, #16]
 800c664:	9803      	ldr	r0, [sp, #12]
 800c666:	f000 f9c5 	bl	800c9f4 <__multadd>
 800c66a:	9004      	str	r0, [sp, #16]
 800c66c:	e7ee      	b.n	800c64c <_dtoa_r+0xb14>
 800c66e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c670:	2401      	movs	r4, #1
 800c672:	2b00      	cmp	r3, #0
 800c674:	dd00      	ble.n	800c678 <_dtoa_r+0xb40>
 800c676:	001c      	movs	r4, r3
 800c678:	9704      	str	r7, [sp, #16]
 800c67a:	2700      	movs	r7, #0
 800c67c:	9b08      	ldr	r3, [sp, #32]
 800c67e:	191c      	adds	r4, r3, r4
 800c680:	9905      	ldr	r1, [sp, #20]
 800c682:	2201      	movs	r2, #1
 800c684:	9803      	ldr	r0, [sp, #12]
 800c686:	f000 fb67 	bl	800cd58 <__lshift>
 800c68a:	0031      	movs	r1, r6
 800c68c:	9005      	str	r0, [sp, #20]
 800c68e:	f000 fbcf 	bl	800ce30 <__mcmp>
 800c692:	2800      	cmp	r0, #0
 800c694:	dcb2      	bgt.n	800c5fc <_dtoa_r+0xac4>
 800c696:	d101      	bne.n	800c69c <_dtoa_r+0xb64>
 800c698:	07ed      	lsls	r5, r5, #31
 800c69a:	d4af      	bmi.n	800c5fc <_dtoa_r+0xac4>
 800c69c:	0023      	movs	r3, r4
 800c69e:	001c      	movs	r4, r3
 800c6a0:	3b01      	subs	r3, #1
 800c6a2:	781a      	ldrb	r2, [r3, #0]
 800c6a4:	2a30      	cmp	r2, #48	@ 0x30
 800c6a6:	d0fa      	beq.n	800c69e <_dtoa_r+0xb66>
 800c6a8:	e4b0      	b.n	800c00c <_dtoa_r+0x4d4>
 800c6aa:	9a08      	ldr	r2, [sp, #32]
 800c6ac:	429a      	cmp	r2, r3
 800c6ae:	d1a6      	bne.n	800c5fe <_dtoa_r+0xac6>
 800c6b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c6b2:	3301      	adds	r3, #1
 800c6b4:	930c      	str	r3, [sp, #48]	@ 0x30
 800c6b6:	2331      	movs	r3, #49	@ 0x31
 800c6b8:	7013      	strb	r3, [r2, #0]
 800c6ba:	e4a7      	b.n	800c00c <_dtoa_r+0x4d4>
 800c6bc:	4b14      	ldr	r3, [pc, #80]	@ (800c710 <_dtoa_r+0xbd8>)
 800c6be:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c6c0:	9308      	str	r3, [sp, #32]
 800c6c2:	4b14      	ldr	r3, [pc, #80]	@ (800c714 <_dtoa_r+0xbdc>)
 800c6c4:	2a00      	cmp	r2, #0
 800c6c6:	d001      	beq.n	800c6cc <_dtoa_r+0xb94>
 800c6c8:	f7ff fa7e 	bl	800bbc8 <_dtoa_r+0x90>
 800c6cc:	f7ff fa7e 	bl	800bbcc <_dtoa_r+0x94>
 800c6d0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c6d2:	2b01      	cmp	r3, #1
 800c6d4:	dc00      	bgt.n	800c6d8 <_dtoa_r+0xba0>
 800c6d6:	e648      	b.n	800c36a <_dtoa_r+0x832>
 800c6d8:	2001      	movs	r0, #1
 800c6da:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800c6dc:	e665      	b.n	800c3aa <_dtoa_r+0x872>
 800c6de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	dc00      	bgt.n	800c6e6 <_dtoa_r+0xbae>
 800c6e4:	e6a9      	b.n	800c43a <_dtoa_r+0x902>
 800c6e6:	2400      	movs	r4, #0
 800c6e8:	0031      	movs	r1, r6
 800c6ea:	9805      	ldr	r0, [sp, #20]
 800c6ec:	f7ff f99e 	bl	800ba2c <quorem>
 800c6f0:	9b08      	ldr	r3, [sp, #32]
 800c6f2:	3030      	adds	r0, #48	@ 0x30
 800c6f4:	5518      	strb	r0, [r3, r4]
 800c6f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6f8:	3401      	adds	r4, #1
 800c6fa:	0005      	movs	r5, r0
 800c6fc:	42a3      	cmp	r3, r4
 800c6fe:	ddb6      	ble.n	800c66e <_dtoa_r+0xb36>
 800c700:	2300      	movs	r3, #0
 800c702:	220a      	movs	r2, #10
 800c704:	9905      	ldr	r1, [sp, #20]
 800c706:	9803      	ldr	r0, [sp, #12]
 800c708:	f000 f974 	bl	800c9f4 <__multadd>
 800c70c:	9005      	str	r0, [sp, #20]
 800c70e:	e7eb      	b.n	800c6e8 <_dtoa_r+0xbb0>
 800c710:	0800df40 	.word	0x0800df40
 800c714:	0800df48 	.word	0x0800df48

0800c718 <_free_r>:
 800c718:	b570      	push	{r4, r5, r6, lr}
 800c71a:	0005      	movs	r5, r0
 800c71c:	1e0c      	subs	r4, r1, #0
 800c71e:	d010      	beq.n	800c742 <_free_r+0x2a>
 800c720:	3c04      	subs	r4, #4
 800c722:	6823      	ldr	r3, [r4, #0]
 800c724:	2b00      	cmp	r3, #0
 800c726:	da00      	bge.n	800c72a <_free_r+0x12>
 800c728:	18e4      	adds	r4, r4, r3
 800c72a:	0028      	movs	r0, r5
 800c72c:	f000 f8ea 	bl	800c904 <__malloc_lock>
 800c730:	4a1d      	ldr	r2, [pc, #116]	@ (800c7a8 <_free_r+0x90>)
 800c732:	6813      	ldr	r3, [r2, #0]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d105      	bne.n	800c744 <_free_r+0x2c>
 800c738:	6063      	str	r3, [r4, #4]
 800c73a:	6014      	str	r4, [r2, #0]
 800c73c:	0028      	movs	r0, r5
 800c73e:	f000 f8e9 	bl	800c914 <__malloc_unlock>
 800c742:	bd70      	pop	{r4, r5, r6, pc}
 800c744:	42a3      	cmp	r3, r4
 800c746:	d908      	bls.n	800c75a <_free_r+0x42>
 800c748:	6820      	ldr	r0, [r4, #0]
 800c74a:	1821      	adds	r1, r4, r0
 800c74c:	428b      	cmp	r3, r1
 800c74e:	d1f3      	bne.n	800c738 <_free_r+0x20>
 800c750:	6819      	ldr	r1, [r3, #0]
 800c752:	685b      	ldr	r3, [r3, #4]
 800c754:	1809      	adds	r1, r1, r0
 800c756:	6021      	str	r1, [r4, #0]
 800c758:	e7ee      	b.n	800c738 <_free_r+0x20>
 800c75a:	001a      	movs	r2, r3
 800c75c:	685b      	ldr	r3, [r3, #4]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d001      	beq.n	800c766 <_free_r+0x4e>
 800c762:	42a3      	cmp	r3, r4
 800c764:	d9f9      	bls.n	800c75a <_free_r+0x42>
 800c766:	6811      	ldr	r1, [r2, #0]
 800c768:	1850      	adds	r0, r2, r1
 800c76a:	42a0      	cmp	r0, r4
 800c76c:	d10b      	bne.n	800c786 <_free_r+0x6e>
 800c76e:	6820      	ldr	r0, [r4, #0]
 800c770:	1809      	adds	r1, r1, r0
 800c772:	1850      	adds	r0, r2, r1
 800c774:	6011      	str	r1, [r2, #0]
 800c776:	4283      	cmp	r3, r0
 800c778:	d1e0      	bne.n	800c73c <_free_r+0x24>
 800c77a:	6818      	ldr	r0, [r3, #0]
 800c77c:	685b      	ldr	r3, [r3, #4]
 800c77e:	1841      	adds	r1, r0, r1
 800c780:	6011      	str	r1, [r2, #0]
 800c782:	6053      	str	r3, [r2, #4]
 800c784:	e7da      	b.n	800c73c <_free_r+0x24>
 800c786:	42a0      	cmp	r0, r4
 800c788:	d902      	bls.n	800c790 <_free_r+0x78>
 800c78a:	230c      	movs	r3, #12
 800c78c:	602b      	str	r3, [r5, #0]
 800c78e:	e7d5      	b.n	800c73c <_free_r+0x24>
 800c790:	6820      	ldr	r0, [r4, #0]
 800c792:	1821      	adds	r1, r4, r0
 800c794:	428b      	cmp	r3, r1
 800c796:	d103      	bne.n	800c7a0 <_free_r+0x88>
 800c798:	6819      	ldr	r1, [r3, #0]
 800c79a:	685b      	ldr	r3, [r3, #4]
 800c79c:	1809      	adds	r1, r1, r0
 800c79e:	6021      	str	r1, [r4, #0]
 800c7a0:	6063      	str	r3, [r4, #4]
 800c7a2:	6054      	str	r4, [r2, #4]
 800c7a4:	e7ca      	b.n	800c73c <_free_r+0x24>
 800c7a6:	46c0      	nop			@ (mov r8, r8)
 800c7a8:	2000075c 	.word	0x2000075c

0800c7ac <malloc>:
 800c7ac:	b510      	push	{r4, lr}
 800c7ae:	4b03      	ldr	r3, [pc, #12]	@ (800c7bc <malloc+0x10>)
 800c7b0:	0001      	movs	r1, r0
 800c7b2:	6818      	ldr	r0, [r3, #0]
 800c7b4:	f000 f826 	bl	800c804 <_malloc_r>
 800c7b8:	bd10      	pop	{r4, pc}
 800c7ba:	46c0      	nop			@ (mov r8, r8)
 800c7bc:	20000028 	.word	0x20000028

0800c7c0 <sbrk_aligned>:
 800c7c0:	b570      	push	{r4, r5, r6, lr}
 800c7c2:	4e0f      	ldr	r6, [pc, #60]	@ (800c800 <sbrk_aligned+0x40>)
 800c7c4:	000d      	movs	r5, r1
 800c7c6:	6831      	ldr	r1, [r6, #0]
 800c7c8:	0004      	movs	r4, r0
 800c7ca:	2900      	cmp	r1, #0
 800c7cc:	d102      	bne.n	800c7d4 <sbrk_aligned+0x14>
 800c7ce:	f000 fe67 	bl	800d4a0 <_sbrk_r>
 800c7d2:	6030      	str	r0, [r6, #0]
 800c7d4:	0029      	movs	r1, r5
 800c7d6:	0020      	movs	r0, r4
 800c7d8:	f000 fe62 	bl	800d4a0 <_sbrk_r>
 800c7dc:	1c43      	adds	r3, r0, #1
 800c7de:	d103      	bne.n	800c7e8 <sbrk_aligned+0x28>
 800c7e0:	2501      	movs	r5, #1
 800c7e2:	426d      	negs	r5, r5
 800c7e4:	0028      	movs	r0, r5
 800c7e6:	bd70      	pop	{r4, r5, r6, pc}
 800c7e8:	2303      	movs	r3, #3
 800c7ea:	1cc5      	adds	r5, r0, #3
 800c7ec:	439d      	bics	r5, r3
 800c7ee:	42a8      	cmp	r0, r5
 800c7f0:	d0f8      	beq.n	800c7e4 <sbrk_aligned+0x24>
 800c7f2:	1a29      	subs	r1, r5, r0
 800c7f4:	0020      	movs	r0, r4
 800c7f6:	f000 fe53 	bl	800d4a0 <_sbrk_r>
 800c7fa:	3001      	adds	r0, #1
 800c7fc:	d1f2      	bne.n	800c7e4 <sbrk_aligned+0x24>
 800c7fe:	e7ef      	b.n	800c7e0 <sbrk_aligned+0x20>
 800c800:	20000758 	.word	0x20000758

0800c804 <_malloc_r>:
 800c804:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c806:	2203      	movs	r2, #3
 800c808:	1ccb      	adds	r3, r1, #3
 800c80a:	4393      	bics	r3, r2
 800c80c:	3308      	adds	r3, #8
 800c80e:	0005      	movs	r5, r0
 800c810:	001f      	movs	r7, r3
 800c812:	2b0c      	cmp	r3, #12
 800c814:	d234      	bcs.n	800c880 <_malloc_r+0x7c>
 800c816:	270c      	movs	r7, #12
 800c818:	42b9      	cmp	r1, r7
 800c81a:	d833      	bhi.n	800c884 <_malloc_r+0x80>
 800c81c:	0028      	movs	r0, r5
 800c81e:	f000 f871 	bl	800c904 <__malloc_lock>
 800c822:	4e37      	ldr	r6, [pc, #220]	@ (800c900 <_malloc_r+0xfc>)
 800c824:	6833      	ldr	r3, [r6, #0]
 800c826:	001c      	movs	r4, r3
 800c828:	2c00      	cmp	r4, #0
 800c82a:	d12f      	bne.n	800c88c <_malloc_r+0x88>
 800c82c:	0039      	movs	r1, r7
 800c82e:	0028      	movs	r0, r5
 800c830:	f7ff ffc6 	bl	800c7c0 <sbrk_aligned>
 800c834:	0004      	movs	r4, r0
 800c836:	1c43      	adds	r3, r0, #1
 800c838:	d15f      	bne.n	800c8fa <_malloc_r+0xf6>
 800c83a:	6834      	ldr	r4, [r6, #0]
 800c83c:	9400      	str	r4, [sp, #0]
 800c83e:	9b00      	ldr	r3, [sp, #0]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d14a      	bne.n	800c8da <_malloc_r+0xd6>
 800c844:	2c00      	cmp	r4, #0
 800c846:	d052      	beq.n	800c8ee <_malloc_r+0xea>
 800c848:	6823      	ldr	r3, [r4, #0]
 800c84a:	0028      	movs	r0, r5
 800c84c:	18e3      	adds	r3, r4, r3
 800c84e:	9900      	ldr	r1, [sp, #0]
 800c850:	9301      	str	r3, [sp, #4]
 800c852:	f000 fe25 	bl	800d4a0 <_sbrk_r>
 800c856:	9b01      	ldr	r3, [sp, #4]
 800c858:	4283      	cmp	r3, r0
 800c85a:	d148      	bne.n	800c8ee <_malloc_r+0xea>
 800c85c:	6823      	ldr	r3, [r4, #0]
 800c85e:	0028      	movs	r0, r5
 800c860:	1aff      	subs	r7, r7, r3
 800c862:	0039      	movs	r1, r7
 800c864:	f7ff ffac 	bl	800c7c0 <sbrk_aligned>
 800c868:	3001      	adds	r0, #1
 800c86a:	d040      	beq.n	800c8ee <_malloc_r+0xea>
 800c86c:	6823      	ldr	r3, [r4, #0]
 800c86e:	19db      	adds	r3, r3, r7
 800c870:	6023      	str	r3, [r4, #0]
 800c872:	6833      	ldr	r3, [r6, #0]
 800c874:	685a      	ldr	r2, [r3, #4]
 800c876:	2a00      	cmp	r2, #0
 800c878:	d133      	bne.n	800c8e2 <_malloc_r+0xde>
 800c87a:	9b00      	ldr	r3, [sp, #0]
 800c87c:	6033      	str	r3, [r6, #0]
 800c87e:	e019      	b.n	800c8b4 <_malloc_r+0xb0>
 800c880:	2b00      	cmp	r3, #0
 800c882:	dac9      	bge.n	800c818 <_malloc_r+0x14>
 800c884:	230c      	movs	r3, #12
 800c886:	602b      	str	r3, [r5, #0]
 800c888:	2000      	movs	r0, #0
 800c88a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c88c:	6821      	ldr	r1, [r4, #0]
 800c88e:	1bc9      	subs	r1, r1, r7
 800c890:	d420      	bmi.n	800c8d4 <_malloc_r+0xd0>
 800c892:	290b      	cmp	r1, #11
 800c894:	d90a      	bls.n	800c8ac <_malloc_r+0xa8>
 800c896:	19e2      	adds	r2, r4, r7
 800c898:	6027      	str	r7, [r4, #0]
 800c89a:	42a3      	cmp	r3, r4
 800c89c:	d104      	bne.n	800c8a8 <_malloc_r+0xa4>
 800c89e:	6032      	str	r2, [r6, #0]
 800c8a0:	6863      	ldr	r3, [r4, #4]
 800c8a2:	6011      	str	r1, [r2, #0]
 800c8a4:	6053      	str	r3, [r2, #4]
 800c8a6:	e005      	b.n	800c8b4 <_malloc_r+0xb0>
 800c8a8:	605a      	str	r2, [r3, #4]
 800c8aa:	e7f9      	b.n	800c8a0 <_malloc_r+0x9c>
 800c8ac:	6862      	ldr	r2, [r4, #4]
 800c8ae:	42a3      	cmp	r3, r4
 800c8b0:	d10e      	bne.n	800c8d0 <_malloc_r+0xcc>
 800c8b2:	6032      	str	r2, [r6, #0]
 800c8b4:	0028      	movs	r0, r5
 800c8b6:	f000 f82d 	bl	800c914 <__malloc_unlock>
 800c8ba:	0020      	movs	r0, r4
 800c8bc:	2207      	movs	r2, #7
 800c8be:	300b      	adds	r0, #11
 800c8c0:	1d23      	adds	r3, r4, #4
 800c8c2:	4390      	bics	r0, r2
 800c8c4:	1ac2      	subs	r2, r0, r3
 800c8c6:	4298      	cmp	r0, r3
 800c8c8:	d0df      	beq.n	800c88a <_malloc_r+0x86>
 800c8ca:	1a1b      	subs	r3, r3, r0
 800c8cc:	50a3      	str	r3, [r4, r2]
 800c8ce:	e7dc      	b.n	800c88a <_malloc_r+0x86>
 800c8d0:	605a      	str	r2, [r3, #4]
 800c8d2:	e7ef      	b.n	800c8b4 <_malloc_r+0xb0>
 800c8d4:	0023      	movs	r3, r4
 800c8d6:	6864      	ldr	r4, [r4, #4]
 800c8d8:	e7a6      	b.n	800c828 <_malloc_r+0x24>
 800c8da:	9c00      	ldr	r4, [sp, #0]
 800c8dc:	6863      	ldr	r3, [r4, #4]
 800c8de:	9300      	str	r3, [sp, #0]
 800c8e0:	e7ad      	b.n	800c83e <_malloc_r+0x3a>
 800c8e2:	001a      	movs	r2, r3
 800c8e4:	685b      	ldr	r3, [r3, #4]
 800c8e6:	42a3      	cmp	r3, r4
 800c8e8:	d1fb      	bne.n	800c8e2 <_malloc_r+0xde>
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	e7da      	b.n	800c8a4 <_malloc_r+0xa0>
 800c8ee:	230c      	movs	r3, #12
 800c8f0:	0028      	movs	r0, r5
 800c8f2:	602b      	str	r3, [r5, #0]
 800c8f4:	f000 f80e 	bl	800c914 <__malloc_unlock>
 800c8f8:	e7c6      	b.n	800c888 <_malloc_r+0x84>
 800c8fa:	6007      	str	r7, [r0, #0]
 800c8fc:	e7da      	b.n	800c8b4 <_malloc_r+0xb0>
 800c8fe:	46c0      	nop			@ (mov r8, r8)
 800c900:	2000075c 	.word	0x2000075c

0800c904 <__malloc_lock>:
 800c904:	b510      	push	{r4, lr}
 800c906:	4802      	ldr	r0, [pc, #8]	@ (800c910 <__malloc_lock+0xc>)
 800c908:	f7ff f87b 	bl	800ba02 <__retarget_lock_acquire_recursive>
 800c90c:	bd10      	pop	{r4, pc}
 800c90e:	46c0      	nop			@ (mov r8, r8)
 800c910:	20000754 	.word	0x20000754

0800c914 <__malloc_unlock>:
 800c914:	b510      	push	{r4, lr}
 800c916:	4802      	ldr	r0, [pc, #8]	@ (800c920 <__malloc_unlock+0xc>)
 800c918:	f7ff f874 	bl	800ba04 <__retarget_lock_release_recursive>
 800c91c:	bd10      	pop	{r4, pc}
 800c91e:	46c0      	nop			@ (mov r8, r8)
 800c920:	20000754 	.word	0x20000754

0800c924 <_Balloc>:
 800c924:	b570      	push	{r4, r5, r6, lr}
 800c926:	69c5      	ldr	r5, [r0, #28]
 800c928:	0006      	movs	r6, r0
 800c92a:	000c      	movs	r4, r1
 800c92c:	2d00      	cmp	r5, #0
 800c92e:	d10e      	bne.n	800c94e <_Balloc+0x2a>
 800c930:	2010      	movs	r0, #16
 800c932:	f7ff ff3b 	bl	800c7ac <malloc>
 800c936:	1e02      	subs	r2, r0, #0
 800c938:	61f0      	str	r0, [r6, #28]
 800c93a:	d104      	bne.n	800c946 <_Balloc+0x22>
 800c93c:	216b      	movs	r1, #107	@ 0x6b
 800c93e:	4b19      	ldr	r3, [pc, #100]	@ (800c9a4 <_Balloc+0x80>)
 800c940:	4819      	ldr	r0, [pc, #100]	@ (800c9a8 <_Balloc+0x84>)
 800c942:	f000 fdc9 	bl	800d4d8 <__assert_func>
 800c946:	6045      	str	r5, [r0, #4]
 800c948:	6085      	str	r5, [r0, #8]
 800c94a:	6005      	str	r5, [r0, #0]
 800c94c:	60c5      	str	r5, [r0, #12]
 800c94e:	69f5      	ldr	r5, [r6, #28]
 800c950:	68eb      	ldr	r3, [r5, #12]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d013      	beq.n	800c97e <_Balloc+0x5a>
 800c956:	69f3      	ldr	r3, [r6, #28]
 800c958:	00a2      	lsls	r2, r4, #2
 800c95a:	68db      	ldr	r3, [r3, #12]
 800c95c:	189b      	adds	r3, r3, r2
 800c95e:	6818      	ldr	r0, [r3, #0]
 800c960:	2800      	cmp	r0, #0
 800c962:	d118      	bne.n	800c996 <_Balloc+0x72>
 800c964:	2101      	movs	r1, #1
 800c966:	000d      	movs	r5, r1
 800c968:	40a5      	lsls	r5, r4
 800c96a:	1d6a      	adds	r2, r5, #5
 800c96c:	0030      	movs	r0, r6
 800c96e:	0092      	lsls	r2, r2, #2
 800c970:	f000 fdd0 	bl	800d514 <_calloc_r>
 800c974:	2800      	cmp	r0, #0
 800c976:	d00c      	beq.n	800c992 <_Balloc+0x6e>
 800c978:	6044      	str	r4, [r0, #4]
 800c97a:	6085      	str	r5, [r0, #8]
 800c97c:	e00d      	b.n	800c99a <_Balloc+0x76>
 800c97e:	2221      	movs	r2, #33	@ 0x21
 800c980:	2104      	movs	r1, #4
 800c982:	0030      	movs	r0, r6
 800c984:	f000 fdc6 	bl	800d514 <_calloc_r>
 800c988:	69f3      	ldr	r3, [r6, #28]
 800c98a:	60e8      	str	r0, [r5, #12]
 800c98c:	68db      	ldr	r3, [r3, #12]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d1e1      	bne.n	800c956 <_Balloc+0x32>
 800c992:	2000      	movs	r0, #0
 800c994:	bd70      	pop	{r4, r5, r6, pc}
 800c996:	6802      	ldr	r2, [r0, #0]
 800c998:	601a      	str	r2, [r3, #0]
 800c99a:	2300      	movs	r3, #0
 800c99c:	6103      	str	r3, [r0, #16]
 800c99e:	60c3      	str	r3, [r0, #12]
 800c9a0:	e7f8      	b.n	800c994 <_Balloc+0x70>
 800c9a2:	46c0      	nop			@ (mov r8, r8)
 800c9a4:	0800df4d 	.word	0x0800df4d
 800c9a8:	0800dfcd 	.word	0x0800dfcd

0800c9ac <_Bfree>:
 800c9ac:	b570      	push	{r4, r5, r6, lr}
 800c9ae:	69c6      	ldr	r6, [r0, #28]
 800c9b0:	0005      	movs	r5, r0
 800c9b2:	000c      	movs	r4, r1
 800c9b4:	2e00      	cmp	r6, #0
 800c9b6:	d10e      	bne.n	800c9d6 <_Bfree+0x2a>
 800c9b8:	2010      	movs	r0, #16
 800c9ba:	f7ff fef7 	bl	800c7ac <malloc>
 800c9be:	1e02      	subs	r2, r0, #0
 800c9c0:	61e8      	str	r0, [r5, #28]
 800c9c2:	d104      	bne.n	800c9ce <_Bfree+0x22>
 800c9c4:	218f      	movs	r1, #143	@ 0x8f
 800c9c6:	4b09      	ldr	r3, [pc, #36]	@ (800c9ec <_Bfree+0x40>)
 800c9c8:	4809      	ldr	r0, [pc, #36]	@ (800c9f0 <_Bfree+0x44>)
 800c9ca:	f000 fd85 	bl	800d4d8 <__assert_func>
 800c9ce:	6046      	str	r6, [r0, #4]
 800c9d0:	6086      	str	r6, [r0, #8]
 800c9d2:	6006      	str	r6, [r0, #0]
 800c9d4:	60c6      	str	r6, [r0, #12]
 800c9d6:	2c00      	cmp	r4, #0
 800c9d8:	d007      	beq.n	800c9ea <_Bfree+0x3e>
 800c9da:	69eb      	ldr	r3, [r5, #28]
 800c9dc:	6862      	ldr	r2, [r4, #4]
 800c9de:	68db      	ldr	r3, [r3, #12]
 800c9e0:	0092      	lsls	r2, r2, #2
 800c9e2:	189b      	adds	r3, r3, r2
 800c9e4:	681a      	ldr	r2, [r3, #0]
 800c9e6:	6022      	str	r2, [r4, #0]
 800c9e8:	601c      	str	r4, [r3, #0]
 800c9ea:	bd70      	pop	{r4, r5, r6, pc}
 800c9ec:	0800df4d 	.word	0x0800df4d
 800c9f0:	0800dfcd 	.word	0x0800dfcd

0800c9f4 <__multadd>:
 800c9f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c9f6:	000f      	movs	r7, r1
 800c9f8:	9001      	str	r0, [sp, #4]
 800c9fa:	000c      	movs	r4, r1
 800c9fc:	001e      	movs	r6, r3
 800c9fe:	2000      	movs	r0, #0
 800ca00:	690d      	ldr	r5, [r1, #16]
 800ca02:	3714      	adds	r7, #20
 800ca04:	683b      	ldr	r3, [r7, #0]
 800ca06:	3001      	adds	r0, #1
 800ca08:	b299      	uxth	r1, r3
 800ca0a:	4351      	muls	r1, r2
 800ca0c:	0c1b      	lsrs	r3, r3, #16
 800ca0e:	4353      	muls	r3, r2
 800ca10:	1989      	adds	r1, r1, r6
 800ca12:	0c0e      	lsrs	r6, r1, #16
 800ca14:	199b      	adds	r3, r3, r6
 800ca16:	0c1e      	lsrs	r6, r3, #16
 800ca18:	b289      	uxth	r1, r1
 800ca1a:	041b      	lsls	r3, r3, #16
 800ca1c:	185b      	adds	r3, r3, r1
 800ca1e:	c708      	stmia	r7!, {r3}
 800ca20:	4285      	cmp	r5, r0
 800ca22:	dcef      	bgt.n	800ca04 <__multadd+0x10>
 800ca24:	2e00      	cmp	r6, #0
 800ca26:	d022      	beq.n	800ca6e <__multadd+0x7a>
 800ca28:	68a3      	ldr	r3, [r4, #8]
 800ca2a:	42ab      	cmp	r3, r5
 800ca2c:	dc19      	bgt.n	800ca62 <__multadd+0x6e>
 800ca2e:	6861      	ldr	r1, [r4, #4]
 800ca30:	9801      	ldr	r0, [sp, #4]
 800ca32:	3101      	adds	r1, #1
 800ca34:	f7ff ff76 	bl	800c924 <_Balloc>
 800ca38:	1e07      	subs	r7, r0, #0
 800ca3a:	d105      	bne.n	800ca48 <__multadd+0x54>
 800ca3c:	003a      	movs	r2, r7
 800ca3e:	21ba      	movs	r1, #186	@ 0xba
 800ca40:	4b0c      	ldr	r3, [pc, #48]	@ (800ca74 <__multadd+0x80>)
 800ca42:	480d      	ldr	r0, [pc, #52]	@ (800ca78 <__multadd+0x84>)
 800ca44:	f000 fd48 	bl	800d4d8 <__assert_func>
 800ca48:	0021      	movs	r1, r4
 800ca4a:	6922      	ldr	r2, [r4, #16]
 800ca4c:	310c      	adds	r1, #12
 800ca4e:	3202      	adds	r2, #2
 800ca50:	0092      	lsls	r2, r2, #2
 800ca52:	300c      	adds	r0, #12
 800ca54:	f000 fd36 	bl	800d4c4 <memcpy>
 800ca58:	0021      	movs	r1, r4
 800ca5a:	9801      	ldr	r0, [sp, #4]
 800ca5c:	f7ff ffa6 	bl	800c9ac <_Bfree>
 800ca60:	003c      	movs	r4, r7
 800ca62:	1d2b      	adds	r3, r5, #4
 800ca64:	009b      	lsls	r3, r3, #2
 800ca66:	18e3      	adds	r3, r4, r3
 800ca68:	3501      	adds	r5, #1
 800ca6a:	605e      	str	r6, [r3, #4]
 800ca6c:	6125      	str	r5, [r4, #16]
 800ca6e:	0020      	movs	r0, r4
 800ca70:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ca72:	46c0      	nop			@ (mov r8, r8)
 800ca74:	0800dfbc 	.word	0x0800dfbc
 800ca78:	0800dfcd 	.word	0x0800dfcd

0800ca7c <__hi0bits>:
 800ca7c:	2280      	movs	r2, #128	@ 0x80
 800ca7e:	0003      	movs	r3, r0
 800ca80:	0252      	lsls	r2, r2, #9
 800ca82:	2000      	movs	r0, #0
 800ca84:	4293      	cmp	r3, r2
 800ca86:	d201      	bcs.n	800ca8c <__hi0bits+0x10>
 800ca88:	041b      	lsls	r3, r3, #16
 800ca8a:	3010      	adds	r0, #16
 800ca8c:	2280      	movs	r2, #128	@ 0x80
 800ca8e:	0452      	lsls	r2, r2, #17
 800ca90:	4293      	cmp	r3, r2
 800ca92:	d201      	bcs.n	800ca98 <__hi0bits+0x1c>
 800ca94:	3008      	adds	r0, #8
 800ca96:	021b      	lsls	r3, r3, #8
 800ca98:	2280      	movs	r2, #128	@ 0x80
 800ca9a:	0552      	lsls	r2, r2, #21
 800ca9c:	4293      	cmp	r3, r2
 800ca9e:	d201      	bcs.n	800caa4 <__hi0bits+0x28>
 800caa0:	3004      	adds	r0, #4
 800caa2:	011b      	lsls	r3, r3, #4
 800caa4:	2280      	movs	r2, #128	@ 0x80
 800caa6:	05d2      	lsls	r2, r2, #23
 800caa8:	4293      	cmp	r3, r2
 800caaa:	d201      	bcs.n	800cab0 <__hi0bits+0x34>
 800caac:	3002      	adds	r0, #2
 800caae:	009b      	lsls	r3, r3, #2
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	db03      	blt.n	800cabc <__hi0bits+0x40>
 800cab4:	3001      	adds	r0, #1
 800cab6:	4213      	tst	r3, r2
 800cab8:	d100      	bne.n	800cabc <__hi0bits+0x40>
 800caba:	2020      	movs	r0, #32
 800cabc:	4770      	bx	lr

0800cabe <__lo0bits>:
 800cabe:	6803      	ldr	r3, [r0, #0]
 800cac0:	0001      	movs	r1, r0
 800cac2:	2207      	movs	r2, #7
 800cac4:	0018      	movs	r0, r3
 800cac6:	4010      	ands	r0, r2
 800cac8:	4213      	tst	r3, r2
 800caca:	d00d      	beq.n	800cae8 <__lo0bits+0x2a>
 800cacc:	3a06      	subs	r2, #6
 800cace:	2000      	movs	r0, #0
 800cad0:	4213      	tst	r3, r2
 800cad2:	d105      	bne.n	800cae0 <__lo0bits+0x22>
 800cad4:	3002      	adds	r0, #2
 800cad6:	4203      	tst	r3, r0
 800cad8:	d003      	beq.n	800cae2 <__lo0bits+0x24>
 800cada:	40d3      	lsrs	r3, r2
 800cadc:	0010      	movs	r0, r2
 800cade:	600b      	str	r3, [r1, #0]
 800cae0:	4770      	bx	lr
 800cae2:	089b      	lsrs	r3, r3, #2
 800cae4:	600b      	str	r3, [r1, #0]
 800cae6:	e7fb      	b.n	800cae0 <__lo0bits+0x22>
 800cae8:	b29a      	uxth	r2, r3
 800caea:	2a00      	cmp	r2, #0
 800caec:	d101      	bne.n	800caf2 <__lo0bits+0x34>
 800caee:	2010      	movs	r0, #16
 800caf0:	0c1b      	lsrs	r3, r3, #16
 800caf2:	b2da      	uxtb	r2, r3
 800caf4:	2a00      	cmp	r2, #0
 800caf6:	d101      	bne.n	800cafc <__lo0bits+0x3e>
 800caf8:	3008      	adds	r0, #8
 800cafa:	0a1b      	lsrs	r3, r3, #8
 800cafc:	071a      	lsls	r2, r3, #28
 800cafe:	d101      	bne.n	800cb04 <__lo0bits+0x46>
 800cb00:	3004      	adds	r0, #4
 800cb02:	091b      	lsrs	r3, r3, #4
 800cb04:	079a      	lsls	r2, r3, #30
 800cb06:	d101      	bne.n	800cb0c <__lo0bits+0x4e>
 800cb08:	3002      	adds	r0, #2
 800cb0a:	089b      	lsrs	r3, r3, #2
 800cb0c:	07da      	lsls	r2, r3, #31
 800cb0e:	d4e9      	bmi.n	800cae4 <__lo0bits+0x26>
 800cb10:	3001      	adds	r0, #1
 800cb12:	085b      	lsrs	r3, r3, #1
 800cb14:	d1e6      	bne.n	800cae4 <__lo0bits+0x26>
 800cb16:	2020      	movs	r0, #32
 800cb18:	e7e2      	b.n	800cae0 <__lo0bits+0x22>
	...

0800cb1c <__i2b>:
 800cb1c:	b510      	push	{r4, lr}
 800cb1e:	000c      	movs	r4, r1
 800cb20:	2101      	movs	r1, #1
 800cb22:	f7ff feff 	bl	800c924 <_Balloc>
 800cb26:	2800      	cmp	r0, #0
 800cb28:	d107      	bne.n	800cb3a <__i2b+0x1e>
 800cb2a:	2146      	movs	r1, #70	@ 0x46
 800cb2c:	4c05      	ldr	r4, [pc, #20]	@ (800cb44 <__i2b+0x28>)
 800cb2e:	0002      	movs	r2, r0
 800cb30:	4b05      	ldr	r3, [pc, #20]	@ (800cb48 <__i2b+0x2c>)
 800cb32:	0020      	movs	r0, r4
 800cb34:	31ff      	adds	r1, #255	@ 0xff
 800cb36:	f000 fccf 	bl	800d4d8 <__assert_func>
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	6144      	str	r4, [r0, #20]
 800cb3e:	6103      	str	r3, [r0, #16]
 800cb40:	bd10      	pop	{r4, pc}
 800cb42:	46c0      	nop			@ (mov r8, r8)
 800cb44:	0800dfcd 	.word	0x0800dfcd
 800cb48:	0800dfbc 	.word	0x0800dfbc

0800cb4c <__multiply>:
 800cb4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb4e:	0014      	movs	r4, r2
 800cb50:	690a      	ldr	r2, [r1, #16]
 800cb52:	6923      	ldr	r3, [r4, #16]
 800cb54:	000d      	movs	r5, r1
 800cb56:	b089      	sub	sp, #36	@ 0x24
 800cb58:	429a      	cmp	r2, r3
 800cb5a:	db02      	blt.n	800cb62 <__multiply+0x16>
 800cb5c:	0023      	movs	r3, r4
 800cb5e:	000c      	movs	r4, r1
 800cb60:	001d      	movs	r5, r3
 800cb62:	6927      	ldr	r7, [r4, #16]
 800cb64:	692e      	ldr	r6, [r5, #16]
 800cb66:	6861      	ldr	r1, [r4, #4]
 800cb68:	19bb      	adds	r3, r7, r6
 800cb6a:	9300      	str	r3, [sp, #0]
 800cb6c:	68a3      	ldr	r3, [r4, #8]
 800cb6e:	19ba      	adds	r2, r7, r6
 800cb70:	4293      	cmp	r3, r2
 800cb72:	da00      	bge.n	800cb76 <__multiply+0x2a>
 800cb74:	3101      	adds	r1, #1
 800cb76:	f7ff fed5 	bl	800c924 <_Balloc>
 800cb7a:	4684      	mov	ip, r0
 800cb7c:	2800      	cmp	r0, #0
 800cb7e:	d106      	bne.n	800cb8e <__multiply+0x42>
 800cb80:	21b1      	movs	r1, #177	@ 0xb1
 800cb82:	4662      	mov	r2, ip
 800cb84:	4b44      	ldr	r3, [pc, #272]	@ (800cc98 <__multiply+0x14c>)
 800cb86:	4845      	ldr	r0, [pc, #276]	@ (800cc9c <__multiply+0x150>)
 800cb88:	0049      	lsls	r1, r1, #1
 800cb8a:	f000 fca5 	bl	800d4d8 <__assert_func>
 800cb8e:	0002      	movs	r2, r0
 800cb90:	19bb      	adds	r3, r7, r6
 800cb92:	3214      	adds	r2, #20
 800cb94:	009b      	lsls	r3, r3, #2
 800cb96:	18d3      	adds	r3, r2, r3
 800cb98:	9301      	str	r3, [sp, #4]
 800cb9a:	2100      	movs	r1, #0
 800cb9c:	0013      	movs	r3, r2
 800cb9e:	9801      	ldr	r0, [sp, #4]
 800cba0:	4283      	cmp	r3, r0
 800cba2:	d328      	bcc.n	800cbf6 <__multiply+0xaa>
 800cba4:	0023      	movs	r3, r4
 800cba6:	00bf      	lsls	r7, r7, #2
 800cba8:	3314      	adds	r3, #20
 800cbaa:	9304      	str	r3, [sp, #16]
 800cbac:	3514      	adds	r5, #20
 800cbae:	19db      	adds	r3, r3, r7
 800cbb0:	00b6      	lsls	r6, r6, #2
 800cbb2:	9302      	str	r3, [sp, #8]
 800cbb4:	19ab      	adds	r3, r5, r6
 800cbb6:	9307      	str	r3, [sp, #28]
 800cbb8:	2304      	movs	r3, #4
 800cbba:	9305      	str	r3, [sp, #20]
 800cbbc:	0023      	movs	r3, r4
 800cbbe:	9902      	ldr	r1, [sp, #8]
 800cbc0:	3315      	adds	r3, #21
 800cbc2:	4299      	cmp	r1, r3
 800cbc4:	d305      	bcc.n	800cbd2 <__multiply+0x86>
 800cbc6:	1b0c      	subs	r4, r1, r4
 800cbc8:	3c15      	subs	r4, #21
 800cbca:	08a4      	lsrs	r4, r4, #2
 800cbcc:	3401      	adds	r4, #1
 800cbce:	00a3      	lsls	r3, r4, #2
 800cbd0:	9305      	str	r3, [sp, #20]
 800cbd2:	9b07      	ldr	r3, [sp, #28]
 800cbd4:	429d      	cmp	r5, r3
 800cbd6:	d310      	bcc.n	800cbfa <__multiply+0xae>
 800cbd8:	9b00      	ldr	r3, [sp, #0]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	dd05      	ble.n	800cbea <__multiply+0x9e>
 800cbde:	9b01      	ldr	r3, [sp, #4]
 800cbe0:	3b04      	subs	r3, #4
 800cbe2:	9301      	str	r3, [sp, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d052      	beq.n	800cc90 <__multiply+0x144>
 800cbea:	4663      	mov	r3, ip
 800cbec:	4660      	mov	r0, ip
 800cbee:	9a00      	ldr	r2, [sp, #0]
 800cbf0:	611a      	str	r2, [r3, #16]
 800cbf2:	b009      	add	sp, #36	@ 0x24
 800cbf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cbf6:	c302      	stmia	r3!, {r1}
 800cbf8:	e7d1      	b.n	800cb9e <__multiply+0x52>
 800cbfa:	682c      	ldr	r4, [r5, #0]
 800cbfc:	b2a4      	uxth	r4, r4
 800cbfe:	2c00      	cmp	r4, #0
 800cc00:	d01f      	beq.n	800cc42 <__multiply+0xf6>
 800cc02:	2300      	movs	r3, #0
 800cc04:	0017      	movs	r7, r2
 800cc06:	9e04      	ldr	r6, [sp, #16]
 800cc08:	9303      	str	r3, [sp, #12]
 800cc0a:	ce08      	ldmia	r6!, {r3}
 800cc0c:	6839      	ldr	r1, [r7, #0]
 800cc0e:	9306      	str	r3, [sp, #24]
 800cc10:	466b      	mov	r3, sp
 800cc12:	8b1b      	ldrh	r3, [r3, #24]
 800cc14:	b288      	uxth	r0, r1
 800cc16:	4363      	muls	r3, r4
 800cc18:	181b      	adds	r3, r3, r0
 800cc1a:	9803      	ldr	r0, [sp, #12]
 800cc1c:	0c09      	lsrs	r1, r1, #16
 800cc1e:	181b      	adds	r3, r3, r0
 800cc20:	9806      	ldr	r0, [sp, #24]
 800cc22:	0c00      	lsrs	r0, r0, #16
 800cc24:	4360      	muls	r0, r4
 800cc26:	1840      	adds	r0, r0, r1
 800cc28:	0c19      	lsrs	r1, r3, #16
 800cc2a:	1841      	adds	r1, r0, r1
 800cc2c:	0c08      	lsrs	r0, r1, #16
 800cc2e:	b29b      	uxth	r3, r3
 800cc30:	0409      	lsls	r1, r1, #16
 800cc32:	4319      	orrs	r1, r3
 800cc34:	9b02      	ldr	r3, [sp, #8]
 800cc36:	9003      	str	r0, [sp, #12]
 800cc38:	c702      	stmia	r7!, {r1}
 800cc3a:	42b3      	cmp	r3, r6
 800cc3c:	d8e5      	bhi.n	800cc0a <__multiply+0xbe>
 800cc3e:	9b05      	ldr	r3, [sp, #20]
 800cc40:	50d0      	str	r0, [r2, r3]
 800cc42:	682c      	ldr	r4, [r5, #0]
 800cc44:	0c24      	lsrs	r4, r4, #16
 800cc46:	d020      	beq.n	800cc8a <__multiply+0x13e>
 800cc48:	2100      	movs	r1, #0
 800cc4a:	0010      	movs	r0, r2
 800cc4c:	6813      	ldr	r3, [r2, #0]
 800cc4e:	9e04      	ldr	r6, [sp, #16]
 800cc50:	9103      	str	r1, [sp, #12]
 800cc52:	6831      	ldr	r1, [r6, #0]
 800cc54:	6807      	ldr	r7, [r0, #0]
 800cc56:	b289      	uxth	r1, r1
 800cc58:	4361      	muls	r1, r4
 800cc5a:	0c3f      	lsrs	r7, r7, #16
 800cc5c:	19c9      	adds	r1, r1, r7
 800cc5e:	9f03      	ldr	r7, [sp, #12]
 800cc60:	b29b      	uxth	r3, r3
 800cc62:	19c9      	adds	r1, r1, r7
 800cc64:	040f      	lsls	r7, r1, #16
 800cc66:	431f      	orrs	r7, r3
 800cc68:	6007      	str	r7, [r0, #0]
 800cc6a:	ce80      	ldmia	r6!, {r7}
 800cc6c:	6843      	ldr	r3, [r0, #4]
 800cc6e:	0c3f      	lsrs	r7, r7, #16
 800cc70:	4367      	muls	r7, r4
 800cc72:	b29b      	uxth	r3, r3
 800cc74:	0c09      	lsrs	r1, r1, #16
 800cc76:	18fb      	adds	r3, r7, r3
 800cc78:	185b      	adds	r3, r3, r1
 800cc7a:	0c19      	lsrs	r1, r3, #16
 800cc7c:	9103      	str	r1, [sp, #12]
 800cc7e:	9902      	ldr	r1, [sp, #8]
 800cc80:	3004      	adds	r0, #4
 800cc82:	42b1      	cmp	r1, r6
 800cc84:	d8e5      	bhi.n	800cc52 <__multiply+0x106>
 800cc86:	9905      	ldr	r1, [sp, #20]
 800cc88:	5053      	str	r3, [r2, r1]
 800cc8a:	3504      	adds	r5, #4
 800cc8c:	3204      	adds	r2, #4
 800cc8e:	e7a0      	b.n	800cbd2 <__multiply+0x86>
 800cc90:	9b00      	ldr	r3, [sp, #0]
 800cc92:	3b01      	subs	r3, #1
 800cc94:	9300      	str	r3, [sp, #0]
 800cc96:	e79f      	b.n	800cbd8 <__multiply+0x8c>
 800cc98:	0800dfbc 	.word	0x0800dfbc
 800cc9c:	0800dfcd 	.word	0x0800dfcd

0800cca0 <__pow5mult>:
 800cca0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cca2:	2303      	movs	r3, #3
 800cca4:	0015      	movs	r5, r2
 800cca6:	0007      	movs	r7, r0
 800cca8:	000e      	movs	r6, r1
 800ccaa:	401a      	ands	r2, r3
 800ccac:	421d      	tst	r5, r3
 800ccae:	d008      	beq.n	800ccc2 <__pow5mult+0x22>
 800ccb0:	4925      	ldr	r1, [pc, #148]	@ (800cd48 <__pow5mult+0xa8>)
 800ccb2:	3a01      	subs	r2, #1
 800ccb4:	0092      	lsls	r2, r2, #2
 800ccb6:	5852      	ldr	r2, [r2, r1]
 800ccb8:	2300      	movs	r3, #0
 800ccba:	0031      	movs	r1, r6
 800ccbc:	f7ff fe9a 	bl	800c9f4 <__multadd>
 800ccc0:	0006      	movs	r6, r0
 800ccc2:	10ad      	asrs	r5, r5, #2
 800ccc4:	d03d      	beq.n	800cd42 <__pow5mult+0xa2>
 800ccc6:	69fc      	ldr	r4, [r7, #28]
 800ccc8:	2c00      	cmp	r4, #0
 800ccca:	d10f      	bne.n	800ccec <__pow5mult+0x4c>
 800cccc:	2010      	movs	r0, #16
 800ccce:	f7ff fd6d 	bl	800c7ac <malloc>
 800ccd2:	1e02      	subs	r2, r0, #0
 800ccd4:	61f8      	str	r0, [r7, #28]
 800ccd6:	d105      	bne.n	800cce4 <__pow5mult+0x44>
 800ccd8:	21b4      	movs	r1, #180	@ 0xb4
 800ccda:	4b1c      	ldr	r3, [pc, #112]	@ (800cd4c <__pow5mult+0xac>)
 800ccdc:	481c      	ldr	r0, [pc, #112]	@ (800cd50 <__pow5mult+0xb0>)
 800ccde:	31ff      	adds	r1, #255	@ 0xff
 800cce0:	f000 fbfa 	bl	800d4d8 <__assert_func>
 800cce4:	6044      	str	r4, [r0, #4]
 800cce6:	6084      	str	r4, [r0, #8]
 800cce8:	6004      	str	r4, [r0, #0]
 800ccea:	60c4      	str	r4, [r0, #12]
 800ccec:	69fb      	ldr	r3, [r7, #28]
 800ccee:	689c      	ldr	r4, [r3, #8]
 800ccf0:	9301      	str	r3, [sp, #4]
 800ccf2:	2c00      	cmp	r4, #0
 800ccf4:	d108      	bne.n	800cd08 <__pow5mult+0x68>
 800ccf6:	0038      	movs	r0, r7
 800ccf8:	4916      	ldr	r1, [pc, #88]	@ (800cd54 <__pow5mult+0xb4>)
 800ccfa:	f7ff ff0f 	bl	800cb1c <__i2b>
 800ccfe:	9b01      	ldr	r3, [sp, #4]
 800cd00:	0004      	movs	r4, r0
 800cd02:	6098      	str	r0, [r3, #8]
 800cd04:	2300      	movs	r3, #0
 800cd06:	6003      	str	r3, [r0, #0]
 800cd08:	2301      	movs	r3, #1
 800cd0a:	421d      	tst	r5, r3
 800cd0c:	d00a      	beq.n	800cd24 <__pow5mult+0x84>
 800cd0e:	0031      	movs	r1, r6
 800cd10:	0022      	movs	r2, r4
 800cd12:	0038      	movs	r0, r7
 800cd14:	f7ff ff1a 	bl	800cb4c <__multiply>
 800cd18:	0031      	movs	r1, r6
 800cd1a:	9001      	str	r0, [sp, #4]
 800cd1c:	0038      	movs	r0, r7
 800cd1e:	f7ff fe45 	bl	800c9ac <_Bfree>
 800cd22:	9e01      	ldr	r6, [sp, #4]
 800cd24:	106d      	asrs	r5, r5, #1
 800cd26:	d00c      	beq.n	800cd42 <__pow5mult+0xa2>
 800cd28:	6820      	ldr	r0, [r4, #0]
 800cd2a:	2800      	cmp	r0, #0
 800cd2c:	d107      	bne.n	800cd3e <__pow5mult+0x9e>
 800cd2e:	0022      	movs	r2, r4
 800cd30:	0021      	movs	r1, r4
 800cd32:	0038      	movs	r0, r7
 800cd34:	f7ff ff0a 	bl	800cb4c <__multiply>
 800cd38:	2300      	movs	r3, #0
 800cd3a:	6020      	str	r0, [r4, #0]
 800cd3c:	6003      	str	r3, [r0, #0]
 800cd3e:	0004      	movs	r4, r0
 800cd40:	e7e2      	b.n	800cd08 <__pow5mult+0x68>
 800cd42:	0030      	movs	r0, r6
 800cd44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cd46:	46c0      	nop			@ (mov r8, r8)
 800cd48:	0800e080 	.word	0x0800e080
 800cd4c:	0800df4d 	.word	0x0800df4d
 800cd50:	0800dfcd 	.word	0x0800dfcd
 800cd54:	00000271 	.word	0x00000271

0800cd58 <__lshift>:
 800cd58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd5a:	000c      	movs	r4, r1
 800cd5c:	0016      	movs	r6, r2
 800cd5e:	6923      	ldr	r3, [r4, #16]
 800cd60:	1157      	asrs	r7, r2, #5
 800cd62:	b085      	sub	sp, #20
 800cd64:	18fb      	adds	r3, r7, r3
 800cd66:	9301      	str	r3, [sp, #4]
 800cd68:	3301      	adds	r3, #1
 800cd6a:	9300      	str	r3, [sp, #0]
 800cd6c:	6849      	ldr	r1, [r1, #4]
 800cd6e:	68a3      	ldr	r3, [r4, #8]
 800cd70:	9002      	str	r0, [sp, #8]
 800cd72:	9a00      	ldr	r2, [sp, #0]
 800cd74:	4293      	cmp	r3, r2
 800cd76:	db10      	blt.n	800cd9a <__lshift+0x42>
 800cd78:	9802      	ldr	r0, [sp, #8]
 800cd7a:	f7ff fdd3 	bl	800c924 <_Balloc>
 800cd7e:	2300      	movs	r3, #0
 800cd80:	0001      	movs	r1, r0
 800cd82:	0005      	movs	r5, r0
 800cd84:	001a      	movs	r2, r3
 800cd86:	3114      	adds	r1, #20
 800cd88:	4298      	cmp	r0, r3
 800cd8a:	d10c      	bne.n	800cda6 <__lshift+0x4e>
 800cd8c:	21ef      	movs	r1, #239	@ 0xef
 800cd8e:	002a      	movs	r2, r5
 800cd90:	4b25      	ldr	r3, [pc, #148]	@ (800ce28 <__lshift+0xd0>)
 800cd92:	4826      	ldr	r0, [pc, #152]	@ (800ce2c <__lshift+0xd4>)
 800cd94:	0049      	lsls	r1, r1, #1
 800cd96:	f000 fb9f 	bl	800d4d8 <__assert_func>
 800cd9a:	3101      	adds	r1, #1
 800cd9c:	005b      	lsls	r3, r3, #1
 800cd9e:	e7e8      	b.n	800cd72 <__lshift+0x1a>
 800cda0:	0098      	lsls	r0, r3, #2
 800cda2:	500a      	str	r2, [r1, r0]
 800cda4:	3301      	adds	r3, #1
 800cda6:	42bb      	cmp	r3, r7
 800cda8:	dbfa      	blt.n	800cda0 <__lshift+0x48>
 800cdaa:	43fb      	mvns	r3, r7
 800cdac:	17db      	asrs	r3, r3, #31
 800cdae:	401f      	ands	r7, r3
 800cdb0:	00bf      	lsls	r7, r7, #2
 800cdb2:	0023      	movs	r3, r4
 800cdb4:	201f      	movs	r0, #31
 800cdb6:	19c9      	adds	r1, r1, r7
 800cdb8:	0037      	movs	r7, r6
 800cdba:	6922      	ldr	r2, [r4, #16]
 800cdbc:	3314      	adds	r3, #20
 800cdbe:	0092      	lsls	r2, r2, #2
 800cdc0:	189a      	adds	r2, r3, r2
 800cdc2:	4007      	ands	r7, r0
 800cdc4:	4206      	tst	r6, r0
 800cdc6:	d029      	beq.n	800ce1c <__lshift+0xc4>
 800cdc8:	3001      	adds	r0, #1
 800cdca:	1bc0      	subs	r0, r0, r7
 800cdcc:	9003      	str	r0, [sp, #12]
 800cdce:	468c      	mov	ip, r1
 800cdd0:	2000      	movs	r0, #0
 800cdd2:	681e      	ldr	r6, [r3, #0]
 800cdd4:	40be      	lsls	r6, r7
 800cdd6:	4306      	orrs	r6, r0
 800cdd8:	4660      	mov	r0, ip
 800cdda:	c040      	stmia	r0!, {r6}
 800cddc:	4684      	mov	ip, r0
 800cdde:	9e03      	ldr	r6, [sp, #12]
 800cde0:	cb01      	ldmia	r3!, {r0}
 800cde2:	40f0      	lsrs	r0, r6
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d8f4      	bhi.n	800cdd2 <__lshift+0x7a>
 800cde8:	0026      	movs	r6, r4
 800cdea:	3615      	adds	r6, #21
 800cdec:	2304      	movs	r3, #4
 800cdee:	42b2      	cmp	r2, r6
 800cdf0:	d304      	bcc.n	800cdfc <__lshift+0xa4>
 800cdf2:	1b13      	subs	r3, r2, r4
 800cdf4:	3b15      	subs	r3, #21
 800cdf6:	089b      	lsrs	r3, r3, #2
 800cdf8:	3301      	adds	r3, #1
 800cdfa:	009b      	lsls	r3, r3, #2
 800cdfc:	50c8      	str	r0, [r1, r3]
 800cdfe:	2800      	cmp	r0, #0
 800ce00:	d002      	beq.n	800ce08 <__lshift+0xb0>
 800ce02:	9b01      	ldr	r3, [sp, #4]
 800ce04:	3302      	adds	r3, #2
 800ce06:	9300      	str	r3, [sp, #0]
 800ce08:	9b00      	ldr	r3, [sp, #0]
 800ce0a:	9802      	ldr	r0, [sp, #8]
 800ce0c:	3b01      	subs	r3, #1
 800ce0e:	0021      	movs	r1, r4
 800ce10:	612b      	str	r3, [r5, #16]
 800ce12:	f7ff fdcb 	bl	800c9ac <_Bfree>
 800ce16:	0028      	movs	r0, r5
 800ce18:	b005      	add	sp, #20
 800ce1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce1c:	cb01      	ldmia	r3!, {r0}
 800ce1e:	c101      	stmia	r1!, {r0}
 800ce20:	429a      	cmp	r2, r3
 800ce22:	d8fb      	bhi.n	800ce1c <__lshift+0xc4>
 800ce24:	e7f0      	b.n	800ce08 <__lshift+0xb0>
 800ce26:	46c0      	nop			@ (mov r8, r8)
 800ce28:	0800dfbc 	.word	0x0800dfbc
 800ce2c:	0800dfcd 	.word	0x0800dfcd

0800ce30 <__mcmp>:
 800ce30:	b530      	push	{r4, r5, lr}
 800ce32:	690b      	ldr	r3, [r1, #16]
 800ce34:	6904      	ldr	r4, [r0, #16]
 800ce36:	0002      	movs	r2, r0
 800ce38:	1ae0      	subs	r0, r4, r3
 800ce3a:	429c      	cmp	r4, r3
 800ce3c:	d10f      	bne.n	800ce5e <__mcmp+0x2e>
 800ce3e:	3214      	adds	r2, #20
 800ce40:	009b      	lsls	r3, r3, #2
 800ce42:	3114      	adds	r1, #20
 800ce44:	0014      	movs	r4, r2
 800ce46:	18c9      	adds	r1, r1, r3
 800ce48:	18d2      	adds	r2, r2, r3
 800ce4a:	3a04      	subs	r2, #4
 800ce4c:	3904      	subs	r1, #4
 800ce4e:	6815      	ldr	r5, [r2, #0]
 800ce50:	680b      	ldr	r3, [r1, #0]
 800ce52:	429d      	cmp	r5, r3
 800ce54:	d004      	beq.n	800ce60 <__mcmp+0x30>
 800ce56:	2001      	movs	r0, #1
 800ce58:	429d      	cmp	r5, r3
 800ce5a:	d200      	bcs.n	800ce5e <__mcmp+0x2e>
 800ce5c:	3802      	subs	r0, #2
 800ce5e:	bd30      	pop	{r4, r5, pc}
 800ce60:	4294      	cmp	r4, r2
 800ce62:	d3f2      	bcc.n	800ce4a <__mcmp+0x1a>
 800ce64:	e7fb      	b.n	800ce5e <__mcmp+0x2e>
	...

0800ce68 <__mdiff>:
 800ce68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce6a:	000c      	movs	r4, r1
 800ce6c:	b087      	sub	sp, #28
 800ce6e:	9000      	str	r0, [sp, #0]
 800ce70:	0011      	movs	r1, r2
 800ce72:	0020      	movs	r0, r4
 800ce74:	0017      	movs	r7, r2
 800ce76:	f7ff ffdb 	bl	800ce30 <__mcmp>
 800ce7a:	1e05      	subs	r5, r0, #0
 800ce7c:	d110      	bne.n	800cea0 <__mdiff+0x38>
 800ce7e:	0001      	movs	r1, r0
 800ce80:	9800      	ldr	r0, [sp, #0]
 800ce82:	f7ff fd4f 	bl	800c924 <_Balloc>
 800ce86:	1e02      	subs	r2, r0, #0
 800ce88:	d104      	bne.n	800ce94 <__mdiff+0x2c>
 800ce8a:	4b40      	ldr	r3, [pc, #256]	@ (800cf8c <__mdiff+0x124>)
 800ce8c:	4840      	ldr	r0, [pc, #256]	@ (800cf90 <__mdiff+0x128>)
 800ce8e:	4941      	ldr	r1, [pc, #260]	@ (800cf94 <__mdiff+0x12c>)
 800ce90:	f000 fb22 	bl	800d4d8 <__assert_func>
 800ce94:	2301      	movs	r3, #1
 800ce96:	6145      	str	r5, [r0, #20]
 800ce98:	6103      	str	r3, [r0, #16]
 800ce9a:	0010      	movs	r0, r2
 800ce9c:	b007      	add	sp, #28
 800ce9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cea0:	2600      	movs	r6, #0
 800cea2:	42b0      	cmp	r0, r6
 800cea4:	da03      	bge.n	800ceae <__mdiff+0x46>
 800cea6:	0023      	movs	r3, r4
 800cea8:	003c      	movs	r4, r7
 800ceaa:	001f      	movs	r7, r3
 800ceac:	3601      	adds	r6, #1
 800ceae:	6861      	ldr	r1, [r4, #4]
 800ceb0:	9800      	ldr	r0, [sp, #0]
 800ceb2:	f7ff fd37 	bl	800c924 <_Balloc>
 800ceb6:	1e02      	subs	r2, r0, #0
 800ceb8:	d103      	bne.n	800cec2 <__mdiff+0x5a>
 800ceba:	4b34      	ldr	r3, [pc, #208]	@ (800cf8c <__mdiff+0x124>)
 800cebc:	4834      	ldr	r0, [pc, #208]	@ (800cf90 <__mdiff+0x128>)
 800cebe:	4936      	ldr	r1, [pc, #216]	@ (800cf98 <__mdiff+0x130>)
 800cec0:	e7e6      	b.n	800ce90 <__mdiff+0x28>
 800cec2:	6923      	ldr	r3, [r4, #16]
 800cec4:	3414      	adds	r4, #20
 800cec6:	9300      	str	r3, [sp, #0]
 800cec8:	009b      	lsls	r3, r3, #2
 800ceca:	18e3      	adds	r3, r4, r3
 800cecc:	0021      	movs	r1, r4
 800cece:	9401      	str	r4, [sp, #4]
 800ced0:	003c      	movs	r4, r7
 800ced2:	9302      	str	r3, [sp, #8]
 800ced4:	693b      	ldr	r3, [r7, #16]
 800ced6:	3414      	adds	r4, #20
 800ced8:	009b      	lsls	r3, r3, #2
 800ceda:	18e3      	adds	r3, r4, r3
 800cedc:	9303      	str	r3, [sp, #12]
 800cede:	0003      	movs	r3, r0
 800cee0:	60c6      	str	r6, [r0, #12]
 800cee2:	468c      	mov	ip, r1
 800cee4:	2000      	movs	r0, #0
 800cee6:	3314      	adds	r3, #20
 800cee8:	9304      	str	r3, [sp, #16]
 800ceea:	9305      	str	r3, [sp, #20]
 800ceec:	4663      	mov	r3, ip
 800ceee:	cb20      	ldmia	r3!, {r5}
 800cef0:	b2a9      	uxth	r1, r5
 800cef2:	000e      	movs	r6, r1
 800cef4:	469c      	mov	ip, r3
 800cef6:	cc08      	ldmia	r4!, {r3}
 800cef8:	0c2d      	lsrs	r5, r5, #16
 800cefa:	b299      	uxth	r1, r3
 800cefc:	1a71      	subs	r1, r6, r1
 800cefe:	1809      	adds	r1, r1, r0
 800cf00:	0c1b      	lsrs	r3, r3, #16
 800cf02:	1408      	asrs	r0, r1, #16
 800cf04:	1aeb      	subs	r3, r5, r3
 800cf06:	181b      	adds	r3, r3, r0
 800cf08:	1418      	asrs	r0, r3, #16
 800cf0a:	b289      	uxth	r1, r1
 800cf0c:	041b      	lsls	r3, r3, #16
 800cf0e:	4319      	orrs	r1, r3
 800cf10:	9b05      	ldr	r3, [sp, #20]
 800cf12:	c302      	stmia	r3!, {r1}
 800cf14:	9305      	str	r3, [sp, #20]
 800cf16:	9b03      	ldr	r3, [sp, #12]
 800cf18:	42a3      	cmp	r3, r4
 800cf1a:	d8e7      	bhi.n	800ceec <__mdiff+0x84>
 800cf1c:	0039      	movs	r1, r7
 800cf1e:	9c03      	ldr	r4, [sp, #12]
 800cf20:	3115      	adds	r1, #21
 800cf22:	2304      	movs	r3, #4
 800cf24:	428c      	cmp	r4, r1
 800cf26:	d304      	bcc.n	800cf32 <__mdiff+0xca>
 800cf28:	1be3      	subs	r3, r4, r7
 800cf2a:	3b15      	subs	r3, #21
 800cf2c:	089b      	lsrs	r3, r3, #2
 800cf2e:	3301      	adds	r3, #1
 800cf30:	009b      	lsls	r3, r3, #2
 800cf32:	9901      	ldr	r1, [sp, #4]
 800cf34:	18cd      	adds	r5, r1, r3
 800cf36:	9904      	ldr	r1, [sp, #16]
 800cf38:	002e      	movs	r6, r5
 800cf3a:	18cb      	adds	r3, r1, r3
 800cf3c:	001f      	movs	r7, r3
 800cf3e:	9902      	ldr	r1, [sp, #8]
 800cf40:	428e      	cmp	r6, r1
 800cf42:	d311      	bcc.n	800cf68 <__mdiff+0x100>
 800cf44:	9c02      	ldr	r4, [sp, #8]
 800cf46:	1ee9      	subs	r1, r5, #3
 800cf48:	2000      	movs	r0, #0
 800cf4a:	428c      	cmp	r4, r1
 800cf4c:	d304      	bcc.n	800cf58 <__mdiff+0xf0>
 800cf4e:	0021      	movs	r1, r4
 800cf50:	3103      	adds	r1, #3
 800cf52:	1b49      	subs	r1, r1, r5
 800cf54:	0889      	lsrs	r1, r1, #2
 800cf56:	0088      	lsls	r0, r1, #2
 800cf58:	181b      	adds	r3, r3, r0
 800cf5a:	3b04      	subs	r3, #4
 800cf5c:	6819      	ldr	r1, [r3, #0]
 800cf5e:	2900      	cmp	r1, #0
 800cf60:	d010      	beq.n	800cf84 <__mdiff+0x11c>
 800cf62:	9b00      	ldr	r3, [sp, #0]
 800cf64:	6113      	str	r3, [r2, #16]
 800cf66:	e798      	b.n	800ce9a <__mdiff+0x32>
 800cf68:	4684      	mov	ip, r0
 800cf6a:	ce02      	ldmia	r6!, {r1}
 800cf6c:	b288      	uxth	r0, r1
 800cf6e:	4460      	add	r0, ip
 800cf70:	1400      	asrs	r0, r0, #16
 800cf72:	0c0c      	lsrs	r4, r1, #16
 800cf74:	1904      	adds	r4, r0, r4
 800cf76:	4461      	add	r1, ip
 800cf78:	1420      	asrs	r0, r4, #16
 800cf7a:	b289      	uxth	r1, r1
 800cf7c:	0424      	lsls	r4, r4, #16
 800cf7e:	4321      	orrs	r1, r4
 800cf80:	c702      	stmia	r7!, {r1}
 800cf82:	e7dc      	b.n	800cf3e <__mdiff+0xd6>
 800cf84:	9900      	ldr	r1, [sp, #0]
 800cf86:	3901      	subs	r1, #1
 800cf88:	9100      	str	r1, [sp, #0]
 800cf8a:	e7e6      	b.n	800cf5a <__mdiff+0xf2>
 800cf8c:	0800dfbc 	.word	0x0800dfbc
 800cf90:	0800dfcd 	.word	0x0800dfcd
 800cf94:	00000237 	.word	0x00000237
 800cf98:	00000245 	.word	0x00000245

0800cf9c <__d2b>:
 800cf9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cf9e:	2101      	movs	r1, #1
 800cfa0:	0016      	movs	r6, r2
 800cfa2:	001f      	movs	r7, r3
 800cfa4:	f7ff fcbe 	bl	800c924 <_Balloc>
 800cfa8:	1e04      	subs	r4, r0, #0
 800cfaa:	d105      	bne.n	800cfb8 <__d2b+0x1c>
 800cfac:	0022      	movs	r2, r4
 800cfae:	4b25      	ldr	r3, [pc, #148]	@ (800d044 <__d2b+0xa8>)
 800cfb0:	4825      	ldr	r0, [pc, #148]	@ (800d048 <__d2b+0xac>)
 800cfb2:	4926      	ldr	r1, [pc, #152]	@ (800d04c <__d2b+0xb0>)
 800cfb4:	f000 fa90 	bl	800d4d8 <__assert_func>
 800cfb8:	033b      	lsls	r3, r7, #12
 800cfba:	007d      	lsls	r5, r7, #1
 800cfbc:	0b1b      	lsrs	r3, r3, #12
 800cfbe:	0d6d      	lsrs	r5, r5, #21
 800cfc0:	d002      	beq.n	800cfc8 <__d2b+0x2c>
 800cfc2:	2280      	movs	r2, #128	@ 0x80
 800cfc4:	0352      	lsls	r2, r2, #13
 800cfc6:	4313      	orrs	r3, r2
 800cfc8:	9301      	str	r3, [sp, #4]
 800cfca:	2e00      	cmp	r6, #0
 800cfcc:	d025      	beq.n	800d01a <__d2b+0x7e>
 800cfce:	4668      	mov	r0, sp
 800cfd0:	9600      	str	r6, [sp, #0]
 800cfd2:	f7ff fd74 	bl	800cabe <__lo0bits>
 800cfd6:	9b01      	ldr	r3, [sp, #4]
 800cfd8:	9900      	ldr	r1, [sp, #0]
 800cfda:	2800      	cmp	r0, #0
 800cfdc:	d01b      	beq.n	800d016 <__d2b+0x7a>
 800cfde:	2220      	movs	r2, #32
 800cfe0:	001e      	movs	r6, r3
 800cfe2:	1a12      	subs	r2, r2, r0
 800cfe4:	4096      	lsls	r6, r2
 800cfe6:	0032      	movs	r2, r6
 800cfe8:	40c3      	lsrs	r3, r0
 800cfea:	430a      	orrs	r2, r1
 800cfec:	6162      	str	r2, [r4, #20]
 800cfee:	9301      	str	r3, [sp, #4]
 800cff0:	9e01      	ldr	r6, [sp, #4]
 800cff2:	61a6      	str	r6, [r4, #24]
 800cff4:	1e73      	subs	r3, r6, #1
 800cff6:	419e      	sbcs	r6, r3
 800cff8:	3601      	adds	r6, #1
 800cffa:	6126      	str	r6, [r4, #16]
 800cffc:	2d00      	cmp	r5, #0
 800cffe:	d014      	beq.n	800d02a <__d2b+0x8e>
 800d000:	2635      	movs	r6, #53	@ 0x35
 800d002:	4b13      	ldr	r3, [pc, #76]	@ (800d050 <__d2b+0xb4>)
 800d004:	18ed      	adds	r5, r5, r3
 800d006:	9b08      	ldr	r3, [sp, #32]
 800d008:	182d      	adds	r5, r5, r0
 800d00a:	601d      	str	r5, [r3, #0]
 800d00c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d00e:	1a36      	subs	r6, r6, r0
 800d010:	601e      	str	r6, [r3, #0]
 800d012:	0020      	movs	r0, r4
 800d014:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d016:	6161      	str	r1, [r4, #20]
 800d018:	e7ea      	b.n	800cff0 <__d2b+0x54>
 800d01a:	a801      	add	r0, sp, #4
 800d01c:	f7ff fd4f 	bl	800cabe <__lo0bits>
 800d020:	9b01      	ldr	r3, [sp, #4]
 800d022:	2601      	movs	r6, #1
 800d024:	6163      	str	r3, [r4, #20]
 800d026:	3020      	adds	r0, #32
 800d028:	e7e7      	b.n	800cffa <__d2b+0x5e>
 800d02a:	4b0a      	ldr	r3, [pc, #40]	@ (800d054 <__d2b+0xb8>)
 800d02c:	18c0      	adds	r0, r0, r3
 800d02e:	9b08      	ldr	r3, [sp, #32]
 800d030:	6018      	str	r0, [r3, #0]
 800d032:	4b09      	ldr	r3, [pc, #36]	@ (800d058 <__d2b+0xbc>)
 800d034:	18f3      	adds	r3, r6, r3
 800d036:	009b      	lsls	r3, r3, #2
 800d038:	18e3      	adds	r3, r4, r3
 800d03a:	6958      	ldr	r0, [r3, #20]
 800d03c:	f7ff fd1e 	bl	800ca7c <__hi0bits>
 800d040:	0176      	lsls	r6, r6, #5
 800d042:	e7e3      	b.n	800d00c <__d2b+0x70>
 800d044:	0800dfbc 	.word	0x0800dfbc
 800d048:	0800dfcd 	.word	0x0800dfcd
 800d04c:	0000030f 	.word	0x0000030f
 800d050:	fffffbcd 	.word	0xfffffbcd
 800d054:	fffffbce 	.word	0xfffffbce
 800d058:	3fffffff 	.word	0x3fffffff

0800d05c <__ssputs_r>:
 800d05c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d05e:	688e      	ldr	r6, [r1, #8]
 800d060:	b085      	sub	sp, #20
 800d062:	001f      	movs	r7, r3
 800d064:	000c      	movs	r4, r1
 800d066:	680b      	ldr	r3, [r1, #0]
 800d068:	9002      	str	r0, [sp, #8]
 800d06a:	9203      	str	r2, [sp, #12]
 800d06c:	42be      	cmp	r6, r7
 800d06e:	d830      	bhi.n	800d0d2 <__ssputs_r+0x76>
 800d070:	210c      	movs	r1, #12
 800d072:	5e62      	ldrsh	r2, [r4, r1]
 800d074:	2190      	movs	r1, #144	@ 0x90
 800d076:	00c9      	lsls	r1, r1, #3
 800d078:	420a      	tst	r2, r1
 800d07a:	d028      	beq.n	800d0ce <__ssputs_r+0x72>
 800d07c:	2003      	movs	r0, #3
 800d07e:	6921      	ldr	r1, [r4, #16]
 800d080:	1a5b      	subs	r3, r3, r1
 800d082:	9301      	str	r3, [sp, #4]
 800d084:	6963      	ldr	r3, [r4, #20]
 800d086:	4343      	muls	r3, r0
 800d088:	9801      	ldr	r0, [sp, #4]
 800d08a:	0fdd      	lsrs	r5, r3, #31
 800d08c:	18ed      	adds	r5, r5, r3
 800d08e:	1c7b      	adds	r3, r7, #1
 800d090:	181b      	adds	r3, r3, r0
 800d092:	106d      	asrs	r5, r5, #1
 800d094:	42ab      	cmp	r3, r5
 800d096:	d900      	bls.n	800d09a <__ssputs_r+0x3e>
 800d098:	001d      	movs	r5, r3
 800d09a:	0552      	lsls	r2, r2, #21
 800d09c:	d528      	bpl.n	800d0f0 <__ssputs_r+0x94>
 800d09e:	0029      	movs	r1, r5
 800d0a0:	9802      	ldr	r0, [sp, #8]
 800d0a2:	f7ff fbaf 	bl	800c804 <_malloc_r>
 800d0a6:	1e06      	subs	r6, r0, #0
 800d0a8:	d02c      	beq.n	800d104 <__ssputs_r+0xa8>
 800d0aa:	9a01      	ldr	r2, [sp, #4]
 800d0ac:	6921      	ldr	r1, [r4, #16]
 800d0ae:	f000 fa09 	bl	800d4c4 <memcpy>
 800d0b2:	89a2      	ldrh	r2, [r4, #12]
 800d0b4:	4b18      	ldr	r3, [pc, #96]	@ (800d118 <__ssputs_r+0xbc>)
 800d0b6:	401a      	ands	r2, r3
 800d0b8:	2380      	movs	r3, #128	@ 0x80
 800d0ba:	4313      	orrs	r3, r2
 800d0bc:	81a3      	strh	r3, [r4, #12]
 800d0be:	9b01      	ldr	r3, [sp, #4]
 800d0c0:	6126      	str	r6, [r4, #16]
 800d0c2:	18f6      	adds	r6, r6, r3
 800d0c4:	6026      	str	r6, [r4, #0]
 800d0c6:	003e      	movs	r6, r7
 800d0c8:	6165      	str	r5, [r4, #20]
 800d0ca:	1aed      	subs	r5, r5, r3
 800d0cc:	60a5      	str	r5, [r4, #8]
 800d0ce:	42be      	cmp	r6, r7
 800d0d0:	d900      	bls.n	800d0d4 <__ssputs_r+0x78>
 800d0d2:	003e      	movs	r6, r7
 800d0d4:	0032      	movs	r2, r6
 800d0d6:	9903      	ldr	r1, [sp, #12]
 800d0d8:	6820      	ldr	r0, [r4, #0]
 800d0da:	f000 f9ce 	bl	800d47a <memmove>
 800d0de:	2000      	movs	r0, #0
 800d0e0:	68a3      	ldr	r3, [r4, #8]
 800d0e2:	1b9b      	subs	r3, r3, r6
 800d0e4:	60a3      	str	r3, [r4, #8]
 800d0e6:	6823      	ldr	r3, [r4, #0]
 800d0e8:	199b      	adds	r3, r3, r6
 800d0ea:	6023      	str	r3, [r4, #0]
 800d0ec:	b005      	add	sp, #20
 800d0ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0f0:	002a      	movs	r2, r5
 800d0f2:	9802      	ldr	r0, [sp, #8]
 800d0f4:	f000 fa4d 	bl	800d592 <_realloc_r>
 800d0f8:	1e06      	subs	r6, r0, #0
 800d0fa:	d1e0      	bne.n	800d0be <__ssputs_r+0x62>
 800d0fc:	6921      	ldr	r1, [r4, #16]
 800d0fe:	9802      	ldr	r0, [sp, #8]
 800d100:	f7ff fb0a 	bl	800c718 <_free_r>
 800d104:	230c      	movs	r3, #12
 800d106:	2001      	movs	r0, #1
 800d108:	9a02      	ldr	r2, [sp, #8]
 800d10a:	4240      	negs	r0, r0
 800d10c:	6013      	str	r3, [r2, #0]
 800d10e:	89a2      	ldrh	r2, [r4, #12]
 800d110:	3334      	adds	r3, #52	@ 0x34
 800d112:	4313      	orrs	r3, r2
 800d114:	81a3      	strh	r3, [r4, #12]
 800d116:	e7e9      	b.n	800d0ec <__ssputs_r+0x90>
 800d118:	fffffb7f 	.word	0xfffffb7f

0800d11c <_svfiprintf_r>:
 800d11c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d11e:	b0a1      	sub	sp, #132	@ 0x84
 800d120:	9003      	str	r0, [sp, #12]
 800d122:	001d      	movs	r5, r3
 800d124:	898b      	ldrh	r3, [r1, #12]
 800d126:	000f      	movs	r7, r1
 800d128:	0016      	movs	r6, r2
 800d12a:	061b      	lsls	r3, r3, #24
 800d12c:	d511      	bpl.n	800d152 <_svfiprintf_r+0x36>
 800d12e:	690b      	ldr	r3, [r1, #16]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d10e      	bne.n	800d152 <_svfiprintf_r+0x36>
 800d134:	2140      	movs	r1, #64	@ 0x40
 800d136:	f7ff fb65 	bl	800c804 <_malloc_r>
 800d13a:	6038      	str	r0, [r7, #0]
 800d13c:	6138      	str	r0, [r7, #16]
 800d13e:	2800      	cmp	r0, #0
 800d140:	d105      	bne.n	800d14e <_svfiprintf_r+0x32>
 800d142:	230c      	movs	r3, #12
 800d144:	9a03      	ldr	r2, [sp, #12]
 800d146:	6013      	str	r3, [r2, #0]
 800d148:	2001      	movs	r0, #1
 800d14a:	4240      	negs	r0, r0
 800d14c:	e0cf      	b.n	800d2ee <_svfiprintf_r+0x1d2>
 800d14e:	2340      	movs	r3, #64	@ 0x40
 800d150:	617b      	str	r3, [r7, #20]
 800d152:	2300      	movs	r3, #0
 800d154:	ac08      	add	r4, sp, #32
 800d156:	6163      	str	r3, [r4, #20]
 800d158:	3320      	adds	r3, #32
 800d15a:	7663      	strb	r3, [r4, #25]
 800d15c:	3310      	adds	r3, #16
 800d15e:	76a3      	strb	r3, [r4, #26]
 800d160:	9507      	str	r5, [sp, #28]
 800d162:	0035      	movs	r5, r6
 800d164:	782b      	ldrb	r3, [r5, #0]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d001      	beq.n	800d16e <_svfiprintf_r+0x52>
 800d16a:	2b25      	cmp	r3, #37	@ 0x25
 800d16c:	d148      	bne.n	800d200 <_svfiprintf_r+0xe4>
 800d16e:	1bab      	subs	r3, r5, r6
 800d170:	9305      	str	r3, [sp, #20]
 800d172:	42b5      	cmp	r5, r6
 800d174:	d00b      	beq.n	800d18e <_svfiprintf_r+0x72>
 800d176:	0032      	movs	r2, r6
 800d178:	0039      	movs	r1, r7
 800d17a:	9803      	ldr	r0, [sp, #12]
 800d17c:	f7ff ff6e 	bl	800d05c <__ssputs_r>
 800d180:	3001      	adds	r0, #1
 800d182:	d100      	bne.n	800d186 <_svfiprintf_r+0x6a>
 800d184:	e0ae      	b.n	800d2e4 <_svfiprintf_r+0x1c8>
 800d186:	6963      	ldr	r3, [r4, #20]
 800d188:	9a05      	ldr	r2, [sp, #20]
 800d18a:	189b      	adds	r3, r3, r2
 800d18c:	6163      	str	r3, [r4, #20]
 800d18e:	782b      	ldrb	r3, [r5, #0]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d100      	bne.n	800d196 <_svfiprintf_r+0x7a>
 800d194:	e0a6      	b.n	800d2e4 <_svfiprintf_r+0x1c8>
 800d196:	2201      	movs	r2, #1
 800d198:	2300      	movs	r3, #0
 800d19a:	4252      	negs	r2, r2
 800d19c:	6062      	str	r2, [r4, #4]
 800d19e:	a904      	add	r1, sp, #16
 800d1a0:	3254      	adds	r2, #84	@ 0x54
 800d1a2:	1852      	adds	r2, r2, r1
 800d1a4:	1c6e      	adds	r6, r5, #1
 800d1a6:	6023      	str	r3, [r4, #0]
 800d1a8:	60e3      	str	r3, [r4, #12]
 800d1aa:	60a3      	str	r3, [r4, #8]
 800d1ac:	7013      	strb	r3, [r2, #0]
 800d1ae:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d1b0:	4b54      	ldr	r3, [pc, #336]	@ (800d304 <_svfiprintf_r+0x1e8>)
 800d1b2:	2205      	movs	r2, #5
 800d1b4:	0018      	movs	r0, r3
 800d1b6:	7831      	ldrb	r1, [r6, #0]
 800d1b8:	9305      	str	r3, [sp, #20]
 800d1ba:	f7fe fc2c 	bl	800ba16 <memchr>
 800d1be:	1c75      	adds	r5, r6, #1
 800d1c0:	2800      	cmp	r0, #0
 800d1c2:	d11f      	bne.n	800d204 <_svfiprintf_r+0xe8>
 800d1c4:	6822      	ldr	r2, [r4, #0]
 800d1c6:	06d3      	lsls	r3, r2, #27
 800d1c8:	d504      	bpl.n	800d1d4 <_svfiprintf_r+0xb8>
 800d1ca:	2353      	movs	r3, #83	@ 0x53
 800d1cc:	a904      	add	r1, sp, #16
 800d1ce:	185b      	adds	r3, r3, r1
 800d1d0:	2120      	movs	r1, #32
 800d1d2:	7019      	strb	r1, [r3, #0]
 800d1d4:	0713      	lsls	r3, r2, #28
 800d1d6:	d504      	bpl.n	800d1e2 <_svfiprintf_r+0xc6>
 800d1d8:	2353      	movs	r3, #83	@ 0x53
 800d1da:	a904      	add	r1, sp, #16
 800d1dc:	185b      	adds	r3, r3, r1
 800d1de:	212b      	movs	r1, #43	@ 0x2b
 800d1e0:	7019      	strb	r1, [r3, #0]
 800d1e2:	7833      	ldrb	r3, [r6, #0]
 800d1e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1e6:	d016      	beq.n	800d216 <_svfiprintf_r+0xfa>
 800d1e8:	0035      	movs	r5, r6
 800d1ea:	2100      	movs	r1, #0
 800d1ec:	200a      	movs	r0, #10
 800d1ee:	68e3      	ldr	r3, [r4, #12]
 800d1f0:	782a      	ldrb	r2, [r5, #0]
 800d1f2:	1c6e      	adds	r6, r5, #1
 800d1f4:	3a30      	subs	r2, #48	@ 0x30
 800d1f6:	2a09      	cmp	r2, #9
 800d1f8:	d950      	bls.n	800d29c <_svfiprintf_r+0x180>
 800d1fa:	2900      	cmp	r1, #0
 800d1fc:	d111      	bne.n	800d222 <_svfiprintf_r+0x106>
 800d1fe:	e017      	b.n	800d230 <_svfiprintf_r+0x114>
 800d200:	3501      	adds	r5, #1
 800d202:	e7af      	b.n	800d164 <_svfiprintf_r+0x48>
 800d204:	9b05      	ldr	r3, [sp, #20]
 800d206:	6822      	ldr	r2, [r4, #0]
 800d208:	1ac0      	subs	r0, r0, r3
 800d20a:	2301      	movs	r3, #1
 800d20c:	4083      	lsls	r3, r0
 800d20e:	4313      	orrs	r3, r2
 800d210:	002e      	movs	r6, r5
 800d212:	6023      	str	r3, [r4, #0]
 800d214:	e7cc      	b.n	800d1b0 <_svfiprintf_r+0x94>
 800d216:	9b07      	ldr	r3, [sp, #28]
 800d218:	1d19      	adds	r1, r3, #4
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	9107      	str	r1, [sp, #28]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	db01      	blt.n	800d226 <_svfiprintf_r+0x10a>
 800d222:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d224:	e004      	b.n	800d230 <_svfiprintf_r+0x114>
 800d226:	425b      	negs	r3, r3
 800d228:	60e3      	str	r3, [r4, #12]
 800d22a:	2302      	movs	r3, #2
 800d22c:	4313      	orrs	r3, r2
 800d22e:	6023      	str	r3, [r4, #0]
 800d230:	782b      	ldrb	r3, [r5, #0]
 800d232:	2b2e      	cmp	r3, #46	@ 0x2e
 800d234:	d10c      	bne.n	800d250 <_svfiprintf_r+0x134>
 800d236:	786b      	ldrb	r3, [r5, #1]
 800d238:	2b2a      	cmp	r3, #42	@ 0x2a
 800d23a:	d134      	bne.n	800d2a6 <_svfiprintf_r+0x18a>
 800d23c:	9b07      	ldr	r3, [sp, #28]
 800d23e:	3502      	adds	r5, #2
 800d240:	1d1a      	adds	r2, r3, #4
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	9207      	str	r2, [sp, #28]
 800d246:	2b00      	cmp	r3, #0
 800d248:	da01      	bge.n	800d24e <_svfiprintf_r+0x132>
 800d24a:	2301      	movs	r3, #1
 800d24c:	425b      	negs	r3, r3
 800d24e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d250:	4e2d      	ldr	r6, [pc, #180]	@ (800d308 <_svfiprintf_r+0x1ec>)
 800d252:	2203      	movs	r2, #3
 800d254:	0030      	movs	r0, r6
 800d256:	7829      	ldrb	r1, [r5, #0]
 800d258:	f7fe fbdd 	bl	800ba16 <memchr>
 800d25c:	2800      	cmp	r0, #0
 800d25e:	d006      	beq.n	800d26e <_svfiprintf_r+0x152>
 800d260:	2340      	movs	r3, #64	@ 0x40
 800d262:	1b80      	subs	r0, r0, r6
 800d264:	4083      	lsls	r3, r0
 800d266:	6822      	ldr	r2, [r4, #0]
 800d268:	3501      	adds	r5, #1
 800d26a:	4313      	orrs	r3, r2
 800d26c:	6023      	str	r3, [r4, #0]
 800d26e:	7829      	ldrb	r1, [r5, #0]
 800d270:	2206      	movs	r2, #6
 800d272:	4826      	ldr	r0, [pc, #152]	@ (800d30c <_svfiprintf_r+0x1f0>)
 800d274:	1c6e      	adds	r6, r5, #1
 800d276:	7621      	strb	r1, [r4, #24]
 800d278:	f7fe fbcd 	bl	800ba16 <memchr>
 800d27c:	2800      	cmp	r0, #0
 800d27e:	d038      	beq.n	800d2f2 <_svfiprintf_r+0x1d6>
 800d280:	4b23      	ldr	r3, [pc, #140]	@ (800d310 <_svfiprintf_r+0x1f4>)
 800d282:	2b00      	cmp	r3, #0
 800d284:	d122      	bne.n	800d2cc <_svfiprintf_r+0x1b0>
 800d286:	2207      	movs	r2, #7
 800d288:	9b07      	ldr	r3, [sp, #28]
 800d28a:	3307      	adds	r3, #7
 800d28c:	4393      	bics	r3, r2
 800d28e:	3308      	adds	r3, #8
 800d290:	9307      	str	r3, [sp, #28]
 800d292:	6963      	ldr	r3, [r4, #20]
 800d294:	9a04      	ldr	r2, [sp, #16]
 800d296:	189b      	adds	r3, r3, r2
 800d298:	6163      	str	r3, [r4, #20]
 800d29a:	e762      	b.n	800d162 <_svfiprintf_r+0x46>
 800d29c:	4343      	muls	r3, r0
 800d29e:	0035      	movs	r5, r6
 800d2a0:	2101      	movs	r1, #1
 800d2a2:	189b      	adds	r3, r3, r2
 800d2a4:	e7a4      	b.n	800d1f0 <_svfiprintf_r+0xd4>
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	200a      	movs	r0, #10
 800d2aa:	0019      	movs	r1, r3
 800d2ac:	3501      	adds	r5, #1
 800d2ae:	6063      	str	r3, [r4, #4]
 800d2b0:	782a      	ldrb	r2, [r5, #0]
 800d2b2:	1c6e      	adds	r6, r5, #1
 800d2b4:	3a30      	subs	r2, #48	@ 0x30
 800d2b6:	2a09      	cmp	r2, #9
 800d2b8:	d903      	bls.n	800d2c2 <_svfiprintf_r+0x1a6>
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d0c8      	beq.n	800d250 <_svfiprintf_r+0x134>
 800d2be:	9109      	str	r1, [sp, #36]	@ 0x24
 800d2c0:	e7c6      	b.n	800d250 <_svfiprintf_r+0x134>
 800d2c2:	4341      	muls	r1, r0
 800d2c4:	0035      	movs	r5, r6
 800d2c6:	2301      	movs	r3, #1
 800d2c8:	1889      	adds	r1, r1, r2
 800d2ca:	e7f1      	b.n	800d2b0 <_svfiprintf_r+0x194>
 800d2cc:	aa07      	add	r2, sp, #28
 800d2ce:	9200      	str	r2, [sp, #0]
 800d2d0:	0021      	movs	r1, r4
 800d2d2:	003a      	movs	r2, r7
 800d2d4:	4b0f      	ldr	r3, [pc, #60]	@ (800d314 <_svfiprintf_r+0x1f8>)
 800d2d6:	9803      	ldr	r0, [sp, #12]
 800d2d8:	f7fd fe0c 	bl	800aef4 <_printf_float>
 800d2dc:	9004      	str	r0, [sp, #16]
 800d2de:	9b04      	ldr	r3, [sp, #16]
 800d2e0:	3301      	adds	r3, #1
 800d2e2:	d1d6      	bne.n	800d292 <_svfiprintf_r+0x176>
 800d2e4:	89bb      	ldrh	r3, [r7, #12]
 800d2e6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d2e8:	065b      	lsls	r3, r3, #25
 800d2ea:	d500      	bpl.n	800d2ee <_svfiprintf_r+0x1d2>
 800d2ec:	e72c      	b.n	800d148 <_svfiprintf_r+0x2c>
 800d2ee:	b021      	add	sp, #132	@ 0x84
 800d2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2f2:	aa07      	add	r2, sp, #28
 800d2f4:	9200      	str	r2, [sp, #0]
 800d2f6:	0021      	movs	r1, r4
 800d2f8:	003a      	movs	r2, r7
 800d2fa:	4b06      	ldr	r3, [pc, #24]	@ (800d314 <_svfiprintf_r+0x1f8>)
 800d2fc:	9803      	ldr	r0, [sp, #12]
 800d2fe:	f7fe f8a7 	bl	800b450 <_printf_i>
 800d302:	e7eb      	b.n	800d2dc <_svfiprintf_r+0x1c0>
 800d304:	0800e026 	.word	0x0800e026
 800d308:	0800e02c 	.word	0x0800e02c
 800d30c:	0800e030 	.word	0x0800e030
 800d310:	0800aef5 	.word	0x0800aef5
 800d314:	0800d05d 	.word	0x0800d05d

0800d318 <__sflush_r>:
 800d318:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d31a:	220c      	movs	r2, #12
 800d31c:	5e8b      	ldrsh	r3, [r1, r2]
 800d31e:	0005      	movs	r5, r0
 800d320:	000c      	movs	r4, r1
 800d322:	071a      	lsls	r2, r3, #28
 800d324:	d456      	bmi.n	800d3d4 <__sflush_r+0xbc>
 800d326:	684a      	ldr	r2, [r1, #4]
 800d328:	2a00      	cmp	r2, #0
 800d32a:	dc02      	bgt.n	800d332 <__sflush_r+0x1a>
 800d32c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800d32e:	2a00      	cmp	r2, #0
 800d330:	dd4e      	ble.n	800d3d0 <__sflush_r+0xb8>
 800d332:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d334:	2f00      	cmp	r7, #0
 800d336:	d04b      	beq.n	800d3d0 <__sflush_r+0xb8>
 800d338:	2200      	movs	r2, #0
 800d33a:	2080      	movs	r0, #128	@ 0x80
 800d33c:	682e      	ldr	r6, [r5, #0]
 800d33e:	602a      	str	r2, [r5, #0]
 800d340:	001a      	movs	r2, r3
 800d342:	0140      	lsls	r0, r0, #5
 800d344:	6a21      	ldr	r1, [r4, #32]
 800d346:	4002      	ands	r2, r0
 800d348:	4203      	tst	r3, r0
 800d34a:	d033      	beq.n	800d3b4 <__sflush_r+0x9c>
 800d34c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d34e:	89a3      	ldrh	r3, [r4, #12]
 800d350:	075b      	lsls	r3, r3, #29
 800d352:	d506      	bpl.n	800d362 <__sflush_r+0x4a>
 800d354:	6863      	ldr	r3, [r4, #4]
 800d356:	1ad2      	subs	r2, r2, r3
 800d358:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d001      	beq.n	800d362 <__sflush_r+0x4a>
 800d35e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d360:	1ad2      	subs	r2, r2, r3
 800d362:	2300      	movs	r3, #0
 800d364:	0028      	movs	r0, r5
 800d366:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d368:	6a21      	ldr	r1, [r4, #32]
 800d36a:	47b8      	blx	r7
 800d36c:	89a2      	ldrh	r2, [r4, #12]
 800d36e:	1c43      	adds	r3, r0, #1
 800d370:	d106      	bne.n	800d380 <__sflush_r+0x68>
 800d372:	6829      	ldr	r1, [r5, #0]
 800d374:	291d      	cmp	r1, #29
 800d376:	d846      	bhi.n	800d406 <__sflush_r+0xee>
 800d378:	4b29      	ldr	r3, [pc, #164]	@ (800d420 <__sflush_r+0x108>)
 800d37a:	40cb      	lsrs	r3, r1
 800d37c:	07db      	lsls	r3, r3, #31
 800d37e:	d542      	bpl.n	800d406 <__sflush_r+0xee>
 800d380:	2300      	movs	r3, #0
 800d382:	6063      	str	r3, [r4, #4]
 800d384:	6923      	ldr	r3, [r4, #16]
 800d386:	6023      	str	r3, [r4, #0]
 800d388:	04d2      	lsls	r2, r2, #19
 800d38a:	d505      	bpl.n	800d398 <__sflush_r+0x80>
 800d38c:	1c43      	adds	r3, r0, #1
 800d38e:	d102      	bne.n	800d396 <__sflush_r+0x7e>
 800d390:	682b      	ldr	r3, [r5, #0]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d100      	bne.n	800d398 <__sflush_r+0x80>
 800d396:	6560      	str	r0, [r4, #84]	@ 0x54
 800d398:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d39a:	602e      	str	r6, [r5, #0]
 800d39c:	2900      	cmp	r1, #0
 800d39e:	d017      	beq.n	800d3d0 <__sflush_r+0xb8>
 800d3a0:	0023      	movs	r3, r4
 800d3a2:	3344      	adds	r3, #68	@ 0x44
 800d3a4:	4299      	cmp	r1, r3
 800d3a6:	d002      	beq.n	800d3ae <__sflush_r+0x96>
 800d3a8:	0028      	movs	r0, r5
 800d3aa:	f7ff f9b5 	bl	800c718 <_free_r>
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800d3b2:	e00d      	b.n	800d3d0 <__sflush_r+0xb8>
 800d3b4:	2301      	movs	r3, #1
 800d3b6:	0028      	movs	r0, r5
 800d3b8:	47b8      	blx	r7
 800d3ba:	0002      	movs	r2, r0
 800d3bc:	1c43      	adds	r3, r0, #1
 800d3be:	d1c6      	bne.n	800d34e <__sflush_r+0x36>
 800d3c0:	682b      	ldr	r3, [r5, #0]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d0c3      	beq.n	800d34e <__sflush_r+0x36>
 800d3c6:	2b1d      	cmp	r3, #29
 800d3c8:	d001      	beq.n	800d3ce <__sflush_r+0xb6>
 800d3ca:	2b16      	cmp	r3, #22
 800d3cc:	d11a      	bne.n	800d404 <__sflush_r+0xec>
 800d3ce:	602e      	str	r6, [r5, #0]
 800d3d0:	2000      	movs	r0, #0
 800d3d2:	e01e      	b.n	800d412 <__sflush_r+0xfa>
 800d3d4:	690e      	ldr	r6, [r1, #16]
 800d3d6:	2e00      	cmp	r6, #0
 800d3d8:	d0fa      	beq.n	800d3d0 <__sflush_r+0xb8>
 800d3da:	680f      	ldr	r7, [r1, #0]
 800d3dc:	600e      	str	r6, [r1, #0]
 800d3de:	1bba      	subs	r2, r7, r6
 800d3e0:	9201      	str	r2, [sp, #4]
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	079b      	lsls	r3, r3, #30
 800d3e6:	d100      	bne.n	800d3ea <__sflush_r+0xd2>
 800d3e8:	694a      	ldr	r2, [r1, #20]
 800d3ea:	60a2      	str	r2, [r4, #8]
 800d3ec:	9b01      	ldr	r3, [sp, #4]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	ddee      	ble.n	800d3d0 <__sflush_r+0xb8>
 800d3f2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d3f4:	0032      	movs	r2, r6
 800d3f6:	001f      	movs	r7, r3
 800d3f8:	0028      	movs	r0, r5
 800d3fa:	9b01      	ldr	r3, [sp, #4]
 800d3fc:	6a21      	ldr	r1, [r4, #32]
 800d3fe:	47b8      	blx	r7
 800d400:	2800      	cmp	r0, #0
 800d402:	dc07      	bgt.n	800d414 <__sflush_r+0xfc>
 800d404:	89a2      	ldrh	r2, [r4, #12]
 800d406:	2340      	movs	r3, #64	@ 0x40
 800d408:	2001      	movs	r0, #1
 800d40a:	4313      	orrs	r3, r2
 800d40c:	b21b      	sxth	r3, r3
 800d40e:	81a3      	strh	r3, [r4, #12]
 800d410:	4240      	negs	r0, r0
 800d412:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d414:	9b01      	ldr	r3, [sp, #4]
 800d416:	1836      	adds	r6, r6, r0
 800d418:	1a1b      	subs	r3, r3, r0
 800d41a:	9301      	str	r3, [sp, #4]
 800d41c:	e7e6      	b.n	800d3ec <__sflush_r+0xd4>
 800d41e:	46c0      	nop			@ (mov r8, r8)
 800d420:	20400001 	.word	0x20400001

0800d424 <_fflush_r>:
 800d424:	690b      	ldr	r3, [r1, #16]
 800d426:	b570      	push	{r4, r5, r6, lr}
 800d428:	0005      	movs	r5, r0
 800d42a:	000c      	movs	r4, r1
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d102      	bne.n	800d436 <_fflush_r+0x12>
 800d430:	2500      	movs	r5, #0
 800d432:	0028      	movs	r0, r5
 800d434:	bd70      	pop	{r4, r5, r6, pc}
 800d436:	2800      	cmp	r0, #0
 800d438:	d004      	beq.n	800d444 <_fflush_r+0x20>
 800d43a:	6a03      	ldr	r3, [r0, #32]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d101      	bne.n	800d444 <_fflush_r+0x20>
 800d440:	f7fe f9a2 	bl	800b788 <__sinit>
 800d444:	220c      	movs	r2, #12
 800d446:	5ea3      	ldrsh	r3, [r4, r2]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d0f1      	beq.n	800d430 <_fflush_r+0xc>
 800d44c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d44e:	07d2      	lsls	r2, r2, #31
 800d450:	d404      	bmi.n	800d45c <_fflush_r+0x38>
 800d452:	059b      	lsls	r3, r3, #22
 800d454:	d402      	bmi.n	800d45c <_fflush_r+0x38>
 800d456:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d458:	f7fe fad3 	bl	800ba02 <__retarget_lock_acquire_recursive>
 800d45c:	0028      	movs	r0, r5
 800d45e:	0021      	movs	r1, r4
 800d460:	f7ff ff5a 	bl	800d318 <__sflush_r>
 800d464:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d466:	0005      	movs	r5, r0
 800d468:	07db      	lsls	r3, r3, #31
 800d46a:	d4e2      	bmi.n	800d432 <_fflush_r+0xe>
 800d46c:	89a3      	ldrh	r3, [r4, #12]
 800d46e:	059b      	lsls	r3, r3, #22
 800d470:	d4df      	bmi.n	800d432 <_fflush_r+0xe>
 800d472:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d474:	f7fe fac6 	bl	800ba04 <__retarget_lock_release_recursive>
 800d478:	e7db      	b.n	800d432 <_fflush_r+0xe>

0800d47a <memmove>:
 800d47a:	b510      	push	{r4, lr}
 800d47c:	4288      	cmp	r0, r1
 800d47e:	d902      	bls.n	800d486 <memmove+0xc>
 800d480:	188b      	adds	r3, r1, r2
 800d482:	4298      	cmp	r0, r3
 800d484:	d308      	bcc.n	800d498 <memmove+0x1e>
 800d486:	2300      	movs	r3, #0
 800d488:	429a      	cmp	r2, r3
 800d48a:	d007      	beq.n	800d49c <memmove+0x22>
 800d48c:	5ccc      	ldrb	r4, [r1, r3]
 800d48e:	54c4      	strb	r4, [r0, r3]
 800d490:	3301      	adds	r3, #1
 800d492:	e7f9      	b.n	800d488 <memmove+0xe>
 800d494:	5c8b      	ldrb	r3, [r1, r2]
 800d496:	5483      	strb	r3, [r0, r2]
 800d498:	3a01      	subs	r2, #1
 800d49a:	d2fb      	bcs.n	800d494 <memmove+0x1a>
 800d49c:	bd10      	pop	{r4, pc}
	...

0800d4a0 <_sbrk_r>:
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	b570      	push	{r4, r5, r6, lr}
 800d4a4:	4d06      	ldr	r5, [pc, #24]	@ (800d4c0 <_sbrk_r+0x20>)
 800d4a6:	0004      	movs	r4, r0
 800d4a8:	0008      	movs	r0, r1
 800d4aa:	602b      	str	r3, [r5, #0]
 800d4ac:	f7f7 fe02 	bl	80050b4 <_sbrk>
 800d4b0:	1c43      	adds	r3, r0, #1
 800d4b2:	d103      	bne.n	800d4bc <_sbrk_r+0x1c>
 800d4b4:	682b      	ldr	r3, [r5, #0]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d000      	beq.n	800d4bc <_sbrk_r+0x1c>
 800d4ba:	6023      	str	r3, [r4, #0]
 800d4bc:	bd70      	pop	{r4, r5, r6, pc}
 800d4be:	46c0      	nop			@ (mov r8, r8)
 800d4c0:	20000750 	.word	0x20000750

0800d4c4 <memcpy>:
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	b510      	push	{r4, lr}
 800d4c8:	429a      	cmp	r2, r3
 800d4ca:	d100      	bne.n	800d4ce <memcpy+0xa>
 800d4cc:	bd10      	pop	{r4, pc}
 800d4ce:	5ccc      	ldrb	r4, [r1, r3]
 800d4d0:	54c4      	strb	r4, [r0, r3]
 800d4d2:	3301      	adds	r3, #1
 800d4d4:	e7f8      	b.n	800d4c8 <memcpy+0x4>
	...

0800d4d8 <__assert_func>:
 800d4d8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800d4da:	0014      	movs	r4, r2
 800d4dc:	001a      	movs	r2, r3
 800d4de:	4b09      	ldr	r3, [pc, #36]	@ (800d504 <__assert_func+0x2c>)
 800d4e0:	0005      	movs	r5, r0
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	000e      	movs	r6, r1
 800d4e6:	68d8      	ldr	r0, [r3, #12]
 800d4e8:	4b07      	ldr	r3, [pc, #28]	@ (800d508 <__assert_func+0x30>)
 800d4ea:	2c00      	cmp	r4, #0
 800d4ec:	d101      	bne.n	800d4f2 <__assert_func+0x1a>
 800d4ee:	4b07      	ldr	r3, [pc, #28]	@ (800d50c <__assert_func+0x34>)
 800d4f0:	001c      	movs	r4, r3
 800d4f2:	4907      	ldr	r1, [pc, #28]	@ (800d510 <__assert_func+0x38>)
 800d4f4:	9301      	str	r3, [sp, #4]
 800d4f6:	9402      	str	r4, [sp, #8]
 800d4f8:	002b      	movs	r3, r5
 800d4fa:	9600      	str	r6, [sp, #0]
 800d4fc:	f000 f886 	bl	800d60c <fiprintf>
 800d500:	f000 f894 	bl	800d62c <abort>
 800d504:	20000028 	.word	0x20000028
 800d508:	0800e041 	.word	0x0800e041
 800d50c:	0800e07c 	.word	0x0800e07c
 800d510:	0800e04e 	.word	0x0800e04e

0800d514 <_calloc_r>:
 800d514:	b570      	push	{r4, r5, r6, lr}
 800d516:	0c0b      	lsrs	r3, r1, #16
 800d518:	0c15      	lsrs	r5, r2, #16
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d11e      	bne.n	800d55c <_calloc_r+0x48>
 800d51e:	2d00      	cmp	r5, #0
 800d520:	d10c      	bne.n	800d53c <_calloc_r+0x28>
 800d522:	b289      	uxth	r1, r1
 800d524:	b294      	uxth	r4, r2
 800d526:	434c      	muls	r4, r1
 800d528:	0021      	movs	r1, r4
 800d52a:	f7ff f96b 	bl	800c804 <_malloc_r>
 800d52e:	1e05      	subs	r5, r0, #0
 800d530:	d01b      	beq.n	800d56a <_calloc_r+0x56>
 800d532:	0022      	movs	r2, r4
 800d534:	2100      	movs	r1, #0
 800d536:	f7fe f9c9 	bl	800b8cc <memset>
 800d53a:	e016      	b.n	800d56a <_calloc_r+0x56>
 800d53c:	1c2b      	adds	r3, r5, #0
 800d53e:	1c0c      	adds	r4, r1, #0
 800d540:	b289      	uxth	r1, r1
 800d542:	b292      	uxth	r2, r2
 800d544:	434a      	muls	r2, r1
 800d546:	b29b      	uxth	r3, r3
 800d548:	b2a1      	uxth	r1, r4
 800d54a:	4359      	muls	r1, r3
 800d54c:	0c14      	lsrs	r4, r2, #16
 800d54e:	190c      	adds	r4, r1, r4
 800d550:	0c23      	lsrs	r3, r4, #16
 800d552:	d107      	bne.n	800d564 <_calloc_r+0x50>
 800d554:	0424      	lsls	r4, r4, #16
 800d556:	b292      	uxth	r2, r2
 800d558:	4314      	orrs	r4, r2
 800d55a:	e7e5      	b.n	800d528 <_calloc_r+0x14>
 800d55c:	2d00      	cmp	r5, #0
 800d55e:	d101      	bne.n	800d564 <_calloc_r+0x50>
 800d560:	1c14      	adds	r4, r2, #0
 800d562:	e7ed      	b.n	800d540 <_calloc_r+0x2c>
 800d564:	230c      	movs	r3, #12
 800d566:	2500      	movs	r5, #0
 800d568:	6003      	str	r3, [r0, #0]
 800d56a:	0028      	movs	r0, r5
 800d56c:	bd70      	pop	{r4, r5, r6, pc}

0800d56e <__ascii_mbtowc>:
 800d56e:	b082      	sub	sp, #8
 800d570:	2900      	cmp	r1, #0
 800d572:	d100      	bne.n	800d576 <__ascii_mbtowc+0x8>
 800d574:	a901      	add	r1, sp, #4
 800d576:	1e10      	subs	r0, r2, #0
 800d578:	d006      	beq.n	800d588 <__ascii_mbtowc+0x1a>
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d006      	beq.n	800d58c <__ascii_mbtowc+0x1e>
 800d57e:	7813      	ldrb	r3, [r2, #0]
 800d580:	600b      	str	r3, [r1, #0]
 800d582:	7810      	ldrb	r0, [r2, #0]
 800d584:	1e43      	subs	r3, r0, #1
 800d586:	4198      	sbcs	r0, r3
 800d588:	b002      	add	sp, #8
 800d58a:	4770      	bx	lr
 800d58c:	2002      	movs	r0, #2
 800d58e:	4240      	negs	r0, r0
 800d590:	e7fa      	b.n	800d588 <__ascii_mbtowc+0x1a>

0800d592 <_realloc_r>:
 800d592:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d594:	0006      	movs	r6, r0
 800d596:	000c      	movs	r4, r1
 800d598:	0015      	movs	r5, r2
 800d59a:	2900      	cmp	r1, #0
 800d59c:	d105      	bne.n	800d5aa <_realloc_r+0x18>
 800d59e:	0011      	movs	r1, r2
 800d5a0:	f7ff f930 	bl	800c804 <_malloc_r>
 800d5a4:	0004      	movs	r4, r0
 800d5a6:	0020      	movs	r0, r4
 800d5a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d5aa:	2a00      	cmp	r2, #0
 800d5ac:	d103      	bne.n	800d5b6 <_realloc_r+0x24>
 800d5ae:	f7ff f8b3 	bl	800c718 <_free_r>
 800d5b2:	002c      	movs	r4, r5
 800d5b4:	e7f7      	b.n	800d5a6 <_realloc_r+0x14>
 800d5b6:	f000 f840 	bl	800d63a <_malloc_usable_size_r>
 800d5ba:	0007      	movs	r7, r0
 800d5bc:	4285      	cmp	r5, r0
 800d5be:	d802      	bhi.n	800d5c6 <_realloc_r+0x34>
 800d5c0:	0843      	lsrs	r3, r0, #1
 800d5c2:	42ab      	cmp	r3, r5
 800d5c4:	d3ef      	bcc.n	800d5a6 <_realloc_r+0x14>
 800d5c6:	0029      	movs	r1, r5
 800d5c8:	0030      	movs	r0, r6
 800d5ca:	f7ff f91b 	bl	800c804 <_malloc_r>
 800d5ce:	9001      	str	r0, [sp, #4]
 800d5d0:	2800      	cmp	r0, #0
 800d5d2:	d101      	bne.n	800d5d8 <_realloc_r+0x46>
 800d5d4:	9c01      	ldr	r4, [sp, #4]
 800d5d6:	e7e6      	b.n	800d5a6 <_realloc_r+0x14>
 800d5d8:	002a      	movs	r2, r5
 800d5da:	42bd      	cmp	r5, r7
 800d5dc:	d900      	bls.n	800d5e0 <_realloc_r+0x4e>
 800d5de:	003a      	movs	r2, r7
 800d5e0:	0021      	movs	r1, r4
 800d5e2:	9801      	ldr	r0, [sp, #4]
 800d5e4:	f7ff ff6e 	bl	800d4c4 <memcpy>
 800d5e8:	0021      	movs	r1, r4
 800d5ea:	0030      	movs	r0, r6
 800d5ec:	f7ff f894 	bl	800c718 <_free_r>
 800d5f0:	e7f0      	b.n	800d5d4 <_realloc_r+0x42>

0800d5f2 <__ascii_wctomb>:
 800d5f2:	0003      	movs	r3, r0
 800d5f4:	1e08      	subs	r0, r1, #0
 800d5f6:	d005      	beq.n	800d604 <__ascii_wctomb+0x12>
 800d5f8:	2aff      	cmp	r2, #255	@ 0xff
 800d5fa:	d904      	bls.n	800d606 <__ascii_wctomb+0x14>
 800d5fc:	228a      	movs	r2, #138	@ 0x8a
 800d5fe:	2001      	movs	r0, #1
 800d600:	601a      	str	r2, [r3, #0]
 800d602:	4240      	negs	r0, r0
 800d604:	4770      	bx	lr
 800d606:	2001      	movs	r0, #1
 800d608:	700a      	strb	r2, [r1, #0]
 800d60a:	e7fb      	b.n	800d604 <__ascii_wctomb+0x12>

0800d60c <fiprintf>:
 800d60c:	b40e      	push	{r1, r2, r3}
 800d60e:	b517      	push	{r0, r1, r2, r4, lr}
 800d610:	4c05      	ldr	r4, [pc, #20]	@ (800d628 <fiprintf+0x1c>)
 800d612:	ab05      	add	r3, sp, #20
 800d614:	cb04      	ldmia	r3!, {r2}
 800d616:	0001      	movs	r1, r0
 800d618:	6820      	ldr	r0, [r4, #0]
 800d61a:	9301      	str	r3, [sp, #4]
 800d61c:	f000 f83c 	bl	800d698 <_vfiprintf_r>
 800d620:	bc1e      	pop	{r1, r2, r3, r4}
 800d622:	bc08      	pop	{r3}
 800d624:	b003      	add	sp, #12
 800d626:	4718      	bx	r3
 800d628:	20000028 	.word	0x20000028

0800d62c <abort>:
 800d62c:	2006      	movs	r0, #6
 800d62e:	b510      	push	{r4, lr}
 800d630:	f000 fa18 	bl	800da64 <raise>
 800d634:	2001      	movs	r0, #1
 800d636:	f7f7 fccb 	bl	8004fd0 <_exit>

0800d63a <_malloc_usable_size_r>:
 800d63a:	1f0b      	subs	r3, r1, #4
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	1f18      	subs	r0, r3, #4
 800d640:	2b00      	cmp	r3, #0
 800d642:	da01      	bge.n	800d648 <_malloc_usable_size_r+0xe>
 800d644:	580b      	ldr	r3, [r1, r0]
 800d646:	18c0      	adds	r0, r0, r3
 800d648:	4770      	bx	lr

0800d64a <__sfputc_r>:
 800d64a:	6893      	ldr	r3, [r2, #8]
 800d64c:	b510      	push	{r4, lr}
 800d64e:	3b01      	subs	r3, #1
 800d650:	6093      	str	r3, [r2, #8]
 800d652:	2b00      	cmp	r3, #0
 800d654:	da04      	bge.n	800d660 <__sfputc_r+0x16>
 800d656:	6994      	ldr	r4, [r2, #24]
 800d658:	42a3      	cmp	r3, r4
 800d65a:	db07      	blt.n	800d66c <__sfputc_r+0x22>
 800d65c:	290a      	cmp	r1, #10
 800d65e:	d005      	beq.n	800d66c <__sfputc_r+0x22>
 800d660:	6813      	ldr	r3, [r2, #0]
 800d662:	1c58      	adds	r0, r3, #1
 800d664:	6010      	str	r0, [r2, #0]
 800d666:	7019      	strb	r1, [r3, #0]
 800d668:	0008      	movs	r0, r1
 800d66a:	bd10      	pop	{r4, pc}
 800d66c:	f000 f930 	bl	800d8d0 <__swbuf_r>
 800d670:	0001      	movs	r1, r0
 800d672:	e7f9      	b.n	800d668 <__sfputc_r+0x1e>

0800d674 <__sfputs_r>:
 800d674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d676:	0006      	movs	r6, r0
 800d678:	000f      	movs	r7, r1
 800d67a:	0014      	movs	r4, r2
 800d67c:	18d5      	adds	r5, r2, r3
 800d67e:	42ac      	cmp	r4, r5
 800d680:	d101      	bne.n	800d686 <__sfputs_r+0x12>
 800d682:	2000      	movs	r0, #0
 800d684:	e007      	b.n	800d696 <__sfputs_r+0x22>
 800d686:	7821      	ldrb	r1, [r4, #0]
 800d688:	003a      	movs	r2, r7
 800d68a:	0030      	movs	r0, r6
 800d68c:	f7ff ffdd 	bl	800d64a <__sfputc_r>
 800d690:	3401      	adds	r4, #1
 800d692:	1c43      	adds	r3, r0, #1
 800d694:	d1f3      	bne.n	800d67e <__sfputs_r+0xa>
 800d696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d698 <_vfiprintf_r>:
 800d698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d69a:	b0a1      	sub	sp, #132	@ 0x84
 800d69c:	000f      	movs	r7, r1
 800d69e:	0015      	movs	r5, r2
 800d6a0:	001e      	movs	r6, r3
 800d6a2:	9003      	str	r0, [sp, #12]
 800d6a4:	2800      	cmp	r0, #0
 800d6a6:	d004      	beq.n	800d6b2 <_vfiprintf_r+0x1a>
 800d6a8:	6a03      	ldr	r3, [r0, #32]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d101      	bne.n	800d6b2 <_vfiprintf_r+0x1a>
 800d6ae:	f7fe f86b 	bl	800b788 <__sinit>
 800d6b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d6b4:	07db      	lsls	r3, r3, #31
 800d6b6:	d405      	bmi.n	800d6c4 <_vfiprintf_r+0x2c>
 800d6b8:	89bb      	ldrh	r3, [r7, #12]
 800d6ba:	059b      	lsls	r3, r3, #22
 800d6bc:	d402      	bmi.n	800d6c4 <_vfiprintf_r+0x2c>
 800d6be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d6c0:	f7fe f99f 	bl	800ba02 <__retarget_lock_acquire_recursive>
 800d6c4:	89bb      	ldrh	r3, [r7, #12]
 800d6c6:	071b      	lsls	r3, r3, #28
 800d6c8:	d502      	bpl.n	800d6d0 <_vfiprintf_r+0x38>
 800d6ca:	693b      	ldr	r3, [r7, #16]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d113      	bne.n	800d6f8 <_vfiprintf_r+0x60>
 800d6d0:	0039      	movs	r1, r7
 800d6d2:	9803      	ldr	r0, [sp, #12]
 800d6d4:	f000 f93e 	bl	800d954 <__swsetup_r>
 800d6d8:	2800      	cmp	r0, #0
 800d6da:	d00d      	beq.n	800d6f8 <_vfiprintf_r+0x60>
 800d6dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d6de:	07db      	lsls	r3, r3, #31
 800d6e0:	d503      	bpl.n	800d6ea <_vfiprintf_r+0x52>
 800d6e2:	2001      	movs	r0, #1
 800d6e4:	4240      	negs	r0, r0
 800d6e6:	b021      	add	sp, #132	@ 0x84
 800d6e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6ea:	89bb      	ldrh	r3, [r7, #12]
 800d6ec:	059b      	lsls	r3, r3, #22
 800d6ee:	d4f8      	bmi.n	800d6e2 <_vfiprintf_r+0x4a>
 800d6f0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d6f2:	f7fe f987 	bl	800ba04 <__retarget_lock_release_recursive>
 800d6f6:	e7f4      	b.n	800d6e2 <_vfiprintf_r+0x4a>
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	ac08      	add	r4, sp, #32
 800d6fc:	6163      	str	r3, [r4, #20]
 800d6fe:	3320      	adds	r3, #32
 800d700:	7663      	strb	r3, [r4, #25]
 800d702:	3310      	adds	r3, #16
 800d704:	76a3      	strb	r3, [r4, #26]
 800d706:	9607      	str	r6, [sp, #28]
 800d708:	002e      	movs	r6, r5
 800d70a:	7833      	ldrb	r3, [r6, #0]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d001      	beq.n	800d714 <_vfiprintf_r+0x7c>
 800d710:	2b25      	cmp	r3, #37	@ 0x25
 800d712:	d148      	bne.n	800d7a6 <_vfiprintf_r+0x10e>
 800d714:	1b73      	subs	r3, r6, r5
 800d716:	9305      	str	r3, [sp, #20]
 800d718:	42ae      	cmp	r6, r5
 800d71a:	d00b      	beq.n	800d734 <_vfiprintf_r+0x9c>
 800d71c:	002a      	movs	r2, r5
 800d71e:	0039      	movs	r1, r7
 800d720:	9803      	ldr	r0, [sp, #12]
 800d722:	f7ff ffa7 	bl	800d674 <__sfputs_r>
 800d726:	3001      	adds	r0, #1
 800d728:	d100      	bne.n	800d72c <_vfiprintf_r+0x94>
 800d72a:	e0ae      	b.n	800d88a <_vfiprintf_r+0x1f2>
 800d72c:	6963      	ldr	r3, [r4, #20]
 800d72e:	9a05      	ldr	r2, [sp, #20]
 800d730:	189b      	adds	r3, r3, r2
 800d732:	6163      	str	r3, [r4, #20]
 800d734:	7833      	ldrb	r3, [r6, #0]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d100      	bne.n	800d73c <_vfiprintf_r+0xa4>
 800d73a:	e0a6      	b.n	800d88a <_vfiprintf_r+0x1f2>
 800d73c:	2201      	movs	r2, #1
 800d73e:	2300      	movs	r3, #0
 800d740:	4252      	negs	r2, r2
 800d742:	6062      	str	r2, [r4, #4]
 800d744:	a904      	add	r1, sp, #16
 800d746:	3254      	adds	r2, #84	@ 0x54
 800d748:	1852      	adds	r2, r2, r1
 800d74a:	1c75      	adds	r5, r6, #1
 800d74c:	6023      	str	r3, [r4, #0]
 800d74e:	60e3      	str	r3, [r4, #12]
 800d750:	60a3      	str	r3, [r4, #8]
 800d752:	7013      	strb	r3, [r2, #0]
 800d754:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d756:	4b59      	ldr	r3, [pc, #356]	@ (800d8bc <_vfiprintf_r+0x224>)
 800d758:	2205      	movs	r2, #5
 800d75a:	0018      	movs	r0, r3
 800d75c:	7829      	ldrb	r1, [r5, #0]
 800d75e:	9305      	str	r3, [sp, #20]
 800d760:	f7fe f959 	bl	800ba16 <memchr>
 800d764:	1c6e      	adds	r6, r5, #1
 800d766:	2800      	cmp	r0, #0
 800d768:	d11f      	bne.n	800d7aa <_vfiprintf_r+0x112>
 800d76a:	6822      	ldr	r2, [r4, #0]
 800d76c:	06d3      	lsls	r3, r2, #27
 800d76e:	d504      	bpl.n	800d77a <_vfiprintf_r+0xe2>
 800d770:	2353      	movs	r3, #83	@ 0x53
 800d772:	a904      	add	r1, sp, #16
 800d774:	185b      	adds	r3, r3, r1
 800d776:	2120      	movs	r1, #32
 800d778:	7019      	strb	r1, [r3, #0]
 800d77a:	0713      	lsls	r3, r2, #28
 800d77c:	d504      	bpl.n	800d788 <_vfiprintf_r+0xf0>
 800d77e:	2353      	movs	r3, #83	@ 0x53
 800d780:	a904      	add	r1, sp, #16
 800d782:	185b      	adds	r3, r3, r1
 800d784:	212b      	movs	r1, #43	@ 0x2b
 800d786:	7019      	strb	r1, [r3, #0]
 800d788:	782b      	ldrb	r3, [r5, #0]
 800d78a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d78c:	d016      	beq.n	800d7bc <_vfiprintf_r+0x124>
 800d78e:	002e      	movs	r6, r5
 800d790:	2100      	movs	r1, #0
 800d792:	200a      	movs	r0, #10
 800d794:	68e3      	ldr	r3, [r4, #12]
 800d796:	7832      	ldrb	r2, [r6, #0]
 800d798:	1c75      	adds	r5, r6, #1
 800d79a:	3a30      	subs	r2, #48	@ 0x30
 800d79c:	2a09      	cmp	r2, #9
 800d79e:	d950      	bls.n	800d842 <_vfiprintf_r+0x1aa>
 800d7a0:	2900      	cmp	r1, #0
 800d7a2:	d111      	bne.n	800d7c8 <_vfiprintf_r+0x130>
 800d7a4:	e017      	b.n	800d7d6 <_vfiprintf_r+0x13e>
 800d7a6:	3601      	adds	r6, #1
 800d7a8:	e7af      	b.n	800d70a <_vfiprintf_r+0x72>
 800d7aa:	9b05      	ldr	r3, [sp, #20]
 800d7ac:	6822      	ldr	r2, [r4, #0]
 800d7ae:	1ac0      	subs	r0, r0, r3
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	4083      	lsls	r3, r0
 800d7b4:	4313      	orrs	r3, r2
 800d7b6:	0035      	movs	r5, r6
 800d7b8:	6023      	str	r3, [r4, #0]
 800d7ba:	e7cc      	b.n	800d756 <_vfiprintf_r+0xbe>
 800d7bc:	9b07      	ldr	r3, [sp, #28]
 800d7be:	1d19      	adds	r1, r3, #4
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	9107      	str	r1, [sp, #28]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	db01      	blt.n	800d7cc <_vfiprintf_r+0x134>
 800d7c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d7ca:	e004      	b.n	800d7d6 <_vfiprintf_r+0x13e>
 800d7cc:	425b      	negs	r3, r3
 800d7ce:	60e3      	str	r3, [r4, #12]
 800d7d0:	2302      	movs	r3, #2
 800d7d2:	4313      	orrs	r3, r2
 800d7d4:	6023      	str	r3, [r4, #0]
 800d7d6:	7833      	ldrb	r3, [r6, #0]
 800d7d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d7da:	d10c      	bne.n	800d7f6 <_vfiprintf_r+0x15e>
 800d7dc:	7873      	ldrb	r3, [r6, #1]
 800d7de:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7e0:	d134      	bne.n	800d84c <_vfiprintf_r+0x1b4>
 800d7e2:	9b07      	ldr	r3, [sp, #28]
 800d7e4:	3602      	adds	r6, #2
 800d7e6:	1d1a      	adds	r2, r3, #4
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	9207      	str	r2, [sp, #28]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	da01      	bge.n	800d7f4 <_vfiprintf_r+0x15c>
 800d7f0:	2301      	movs	r3, #1
 800d7f2:	425b      	negs	r3, r3
 800d7f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7f6:	4d32      	ldr	r5, [pc, #200]	@ (800d8c0 <_vfiprintf_r+0x228>)
 800d7f8:	2203      	movs	r2, #3
 800d7fa:	0028      	movs	r0, r5
 800d7fc:	7831      	ldrb	r1, [r6, #0]
 800d7fe:	f7fe f90a 	bl	800ba16 <memchr>
 800d802:	2800      	cmp	r0, #0
 800d804:	d006      	beq.n	800d814 <_vfiprintf_r+0x17c>
 800d806:	2340      	movs	r3, #64	@ 0x40
 800d808:	1b40      	subs	r0, r0, r5
 800d80a:	4083      	lsls	r3, r0
 800d80c:	6822      	ldr	r2, [r4, #0]
 800d80e:	3601      	adds	r6, #1
 800d810:	4313      	orrs	r3, r2
 800d812:	6023      	str	r3, [r4, #0]
 800d814:	7831      	ldrb	r1, [r6, #0]
 800d816:	2206      	movs	r2, #6
 800d818:	482a      	ldr	r0, [pc, #168]	@ (800d8c4 <_vfiprintf_r+0x22c>)
 800d81a:	1c75      	adds	r5, r6, #1
 800d81c:	7621      	strb	r1, [r4, #24]
 800d81e:	f7fe f8fa 	bl	800ba16 <memchr>
 800d822:	2800      	cmp	r0, #0
 800d824:	d040      	beq.n	800d8a8 <_vfiprintf_r+0x210>
 800d826:	4b28      	ldr	r3, [pc, #160]	@ (800d8c8 <_vfiprintf_r+0x230>)
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d122      	bne.n	800d872 <_vfiprintf_r+0x1da>
 800d82c:	2207      	movs	r2, #7
 800d82e:	9b07      	ldr	r3, [sp, #28]
 800d830:	3307      	adds	r3, #7
 800d832:	4393      	bics	r3, r2
 800d834:	3308      	adds	r3, #8
 800d836:	9307      	str	r3, [sp, #28]
 800d838:	6963      	ldr	r3, [r4, #20]
 800d83a:	9a04      	ldr	r2, [sp, #16]
 800d83c:	189b      	adds	r3, r3, r2
 800d83e:	6163      	str	r3, [r4, #20]
 800d840:	e762      	b.n	800d708 <_vfiprintf_r+0x70>
 800d842:	4343      	muls	r3, r0
 800d844:	002e      	movs	r6, r5
 800d846:	2101      	movs	r1, #1
 800d848:	189b      	adds	r3, r3, r2
 800d84a:	e7a4      	b.n	800d796 <_vfiprintf_r+0xfe>
 800d84c:	2300      	movs	r3, #0
 800d84e:	200a      	movs	r0, #10
 800d850:	0019      	movs	r1, r3
 800d852:	3601      	adds	r6, #1
 800d854:	6063      	str	r3, [r4, #4]
 800d856:	7832      	ldrb	r2, [r6, #0]
 800d858:	1c75      	adds	r5, r6, #1
 800d85a:	3a30      	subs	r2, #48	@ 0x30
 800d85c:	2a09      	cmp	r2, #9
 800d85e:	d903      	bls.n	800d868 <_vfiprintf_r+0x1d0>
 800d860:	2b00      	cmp	r3, #0
 800d862:	d0c8      	beq.n	800d7f6 <_vfiprintf_r+0x15e>
 800d864:	9109      	str	r1, [sp, #36]	@ 0x24
 800d866:	e7c6      	b.n	800d7f6 <_vfiprintf_r+0x15e>
 800d868:	4341      	muls	r1, r0
 800d86a:	002e      	movs	r6, r5
 800d86c:	2301      	movs	r3, #1
 800d86e:	1889      	adds	r1, r1, r2
 800d870:	e7f1      	b.n	800d856 <_vfiprintf_r+0x1be>
 800d872:	aa07      	add	r2, sp, #28
 800d874:	9200      	str	r2, [sp, #0]
 800d876:	0021      	movs	r1, r4
 800d878:	003a      	movs	r2, r7
 800d87a:	4b14      	ldr	r3, [pc, #80]	@ (800d8cc <_vfiprintf_r+0x234>)
 800d87c:	9803      	ldr	r0, [sp, #12]
 800d87e:	f7fd fb39 	bl	800aef4 <_printf_float>
 800d882:	9004      	str	r0, [sp, #16]
 800d884:	9b04      	ldr	r3, [sp, #16]
 800d886:	3301      	adds	r3, #1
 800d888:	d1d6      	bne.n	800d838 <_vfiprintf_r+0x1a0>
 800d88a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d88c:	07db      	lsls	r3, r3, #31
 800d88e:	d405      	bmi.n	800d89c <_vfiprintf_r+0x204>
 800d890:	89bb      	ldrh	r3, [r7, #12]
 800d892:	059b      	lsls	r3, r3, #22
 800d894:	d402      	bmi.n	800d89c <_vfiprintf_r+0x204>
 800d896:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d898:	f7fe f8b4 	bl	800ba04 <__retarget_lock_release_recursive>
 800d89c:	89bb      	ldrh	r3, [r7, #12]
 800d89e:	065b      	lsls	r3, r3, #25
 800d8a0:	d500      	bpl.n	800d8a4 <_vfiprintf_r+0x20c>
 800d8a2:	e71e      	b.n	800d6e2 <_vfiprintf_r+0x4a>
 800d8a4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d8a6:	e71e      	b.n	800d6e6 <_vfiprintf_r+0x4e>
 800d8a8:	aa07      	add	r2, sp, #28
 800d8aa:	9200      	str	r2, [sp, #0]
 800d8ac:	0021      	movs	r1, r4
 800d8ae:	003a      	movs	r2, r7
 800d8b0:	4b06      	ldr	r3, [pc, #24]	@ (800d8cc <_vfiprintf_r+0x234>)
 800d8b2:	9803      	ldr	r0, [sp, #12]
 800d8b4:	f7fd fdcc 	bl	800b450 <_printf_i>
 800d8b8:	e7e3      	b.n	800d882 <_vfiprintf_r+0x1ea>
 800d8ba:	46c0      	nop			@ (mov r8, r8)
 800d8bc:	0800e026 	.word	0x0800e026
 800d8c0:	0800e02c 	.word	0x0800e02c
 800d8c4:	0800e030 	.word	0x0800e030
 800d8c8:	0800aef5 	.word	0x0800aef5
 800d8cc:	0800d675 	.word	0x0800d675

0800d8d0 <__swbuf_r>:
 800d8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8d2:	0006      	movs	r6, r0
 800d8d4:	000d      	movs	r5, r1
 800d8d6:	0014      	movs	r4, r2
 800d8d8:	2800      	cmp	r0, #0
 800d8da:	d004      	beq.n	800d8e6 <__swbuf_r+0x16>
 800d8dc:	6a03      	ldr	r3, [r0, #32]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d101      	bne.n	800d8e6 <__swbuf_r+0x16>
 800d8e2:	f7fd ff51 	bl	800b788 <__sinit>
 800d8e6:	69a3      	ldr	r3, [r4, #24]
 800d8e8:	60a3      	str	r3, [r4, #8]
 800d8ea:	89a3      	ldrh	r3, [r4, #12]
 800d8ec:	071b      	lsls	r3, r3, #28
 800d8ee:	d502      	bpl.n	800d8f6 <__swbuf_r+0x26>
 800d8f0:	6923      	ldr	r3, [r4, #16]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d109      	bne.n	800d90a <__swbuf_r+0x3a>
 800d8f6:	0021      	movs	r1, r4
 800d8f8:	0030      	movs	r0, r6
 800d8fa:	f000 f82b 	bl	800d954 <__swsetup_r>
 800d8fe:	2800      	cmp	r0, #0
 800d900:	d003      	beq.n	800d90a <__swbuf_r+0x3a>
 800d902:	2501      	movs	r5, #1
 800d904:	426d      	negs	r5, r5
 800d906:	0028      	movs	r0, r5
 800d908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d90a:	6923      	ldr	r3, [r4, #16]
 800d90c:	6820      	ldr	r0, [r4, #0]
 800d90e:	b2ef      	uxtb	r7, r5
 800d910:	1ac0      	subs	r0, r0, r3
 800d912:	6963      	ldr	r3, [r4, #20]
 800d914:	b2ed      	uxtb	r5, r5
 800d916:	4283      	cmp	r3, r0
 800d918:	dc05      	bgt.n	800d926 <__swbuf_r+0x56>
 800d91a:	0021      	movs	r1, r4
 800d91c:	0030      	movs	r0, r6
 800d91e:	f7ff fd81 	bl	800d424 <_fflush_r>
 800d922:	2800      	cmp	r0, #0
 800d924:	d1ed      	bne.n	800d902 <__swbuf_r+0x32>
 800d926:	68a3      	ldr	r3, [r4, #8]
 800d928:	3001      	adds	r0, #1
 800d92a:	3b01      	subs	r3, #1
 800d92c:	60a3      	str	r3, [r4, #8]
 800d92e:	6823      	ldr	r3, [r4, #0]
 800d930:	1c5a      	adds	r2, r3, #1
 800d932:	6022      	str	r2, [r4, #0]
 800d934:	701f      	strb	r7, [r3, #0]
 800d936:	6963      	ldr	r3, [r4, #20]
 800d938:	4283      	cmp	r3, r0
 800d93a:	d004      	beq.n	800d946 <__swbuf_r+0x76>
 800d93c:	89a3      	ldrh	r3, [r4, #12]
 800d93e:	07db      	lsls	r3, r3, #31
 800d940:	d5e1      	bpl.n	800d906 <__swbuf_r+0x36>
 800d942:	2d0a      	cmp	r5, #10
 800d944:	d1df      	bne.n	800d906 <__swbuf_r+0x36>
 800d946:	0021      	movs	r1, r4
 800d948:	0030      	movs	r0, r6
 800d94a:	f7ff fd6b 	bl	800d424 <_fflush_r>
 800d94e:	2800      	cmp	r0, #0
 800d950:	d0d9      	beq.n	800d906 <__swbuf_r+0x36>
 800d952:	e7d6      	b.n	800d902 <__swbuf_r+0x32>

0800d954 <__swsetup_r>:
 800d954:	4b2d      	ldr	r3, [pc, #180]	@ (800da0c <__swsetup_r+0xb8>)
 800d956:	b570      	push	{r4, r5, r6, lr}
 800d958:	0005      	movs	r5, r0
 800d95a:	6818      	ldr	r0, [r3, #0]
 800d95c:	000c      	movs	r4, r1
 800d95e:	2800      	cmp	r0, #0
 800d960:	d004      	beq.n	800d96c <__swsetup_r+0x18>
 800d962:	6a03      	ldr	r3, [r0, #32]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d101      	bne.n	800d96c <__swsetup_r+0x18>
 800d968:	f7fd ff0e 	bl	800b788 <__sinit>
 800d96c:	220c      	movs	r2, #12
 800d96e:	5ea3      	ldrsh	r3, [r4, r2]
 800d970:	071a      	lsls	r2, r3, #28
 800d972:	d423      	bmi.n	800d9bc <__swsetup_r+0x68>
 800d974:	06da      	lsls	r2, r3, #27
 800d976:	d407      	bmi.n	800d988 <__swsetup_r+0x34>
 800d978:	2209      	movs	r2, #9
 800d97a:	602a      	str	r2, [r5, #0]
 800d97c:	2240      	movs	r2, #64	@ 0x40
 800d97e:	2001      	movs	r0, #1
 800d980:	4313      	orrs	r3, r2
 800d982:	81a3      	strh	r3, [r4, #12]
 800d984:	4240      	negs	r0, r0
 800d986:	e03a      	b.n	800d9fe <__swsetup_r+0xaa>
 800d988:	075b      	lsls	r3, r3, #29
 800d98a:	d513      	bpl.n	800d9b4 <__swsetup_r+0x60>
 800d98c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d98e:	2900      	cmp	r1, #0
 800d990:	d008      	beq.n	800d9a4 <__swsetup_r+0x50>
 800d992:	0023      	movs	r3, r4
 800d994:	3344      	adds	r3, #68	@ 0x44
 800d996:	4299      	cmp	r1, r3
 800d998:	d002      	beq.n	800d9a0 <__swsetup_r+0x4c>
 800d99a:	0028      	movs	r0, r5
 800d99c:	f7fe febc 	bl	800c718 <_free_r>
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9a4:	2224      	movs	r2, #36	@ 0x24
 800d9a6:	89a3      	ldrh	r3, [r4, #12]
 800d9a8:	4393      	bics	r3, r2
 800d9aa:	81a3      	strh	r3, [r4, #12]
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	6063      	str	r3, [r4, #4]
 800d9b0:	6923      	ldr	r3, [r4, #16]
 800d9b2:	6023      	str	r3, [r4, #0]
 800d9b4:	2308      	movs	r3, #8
 800d9b6:	89a2      	ldrh	r2, [r4, #12]
 800d9b8:	4313      	orrs	r3, r2
 800d9ba:	81a3      	strh	r3, [r4, #12]
 800d9bc:	6923      	ldr	r3, [r4, #16]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d10b      	bne.n	800d9da <__swsetup_r+0x86>
 800d9c2:	21a0      	movs	r1, #160	@ 0xa0
 800d9c4:	2280      	movs	r2, #128	@ 0x80
 800d9c6:	89a3      	ldrh	r3, [r4, #12]
 800d9c8:	0089      	lsls	r1, r1, #2
 800d9ca:	0092      	lsls	r2, r2, #2
 800d9cc:	400b      	ands	r3, r1
 800d9ce:	4293      	cmp	r3, r2
 800d9d0:	d003      	beq.n	800d9da <__swsetup_r+0x86>
 800d9d2:	0021      	movs	r1, r4
 800d9d4:	0028      	movs	r0, r5
 800d9d6:	f000 f88f 	bl	800daf8 <__smakebuf_r>
 800d9da:	220c      	movs	r2, #12
 800d9dc:	5ea3      	ldrsh	r3, [r4, r2]
 800d9de:	2101      	movs	r1, #1
 800d9e0:	001a      	movs	r2, r3
 800d9e2:	400a      	ands	r2, r1
 800d9e4:	420b      	tst	r3, r1
 800d9e6:	d00b      	beq.n	800da00 <__swsetup_r+0xac>
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	60a2      	str	r2, [r4, #8]
 800d9ec:	6962      	ldr	r2, [r4, #20]
 800d9ee:	4252      	negs	r2, r2
 800d9f0:	61a2      	str	r2, [r4, #24]
 800d9f2:	2000      	movs	r0, #0
 800d9f4:	6922      	ldr	r2, [r4, #16]
 800d9f6:	4282      	cmp	r2, r0
 800d9f8:	d101      	bne.n	800d9fe <__swsetup_r+0xaa>
 800d9fa:	061a      	lsls	r2, r3, #24
 800d9fc:	d4be      	bmi.n	800d97c <__swsetup_r+0x28>
 800d9fe:	bd70      	pop	{r4, r5, r6, pc}
 800da00:	0799      	lsls	r1, r3, #30
 800da02:	d400      	bmi.n	800da06 <__swsetup_r+0xb2>
 800da04:	6962      	ldr	r2, [r4, #20]
 800da06:	60a2      	str	r2, [r4, #8]
 800da08:	e7f3      	b.n	800d9f2 <__swsetup_r+0x9e>
 800da0a:	46c0      	nop			@ (mov r8, r8)
 800da0c:	20000028 	.word	0x20000028

0800da10 <_raise_r>:
 800da10:	b570      	push	{r4, r5, r6, lr}
 800da12:	0004      	movs	r4, r0
 800da14:	000d      	movs	r5, r1
 800da16:	291f      	cmp	r1, #31
 800da18:	d904      	bls.n	800da24 <_raise_r+0x14>
 800da1a:	2316      	movs	r3, #22
 800da1c:	6003      	str	r3, [r0, #0]
 800da1e:	2001      	movs	r0, #1
 800da20:	4240      	negs	r0, r0
 800da22:	bd70      	pop	{r4, r5, r6, pc}
 800da24:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800da26:	2b00      	cmp	r3, #0
 800da28:	d004      	beq.n	800da34 <_raise_r+0x24>
 800da2a:	008a      	lsls	r2, r1, #2
 800da2c:	189b      	adds	r3, r3, r2
 800da2e:	681a      	ldr	r2, [r3, #0]
 800da30:	2a00      	cmp	r2, #0
 800da32:	d108      	bne.n	800da46 <_raise_r+0x36>
 800da34:	0020      	movs	r0, r4
 800da36:	f000 f831 	bl	800da9c <_getpid_r>
 800da3a:	002a      	movs	r2, r5
 800da3c:	0001      	movs	r1, r0
 800da3e:	0020      	movs	r0, r4
 800da40:	f000 f81a 	bl	800da78 <_kill_r>
 800da44:	e7ed      	b.n	800da22 <_raise_r+0x12>
 800da46:	2a01      	cmp	r2, #1
 800da48:	d009      	beq.n	800da5e <_raise_r+0x4e>
 800da4a:	1c51      	adds	r1, r2, #1
 800da4c:	d103      	bne.n	800da56 <_raise_r+0x46>
 800da4e:	2316      	movs	r3, #22
 800da50:	6003      	str	r3, [r0, #0]
 800da52:	2001      	movs	r0, #1
 800da54:	e7e5      	b.n	800da22 <_raise_r+0x12>
 800da56:	2100      	movs	r1, #0
 800da58:	0028      	movs	r0, r5
 800da5a:	6019      	str	r1, [r3, #0]
 800da5c:	4790      	blx	r2
 800da5e:	2000      	movs	r0, #0
 800da60:	e7df      	b.n	800da22 <_raise_r+0x12>
	...

0800da64 <raise>:
 800da64:	b510      	push	{r4, lr}
 800da66:	4b03      	ldr	r3, [pc, #12]	@ (800da74 <raise+0x10>)
 800da68:	0001      	movs	r1, r0
 800da6a:	6818      	ldr	r0, [r3, #0]
 800da6c:	f7ff ffd0 	bl	800da10 <_raise_r>
 800da70:	bd10      	pop	{r4, pc}
 800da72:	46c0      	nop			@ (mov r8, r8)
 800da74:	20000028 	.word	0x20000028

0800da78 <_kill_r>:
 800da78:	2300      	movs	r3, #0
 800da7a:	b570      	push	{r4, r5, r6, lr}
 800da7c:	4d06      	ldr	r5, [pc, #24]	@ (800da98 <_kill_r+0x20>)
 800da7e:	0004      	movs	r4, r0
 800da80:	0008      	movs	r0, r1
 800da82:	0011      	movs	r1, r2
 800da84:	602b      	str	r3, [r5, #0]
 800da86:	f7f7 fa93 	bl	8004fb0 <_kill>
 800da8a:	1c43      	adds	r3, r0, #1
 800da8c:	d103      	bne.n	800da96 <_kill_r+0x1e>
 800da8e:	682b      	ldr	r3, [r5, #0]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d000      	beq.n	800da96 <_kill_r+0x1e>
 800da94:	6023      	str	r3, [r4, #0]
 800da96:	bd70      	pop	{r4, r5, r6, pc}
 800da98:	20000750 	.word	0x20000750

0800da9c <_getpid_r>:
 800da9c:	b510      	push	{r4, lr}
 800da9e:	f7f7 fa81 	bl	8004fa4 <_getpid>
 800daa2:	bd10      	pop	{r4, pc}

0800daa4 <__swhatbuf_r>:
 800daa4:	b570      	push	{r4, r5, r6, lr}
 800daa6:	000e      	movs	r6, r1
 800daa8:	001d      	movs	r5, r3
 800daaa:	230e      	movs	r3, #14
 800daac:	5ec9      	ldrsh	r1, [r1, r3]
 800daae:	0014      	movs	r4, r2
 800dab0:	b096      	sub	sp, #88	@ 0x58
 800dab2:	2900      	cmp	r1, #0
 800dab4:	da0c      	bge.n	800dad0 <__swhatbuf_r+0x2c>
 800dab6:	89b2      	ldrh	r2, [r6, #12]
 800dab8:	2380      	movs	r3, #128	@ 0x80
 800daba:	0011      	movs	r1, r2
 800dabc:	4019      	ands	r1, r3
 800dabe:	421a      	tst	r2, r3
 800dac0:	d114      	bne.n	800daec <__swhatbuf_r+0x48>
 800dac2:	2380      	movs	r3, #128	@ 0x80
 800dac4:	00db      	lsls	r3, r3, #3
 800dac6:	2000      	movs	r0, #0
 800dac8:	6029      	str	r1, [r5, #0]
 800daca:	6023      	str	r3, [r4, #0]
 800dacc:	b016      	add	sp, #88	@ 0x58
 800dace:	bd70      	pop	{r4, r5, r6, pc}
 800dad0:	466a      	mov	r2, sp
 800dad2:	f000 f853 	bl	800db7c <_fstat_r>
 800dad6:	2800      	cmp	r0, #0
 800dad8:	dbed      	blt.n	800dab6 <__swhatbuf_r+0x12>
 800dada:	23f0      	movs	r3, #240	@ 0xf0
 800dadc:	9901      	ldr	r1, [sp, #4]
 800dade:	021b      	lsls	r3, r3, #8
 800dae0:	4019      	ands	r1, r3
 800dae2:	4b04      	ldr	r3, [pc, #16]	@ (800daf4 <__swhatbuf_r+0x50>)
 800dae4:	18c9      	adds	r1, r1, r3
 800dae6:	424b      	negs	r3, r1
 800dae8:	4159      	adcs	r1, r3
 800daea:	e7ea      	b.n	800dac2 <__swhatbuf_r+0x1e>
 800daec:	2100      	movs	r1, #0
 800daee:	2340      	movs	r3, #64	@ 0x40
 800daf0:	e7e9      	b.n	800dac6 <__swhatbuf_r+0x22>
 800daf2:	46c0      	nop			@ (mov r8, r8)
 800daf4:	ffffe000 	.word	0xffffe000

0800daf8 <__smakebuf_r>:
 800daf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dafa:	2602      	movs	r6, #2
 800dafc:	898b      	ldrh	r3, [r1, #12]
 800dafe:	0005      	movs	r5, r0
 800db00:	000c      	movs	r4, r1
 800db02:	b085      	sub	sp, #20
 800db04:	4233      	tst	r3, r6
 800db06:	d007      	beq.n	800db18 <__smakebuf_r+0x20>
 800db08:	0023      	movs	r3, r4
 800db0a:	3347      	adds	r3, #71	@ 0x47
 800db0c:	6023      	str	r3, [r4, #0]
 800db0e:	6123      	str	r3, [r4, #16]
 800db10:	2301      	movs	r3, #1
 800db12:	6163      	str	r3, [r4, #20]
 800db14:	b005      	add	sp, #20
 800db16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db18:	ab03      	add	r3, sp, #12
 800db1a:	aa02      	add	r2, sp, #8
 800db1c:	f7ff ffc2 	bl	800daa4 <__swhatbuf_r>
 800db20:	9f02      	ldr	r7, [sp, #8]
 800db22:	9001      	str	r0, [sp, #4]
 800db24:	0039      	movs	r1, r7
 800db26:	0028      	movs	r0, r5
 800db28:	f7fe fe6c 	bl	800c804 <_malloc_r>
 800db2c:	2800      	cmp	r0, #0
 800db2e:	d108      	bne.n	800db42 <__smakebuf_r+0x4a>
 800db30:	220c      	movs	r2, #12
 800db32:	5ea3      	ldrsh	r3, [r4, r2]
 800db34:	059a      	lsls	r2, r3, #22
 800db36:	d4ed      	bmi.n	800db14 <__smakebuf_r+0x1c>
 800db38:	2203      	movs	r2, #3
 800db3a:	4393      	bics	r3, r2
 800db3c:	431e      	orrs	r6, r3
 800db3e:	81a6      	strh	r6, [r4, #12]
 800db40:	e7e2      	b.n	800db08 <__smakebuf_r+0x10>
 800db42:	2380      	movs	r3, #128	@ 0x80
 800db44:	89a2      	ldrh	r2, [r4, #12]
 800db46:	6020      	str	r0, [r4, #0]
 800db48:	4313      	orrs	r3, r2
 800db4a:	81a3      	strh	r3, [r4, #12]
 800db4c:	9b03      	ldr	r3, [sp, #12]
 800db4e:	6120      	str	r0, [r4, #16]
 800db50:	6167      	str	r7, [r4, #20]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d00c      	beq.n	800db70 <__smakebuf_r+0x78>
 800db56:	0028      	movs	r0, r5
 800db58:	230e      	movs	r3, #14
 800db5a:	5ee1      	ldrsh	r1, [r4, r3]
 800db5c:	f000 f820 	bl	800dba0 <_isatty_r>
 800db60:	2800      	cmp	r0, #0
 800db62:	d005      	beq.n	800db70 <__smakebuf_r+0x78>
 800db64:	2303      	movs	r3, #3
 800db66:	89a2      	ldrh	r2, [r4, #12]
 800db68:	439a      	bics	r2, r3
 800db6a:	3b02      	subs	r3, #2
 800db6c:	4313      	orrs	r3, r2
 800db6e:	81a3      	strh	r3, [r4, #12]
 800db70:	89a3      	ldrh	r3, [r4, #12]
 800db72:	9a01      	ldr	r2, [sp, #4]
 800db74:	4313      	orrs	r3, r2
 800db76:	81a3      	strh	r3, [r4, #12]
 800db78:	e7cc      	b.n	800db14 <__smakebuf_r+0x1c>
	...

0800db7c <_fstat_r>:
 800db7c:	2300      	movs	r3, #0
 800db7e:	b570      	push	{r4, r5, r6, lr}
 800db80:	4d06      	ldr	r5, [pc, #24]	@ (800db9c <_fstat_r+0x20>)
 800db82:	0004      	movs	r4, r0
 800db84:	0008      	movs	r0, r1
 800db86:	0011      	movs	r1, r2
 800db88:	602b      	str	r3, [r5, #0]
 800db8a:	f7f7 fa71 	bl	8005070 <_fstat>
 800db8e:	1c43      	adds	r3, r0, #1
 800db90:	d103      	bne.n	800db9a <_fstat_r+0x1e>
 800db92:	682b      	ldr	r3, [r5, #0]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d000      	beq.n	800db9a <_fstat_r+0x1e>
 800db98:	6023      	str	r3, [r4, #0]
 800db9a:	bd70      	pop	{r4, r5, r6, pc}
 800db9c:	20000750 	.word	0x20000750

0800dba0 <_isatty_r>:
 800dba0:	2300      	movs	r3, #0
 800dba2:	b570      	push	{r4, r5, r6, lr}
 800dba4:	4d06      	ldr	r5, [pc, #24]	@ (800dbc0 <_isatty_r+0x20>)
 800dba6:	0004      	movs	r4, r0
 800dba8:	0008      	movs	r0, r1
 800dbaa:	602b      	str	r3, [r5, #0]
 800dbac:	f7f7 fa6e 	bl	800508c <_isatty>
 800dbb0:	1c43      	adds	r3, r0, #1
 800dbb2:	d103      	bne.n	800dbbc <_isatty_r+0x1c>
 800dbb4:	682b      	ldr	r3, [r5, #0]
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d000      	beq.n	800dbbc <_isatty_r+0x1c>
 800dbba:	6023      	str	r3, [r4, #0]
 800dbbc:	bd70      	pop	{r4, r5, r6, pc}
 800dbbe:	46c0      	nop			@ (mov r8, r8)
 800dbc0:	20000750 	.word	0x20000750

0800dbc4 <_init>:
 800dbc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbc6:	46c0      	nop			@ (mov r8, r8)
 800dbc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbca:	bc08      	pop	{r3}
 800dbcc:	469e      	mov	lr, r3
 800dbce:	4770      	bx	lr

0800dbd0 <_fini>:
 800dbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbd2:	46c0      	nop			@ (mov r8, r8)
 800dbd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbd6:	bc08      	pop	{r3}
 800dbd8:	469e      	mov	lr, r3
 800dbda:	4770      	bx	lr
