<-- PROJECT LOGO -->
<br />
<p align="center">
  <a href="https://github.com/paulsonkantony/risk-five/">
    <img src="images/logo.png" alt="Logo" width="256" height="80">
  </a>

  <h3 align="center">RISK-FIVE</h3>

  <p align="center">
    A Verilog based implementation based on RV32I
  </p>
</p>


<!-- ABOUT THE PROJECT -->
## About The Project
A Verilog based implementation based on RV32I RISC-V Architecture.
A subset of the RV32I Base Module has been implemented. The functions that have not been included are CSR functions, fence, ecall and ebreak.

######Final Year Thesis by
**Paulson K Antony** - 17BEC1147
**Nikshit Narayan Ramesh** - 17BEC1097
**Pranav Suryadevara** - 17BEC1073
**Prof. Parthibha A** - Project Guide

**Vellore Institute of Technology, Chennai Campus,
Vandalur-Kelambakkam Road,
Chennai - 600127**
