{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702666940671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702666940688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 14:02:20 2023 " "Processing started: Fri Dec 15 14:02:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702666940688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666940688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666940688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702666941224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702666941224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_main.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_main " "Found entity 1: final_project_main" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_datapath " "Found entity 1: final_project_datapath" {  } { { "final_project_datapath.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_draw " "Found entity 1: final_project_draw" {  } { { "final_project_draw.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_draw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_delay_count.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_delay_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_delay_count " "Found entity 1: final_project_delay_count" {  } { { "final_project_delay_count.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_delay_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_frame_count.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_frame_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_frame_count " "Found entity 1: final_project_frame_count" {  } { { "final_project_frame_count.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_frame_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_y_count.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_y_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_y_count " "Found entity 1: final_project_y_count" {  } { { "final_project_y_count.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_y_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW final_project_control.v(3) " "Verilog HDL Declaration information at final_project_control.v(3): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "final_project_control.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_control.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702666948903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase ERASE final_project_control.v(3) " "Verilog HDL Declaration information at final_project_control.v(3): object \"erase\" differs only in case from object \"ERASE\" in the same scope" {  } { { "final_project_control.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_control.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702666948903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_control.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_control " "Found entity 1: final_project_control" {  } { { "final_project_control.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_seven_seg " "Found entity 1: final_project_seven_seg" {  } { { "final_project_seven_seg.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948906 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "final_project_vga_adapter.v " "Can't analyze file -- file final_project_vga_adapter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948910 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "final_project_vga_address_translator.v " "Can't analyze file -- file final_project_vga_address_translator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_vga_controller " "Found entity 1: final_project_vga_controller" {  } { { "final_project_vga_controller.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948918 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "final_project_pll.v " "Can't analyze file -- file final_project_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948923 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "final_project_vga_pll.v " "Can't analyze file -- file final_project_vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948927 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_lead.v " "Can't analyze file -- file vga_lead.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948931 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_driver.v " "Can't analyze file -- file vga_driver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948936 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/final_project_draw_select.v " "Can't analyze file -- file output_files/final_project_draw_select.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948938 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "final_project_draw_select.v " "Can't analyze file -- file final_project_draw_select.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948943 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "final_project_draw_node.v " "Can't analyze file -- file final_project_draw_node.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948947 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/final_project_rand_fib.v " "Can't analyze file -- file output_files/final_project_rand_fib.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948950 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/final_project_vga_controller.v " "Can't analyze file -- file output_files/final_project_vga_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948952 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 final_project_display.v(130) " "Verilog HDL Expression warning at final_project_display.v(130): truncated literal to match 1 bits" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 130 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702666948954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 final_project_display.v(133) " "Verilog HDL Expression warning at final_project_display.v(133): truncated literal to match 1 bits" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702666948954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 final_project_display.v(138) " "Verilog HDL Expression warning at final_project_display.v(138): truncated literal to match 1 bits" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702666948954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 final_project_display.v(142) " "Verilog HDL Expression warning at final_project_display.v(142): truncated literal to match 1 bits" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702666948954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_display.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_display " "Found entity 1: final_project_display" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_points.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_points.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_points " "Found entity 1: final_project_points" {  } { { "final_project_points.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_points.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948957 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/final_project_seven_seg_disp.v " "Can't analyze file -- file output_files/final_project_seven_seg_disp.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702666948960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_main_control.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_main_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_main_control " "Found entity 1: final_project_main_control" {  } { { "final_project_main_control.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666948963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666948963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project_main " "Elaborating entity \"final_project_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702666949033 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] final_project_main.v(9) " "Output port \"LEDR\[9..4\]\" at final_project_main.v(9) has no driver" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702666949034 "|final_project_main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N final_project_main.v(15) " "Output port \"VGA_BLANK_N\" at final_project_main.v(15) has no driver" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702666949034 "|final_project_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_display final_project_display:disp " "Elaborating entity \"final_project_display\" for hierarchy \"final_project_display:disp\"" {  } { { "final_project_main.v" "disp" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666949045 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red final_project_display.v(43) " "Verilog HDL Always Construct warning at final_project_display.v(43): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702666949048 "|final_project_main|final_project_display:disp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green final_project_display.v(43) " "Verilog HDL Always Construct warning at final_project_display.v(43): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702666949048 "|final_project_main|final_project_display:disp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue final_project_display.v(43) " "Verilog HDL Always Construct warning at final_project_display.v(43): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702666949048 "|final_project_main|final_project_display:disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final_project_display.v(128) " "Verilog HDL assignment warning at final_project_display.v(128): truncated value with size 32 to match size of target (10)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949048 "|final_project_main|final_project_display:disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final_project_display.v(131) " "Verilog HDL assignment warning at final_project_display.v(131): truncated value with size 32 to match size of target (10)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949048 "|final_project_main|final_project_display:disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final_project_display.v(134) " "Verilog HDL assignment warning at final_project_display.v(134): truncated value with size 32 to match size of target (10)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949048 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] final_project_display.v(112) " "Inferred latch for \"blue\[0\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949054 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] final_project_display.v(112) " "Inferred latch for \"blue\[1\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949054 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] final_project_display.v(112) " "Inferred latch for \"blue\[2\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949054 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] final_project_display.v(112) " "Inferred latch for \"blue\[3\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949055 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] final_project_display.v(112) " "Inferred latch for \"blue\[4\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949055 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] final_project_display.v(112) " "Inferred latch for \"blue\[5\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949055 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] final_project_display.v(112) " "Inferred latch for \"blue\[6\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949055 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] final_project_display.v(112) " "Inferred latch for \"blue\[7\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949055 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] final_project_display.v(112) " "Inferred latch for \"green\[0\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949055 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] final_project_display.v(112) " "Inferred latch for \"green\[1\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949056 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] final_project_display.v(112) " "Inferred latch for \"green\[2\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949056 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] final_project_display.v(112) " "Inferred latch for \"green\[3\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949056 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] final_project_display.v(112) " "Inferred latch for \"green\[4\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949056 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] final_project_display.v(112) " "Inferred latch for \"green\[5\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949056 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] final_project_display.v(112) " "Inferred latch for \"green\[6\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949056 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] final_project_display.v(112) " "Inferred latch for \"green\[7\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949056 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] final_project_display.v(112) " "Inferred latch for \"red\[0\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949056 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] final_project_display.v(112) " "Inferred latch for \"red\[1\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949056 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] final_project_display.v(112) " "Inferred latch for \"red\[2\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949057 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] final_project_display.v(112) " "Inferred latch for \"red\[3\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949057 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] final_project_display.v(112) " "Inferred latch for \"red\[4\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949057 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] final_project_display.v(112) " "Inferred latch for \"red\[5\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949057 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] final_project_display.v(112) " "Inferred latch for \"red\[6\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949057 "|final_project_main|final_project_display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] final_project_display.v(112) " "Inferred latch for \"red\[7\]\" at final_project_display.v(112)" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666949057 "|final_project_main|final_project_display:disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_vga_controller final_project_display:disp\|final_project_vga_controller:vga " "Elaborating entity \"final_project_vga_controller\" for hierarchy \"final_project_display:disp\|final_project_vga_controller:vga\"" {  } { { "final_project_display.v" "vga" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666949074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display_active final_project_vga_controller.v(91) " "Verilog HDL or VHDL warning at final_project_vga_controller.v(91): object \"display_active\" assigned a value but never read" {  } { { "final_project_vga_controller.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702666949074 "|final_project_main|final_project_display:disp|final_project_vga_controller:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "border_loc final_project_vga_controller.v(94) " "Verilog HDL or VHDL warning at final_project_vga_controller.v(94): object \"border_loc\" assigned a value but never read" {  } { { "final_project_vga_controller.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702666949074 "|final_project_main|final_project_display:disp|final_project_vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final_project_vga_controller.v(51) " "Verilog HDL assignment warning at final_project_vga_controller.v(51): truncated value with size 32 to match size of target (10)" {  } { { "final_project_vga_controller.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949074 "|final_project_main|final_project_display:disp|final_project_vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final_project_vga_controller.v(55) " "Verilog HDL assignment warning at final_project_vga_controller.v(55): truncated value with size 32 to match size of target (10)" {  } { { "final_project_vga_controller.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949075 "|final_project_main|final_project_display:disp|final_project_vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final_project_vga_controller.v(71) " "Verilog HDL assignment warning at final_project_vga_controller.v(71): truncated value with size 32 to match size of target (10)" {  } { { "final_project_vga_controller.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949075 "|final_project_main|final_project_display:disp|final_project_vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final_project_vga_controller.v(72) " "Verilog HDL assignment warning at final_project_vga_controller.v(72): truncated value with size 32 to match size of target (10)" {  } { { "final_project_vga_controller.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949075 "|final_project_main|final_project_display:disp|final_project_vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final_project_vga_controller.v(75) " "Verilog HDL assignment warning at final_project_vga_controller.v(75): truncated value with size 32 to match size of target (10)" {  } { { "final_project_vga_controller.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949075 "|final_project_main|final_project_display:disp|final_project_vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_points final_project_display:disp\|final_project_points:pts " "Elaborating entity \"final_project_points\" for hierarchy \"final_project_display:disp\|final_project_points:pts\"" {  } { { "final_project_display.v" "pts" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666949084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 final_project_points.v(20) " "Verilog HDL assignment warning at final_project_points.v(20): truncated value with size 32 to match size of target (7)" {  } { { "final_project_points.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_points.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949085 "|final_project_main|final_project_display:disp|final_project_points:pts"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 final_project_points.v(25) " "Verilog HDL assignment warning at final_project_points.v(25): truncated value with size 32 to match size of target (7)" {  } { { "final_project_points.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_points.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949085 "|final_project_main|final_project_display:disp|final_project_points:pts"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 final_project_points.v(30) " "Verilog HDL assignment warning at final_project_points.v(30): truncated value with size 32 to match size of target (7)" {  } { { "final_project_points.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_points.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949085 "|final_project_main|final_project_display:disp|final_project_points:pts"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_seven_seg final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp " "Elaborating entity \"final_project_seven_seg\" for hierarchy \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\"" {  } { { "final_project_points.v" "score_disp" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_points.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666949094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project_seven_seg.v(12) " "Verilog HDL assignment warning at final_project_seven_seg.v(12): truncated value with size 32 to match size of target (4)" {  } { { "final_project_seven_seg.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949094 "|final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project_seven_seg.v(13) " "Verilog HDL assignment warning at final_project_seven_seg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "final_project_seven_seg.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949095 "|final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project_seven_seg.v(14) " "Verilog HDL assignment warning at final_project_seven_seg.v(14): truncated value with size 32 to match size of target (4)" {  } { { "final_project_seven_seg.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702666949095 "|final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp"}
{ "Warning" "WSGN_SEARCH_FILE" "final_project_seven_seg_disp.v 1 1 " "Using design file final_project_seven_seg_disp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_seven_seg_disp " "Found entity 1: final_project_seven_seg_disp" {  } { { "final_project_seven_seg_disp.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg_disp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666949121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702666949121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_seven_seg_disp final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|final_project_seven_seg_disp:lsb " "Elaborating entity \"final_project_seven_seg_disp\" for hierarchy \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|final_project_seven_seg_disp:lsb\"" {  } { { "final_project_seven_seg.v" "lsb" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666949123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_main_control final_project_display:disp\|final_project_main_control:cont " "Elaborating entity \"final_project_main_control\" for hierarchy \"final_project_display:disp\|final_project_main_control:cont\"" {  } { { "final_project_display.v" "cont" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666949135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i824 " "Found entity 1: altsyncram_i824" {  } { { "db/altsyncram_i824.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/altsyncram_i824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666950788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666950788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666950968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666950968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666951075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666951075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vei " "Found entity 1: cntr_vei" {  } { { "db/cntr_vei.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_vei.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666951203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666951203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666951273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666951273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666951363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666951363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666951415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666951415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666951482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666951482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666951534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666951534 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666951966 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1702666952082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.15.14:02:35 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl " "2023.12.15.14:02:35 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666955665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666957780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666957903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666959577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666959686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666959801 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666959917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666959923 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666959924 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1702666960628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde12e9b63/alt_sld_fab.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666960842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666960842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666960916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666960916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666960918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666960918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666960978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666960978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666961054 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666961054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666961054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666961116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666961116 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|Mod0\"" {  } { { "final_project_seven_seg.v" "Mod0" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702666962236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|Div0\"" {  } { { "final_project_seven_seg.v" "Div0" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702666962236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|Mod1\"" {  } { { "final_project_seven_seg.v" "Mod1" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702666962236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|Div1\"" {  } { { "final_project_seven_seg.v" "Div1" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702666962236 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702666962236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Mod0\"" {  } { { "final_project_seven_seg.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666962291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Mod0 " "Instantiated megafunction \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962291 ""}  } { { "final_project_seven_seg.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702666962291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666962345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666962345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666962369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666962369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666962395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666962395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666962450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666962450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666962500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666962500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Div0\"" {  } { { "final_project_seven_seg.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666962520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Div0 " "Instantiated megafunction \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962520 ""}  } { { "final_project_seven_seg.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702666962520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666962565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666962565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Div1\"" {  } { { "final_project_seven_seg.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666962593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Div1 " "Instantiated megafunction \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962593 ""}  } { { "final_project_seven_seg.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702666962593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lhm " "Found entity 1: lpm_divide_lhm" {  } { { "db/lpm_divide_lhm.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/lpm_divide_lhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666962636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666962636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666962661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666962661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/alt_u_div_e4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702666962694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666962694 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|red\[6\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|red\[6\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|red\[5\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|red\[5\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|red\[4\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|red\[4\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|red\[3\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|red\[3\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|red\[2\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|red\[2\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|red\[1\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|red\[1\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|green\[7\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|green\[7\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|green\[6\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|green\[6\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|green\[5\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|green\[5\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|green\[4\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|green\[4\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|green\[3\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|green\[3\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|green\[2\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|green\[2\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|green\[1\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|green\[1\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|green\[0\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|green\[0\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|blue\[7\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|blue\[7\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|blue\[6\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|blue\[6\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|blue\[5\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|blue\[5\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|blue\[4\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|blue\[4\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|blue\[3\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|blue\[3\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|blue\[2\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|blue\[2\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|blue\[1\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|blue\[1\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|blue\[0\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|blue\[0\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "final_project_display:disp\|red\[7\] final_project_display:disp\|red\[0\] " "Duplicate LATCH primitive \"final_project_display:disp\|red\[7\]\" merged with LATCH primitive \"final_project_display:disp\|red\[0\]\"" {  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702666962991 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1702666962991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final_project_display:disp\|red\[0\] " "Latch final_project_display:disp\|red\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final_project_display:disp\|final_project_main_control:cont\|S.ERASE " "Ports D and ENA on the latch are fed by the same signal final_project_display:disp\|final_project_main_control:cont\|S.ERASE" {  } { { "final_project_main_control.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main_control.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702666962992 ""}  } { { "final_project_display.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702666962992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702666963152 "|final_project_main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702666963152 "|final_project_main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702666963152 "|final_project_main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702666963152 "|final_project_main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702666963152 "|final_project_main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702666963152 "|final_project_main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702666963152 "|final_project_main|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702666963152 "|final_project_main|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702666963152 "|final_project_main|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702666963152 "|final_project_main|VGA_BLANK_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702666963152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666963229 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702666963682 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Mod1\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"final_project_display:disp\|final_project_points:pts\|final_project_seven_seg:score_disp\|lpm_divide:Mod1\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_6_result_int\[0\]~0" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/alt_u_div_84f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1702666963688 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1702666963688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oconno51/Downloads/Final_Project/Final_Project/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/oconno51/Downloads/Final_Project/Final_Project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666963906 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 49 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1702666964744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702666964767 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702666964767 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702666964953 "|final_project_main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702666964953 "|final_project_main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702666964953 "|final_project_main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702666964953 "|final_project_main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702666964953 "|final_project_main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "final_project_main.v" "" { Text "C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702666964953 "|final_project_main|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702666964953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1447 " "Implemented 1447 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702666964954 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702666964954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1360 " "Implemented 1360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702666964954 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702666964954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702666964954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702666964981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 14:02:44 2023 " "Processing ended: Fri Dec 15 14:02:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702666964981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702666964981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702666964981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702666964981 ""}
