# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/EXEMEM_pipeline_register.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/MEMWB_pipeline_register.v" \
"../../../../final_project.srcs/sources_1/new/a_mux.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/alu.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/alu_mux.v" \
"../../../../final_project.srcs/sources_1/new/b_mux.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/control_unit.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/data_memory.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/datapath.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/idexe_pipeline_register.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/ifid_pipeline_register.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/immediate_extender.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/instruction_memory.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/pc.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/pc_adder.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/register_file.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/regrt_mux.v" \
"../../../../final_project.srcs/sources_1/new/wb_mux.v" \
"../../../../final_project.srcs/sources_1/imports/Lab5.srcs/sim_1/imports/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
