{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\bitslip_ctrl_n (index=0, width=1, offset=0)",
    "    Detect input port \\clkGHz (index=0, width=1, offset=0)",
    "    Detect input port \\data_i (index=0, width=1, offset=0)",
    "    Detect output port \\data_o (index=0, width=10, offset=0)",
    "    Detect output port \\data_o (index=1, width=10, offset=0)",
    "    Detect output port \\data_o (index=2, width=10, offset=0)",
    "    Detect output port \\data_o (index=3, width=10, offset=0)",
    "    Detect output port \\data_o (index=4, width=10, offset=0)",
    "    Detect output port \\data_o (index=5, width=10, offset=0)",
    "    Detect output port \\data_o (index=6, width=10, offset=0)",
    "    Detect output port \\data_o (index=7, width=10, offset=0)",
    "    Detect output port \\data_o (index=8, width=10, offset=0)",
    "    Detect output port \\data_o (index=9, width=10, offset=0)",
    "    Detect input port \\enable_n (index=0, width=1, offset=0)",
    "    Detect output port \\ready (index=0, width=1, offset=0)",
    "    Detect input port \\reset (index=0, width=1, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF \\bitslip_buffer0",
    "      Cell port \\I is connected to input port \\bitslip_ctrl_n",
    "        Parameter \\WEAK_KEEPER: \"PULLUP\"",
    "    Get important connection of cell \\I_BUF \\clk_i_buffer0",
    "      Cell port \\I is connected to input port \\clkGHz",
    "        Parameter \\WEAK_KEEPER: \"PULLDOWN\"",
    "    Get important connection of cell \\I_BUF \\data_i_buffer0",
    "      Cell port \\I is connected to input port \\data_i",
    "        Parameter \\WEAK_KEEPER: \"PULLDOWN\"",
    "    Get important connection of cell \\O_BUF \\data_o_buffer0",
    "      Cell port \\O is connected to output port \\ready",
    "    Get important connection of cell \\I_BUF \\enable_buffer0",
    "      Cell port \\I is connected to input port \\enable_n",
    "        Parameter \\WEAK_KEEPER: \"PULLUP\"",
    "    Get important connection of cell \\O_BUF \\genblk1[0].data_o_buffer0",
    "      Cell port \\O is connected to output port \\data_o[0]",
    "    Get important connection of cell \\O_BUF \\genblk1[1].data_o_buffer0",
    "      Cell port \\O is connected to output port \\data_o[1]",
    "    Get important connection of cell \\O_BUF \\genblk1[2].data_o_buffer0",
    "      Cell port \\O is connected to output port \\data_o[2]",
    "    Get important connection of cell \\O_BUF \\genblk1[3].data_o_buffer0",
    "      Cell port \\O is connected to output port \\data_o[3]",
    "    Get important connection of cell \\O_BUF \\genblk1[4].data_o_buffer0",
    "      Cell port \\O is connected to output port \\data_o[4]",
    "    Get important connection of cell \\O_BUF \\genblk1[5].data_o_buffer0",
    "      Cell port \\O is connected to output port \\data_o[5]",
    "    Get important connection of cell \\O_BUF \\genblk1[6].data_o_buffer0",
    "      Cell port \\O is connected to output port \\data_o[6]",
    "    Get important connection of cell \\O_BUF \\genblk1[7].data_o_buffer0",
    "      Cell port \\O is connected to output port \\data_o[7]",
    "    Get important connection of cell \\O_BUF \\genblk1[8].data_o_buffer0",
    "      Cell port \\O is connected to output port \\data_o[8]",
    "    Get important connection of cell \\O_BUF \\genblk1[9].data_o_buffer0",
    "      Cell port \\O is connected to output port \\data_o[9]",
    "    Get important connection of cell \\I_BUF \\reset_buffer0",
    "      Cell port \\I is connected to input port \\reset",
    "        Parameter \\WEAK_KEEPER: \"PULLDOWN\"",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF \\clk_i_buffer0 out connection: \\clkGHz_buf -> \\clock_buffer",
    "      Connected \\clock_buffer",
    "  Trace \\CLK_BUF --> \\PLL",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "  Trace \\I_BUF --> \\I_DELAY",
    "    Try \\I_BUF \\data_i_buffer0 out connection: \\data_i_buf -> \\input_data_delay",
    "      Connected \\input_data_delay",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF --> \\I_SERDES",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "    Try \\I_DELAY \\input_data_delay out connection: \\data_i_delay -> \\input_data_serdes",
    "      Connected \\input_data_serdes",
    "        Parameter \\DPA_MODE: \"DPA\"",
    "        Parameter \\WIDTH: 10",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUF --> \\O_SERDES",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "  Trace gearbox clock source",
    "    \\I_DELAY \\input_data_delay port \\CLK_IN: \\clkGHz_clkbuf",
    "      Connected to \\CLK_BUF \\clock_buffer port \\O",
    "    \\I_SERDES \\input_data_serdes port \\PLL_CLK: \\clkGHz_clkbuf",
    "      Connected to \\CLK_BUF \\clock_buffer port \\O",
    "  Summary",
    "        |-------------------------------------------------------------------------------------------|",
    "        |                ****************************************************************           |",
    "    IN  | bitslip_ctrl_n * I_BUF                                                        *           |",
    "    IN  |         clkGHz * I_BUF |-> CLK_BUF                                            *           |",
    "    IN  |         data_i * I_BUF |-> I_DELAY |-> I_SERDES                               *           |",
    "    OUT |                *                                                        O_BUF * ready     |",
    "    IN  |       enable_n * I_BUF                                                        *           |",
    "    OUT |                *                                                        O_BUF * data_o[0] |",
    "    OUT |                *                                                        O_BUF * data_o[1] |",
    "    OUT |                *                                                        O_BUF * data_o[2] |",
    "    OUT |                *                                                        O_BUF * data_o[3] |",
    "    OUT |                *                                                        O_BUF * data_o[4] |",
    "    OUT |                *                                                        O_BUF * data_o[5] |",
    "    OUT |                *                                                        O_BUF * data_o[6] |",
    "    OUT |                *                                                        O_BUF * data_o[7] |",
    "    OUT |                *                                                        O_BUF * data_o[8] |",
    "    OUT |                *                                                        O_BUF * data_o[9] |",
    "    IN  |          reset * I_BUF                                                        *           |",
    "        |                ****************************************************************           |",
    "        |-------------------------------------------------------------------------------------------|",
    "  Error: Final checking failed. Design count: 20, Primitive count: 19, Instance count: 19",
    "    Error: Missing \\CLK_BUF ($auto$clkbufmap.cc:265:execute$1742) in primitive list",
    "    Error: Missing \\CLK_BUF ($auto$clkbufmap.cc:265:execute$1742) in instance list",
    "    Error: Missing \\I_BUF (\\bitslip_buffer0) in instance list",
    "    Error: Missing \\I_BUF (\\clk_i_buffer0) in instance list",
    "    Error: Missing \\CLK_BUF (\\clock_buffer) in instance list",
    "    Error: Missing \\I_BUF (\\data_i_buffer0) in instance list",
    "    Error: Missing \\O_BUF (\\data_o_buffer0) in instance list",
    "    Error: Missing \\I_BUF (\\enable_buffer0) in instance list",
    "    Error: Missing \\O_BUF (\\genblk1[0].data_o_buffer0) in instance list",
    "    Error: Missing \\O_BUF (\\genblk1[1].data_o_buffer0) in instance list",
    "    Error: Missing \\O_BUF (\\genblk1[2].data_o_buffer0) in instance list",
    "    Error: Missing \\O_BUF (\\genblk1[3].data_o_buffer0) in instance list",
    "    Error: Missing \\O_BUF (\\genblk1[4].data_o_buffer0) in instance list",
    "    Error: Missing \\O_BUF (\\genblk1[5].data_o_buffer0) in instance list",
    "    Error: Missing \\O_BUF (\\genblk1[6].data_o_buffer0) in instance list",
    "    Error: Missing \\O_BUF (\\genblk1[7].data_o_buffer0) in instance list",
    "    Error: Missing \\O_BUF (\\genblk1[8].data_o_buffer0) in instance list",
    "    Error: Missing \\O_BUF (\\genblk1[9].data_o_buffer0) in instance list",
    "    Error: Missing \\I_DELAY (\\input_data_delay) in instance list",
    "    Error: Missing \\I_SERDES (\\input_data_serdes) in instance list",
    "    Error: Missing \\I_BUF (\\reset_buffer0) in instance list",
    "  Assign location HR_1_26_13P (and properties) to Port data_o[8]",
    "  Assign location HR_2_8_4P (and properties) to Port ready",
    "  Assign location HR_2_12_6P (and properties) to Port bitslip_ctrl_n",
    "  Assign location HR_1_22_11P (and properties) to Port data_o[6]",
    "  Assign location HR_1_0_0P (and properties) to Port reset",
    "  Assign location HR_1_24_12P (and properties) to Port data_o[7]",
    "  Assign location HR_1_2_1P (and properties) to Port enable_n",
    "  Assign location HR_1_30_15P (and properties) to Port data_o[9]",
    "  Assign location HR_1_CC_18_9P (and properties) to Port data_o[4]",
    "  Assign location HR_1_8_4P (and properties) to Port data_o[0]",
    "  Assign location HR_1_4_2P (and properties) to Port data_i",
    "  Assign location HR_1_16_8P (and properties) to Port data_o[3]",
    "  Assign location HR_1_14_7P (and properties) to Port data_o[2]",
    "  Assign location HR_1_20_10P (and properties) to Port data_o[5]",
    "  Assign location HR_1_12_6P (and properties) to Port data_o[1]",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "bitslip_buffer0",
      "linked_object" : "bitslip_ctrl_n",
      "linked_objects" : {
        "bitslip_ctrl_n" : {
          "location" : "HR_2_12_6P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "bitslip_ctrl_n",
        "O" : "bitslip_ctrl_n_buf"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLUP"
      }
      }
    },
    {
      "module" : "I_BUF",
      "name" : "clk_i_buffer0",
      "linked_object" : "clkGHz",
      "linked_objects" : {
        "clkGHz" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clkGHz",
        "O" : "clkGHz_buf"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLDOWN"
      }
      }
    },
    {
      "module" : "CLK_BUF",
      "name" : "clock_buffer",
      "linked_object" : "clkGHz",
      "linked_objects" : {
        "clkGHz" : {
          "location" : "",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "0"
          }
        }
      },
      "connectivity" : {
        "I" : "clkGHz_buf",
        "O" : "clkGHz_clkbuf"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "0"
      }
      }
    },
    {
      "module" : "I_BUF",
      "name" : "data_i_buffer0",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "HR_1_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i",
        "O" : "data_i_buf"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLDOWN"
      }
      }
    },
    {
      "module" : "I_DELAY",
      "name" : "input_data_delay",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "HR_1_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkGHz_clkbuf",
        "I" : "data_i_buf",
        "O" : "data_i_delay"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "I_SERDES",
      "name" : "input_data_serdes",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "HR_1_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "fabric_clk_div",
        "D" : "data_i_delay",
        "PLL_CLK" : "clkGHz_clkbuf"
      },
      "parameters" : {
        "DPA_MODE" : "DPA",
        "WIDTH" : "10"
      }
      }
    },
    {
      "module" : "O_BUF",
      "name" : "data_o_buffer0",
      "linked_object" : "ready",
      "linked_objects" : {
        "ready" : {
          "location" : "HR_2_8_4P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "ready_buf",
        "O" : "ready"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "I_BUF",
      "name" : "enable_buffer0",
      "linked_object" : "enable_n",
      "linked_objects" : {
        "enable_n" : {
          "location" : "HR_1_2_1P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "enable_n",
        "O" : "enable_buf_n"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLUP"
      }
      }
    },
    {
      "module" : "O_BUF",
      "name" : "genblk1[0].data_o_buffer0",
      "linked_object" : "data_o[0]",
      "linked_objects" : {
        "data_o[0]" : {
          "location" : "HR_1_8_4P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i_serdes_reg[0]",
        "O" : "data_o[0]"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "O_BUF",
      "name" : "genblk1[1].data_o_buffer0",
      "linked_object" : "data_o[1]",
      "linked_objects" : {
        "data_o[1]" : {
          "location" : "HR_1_12_6P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i_serdes_reg[1]",
        "O" : "data_o[1]"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "O_BUF",
      "name" : "genblk1[2].data_o_buffer0",
      "linked_object" : "data_o[2]",
      "linked_objects" : {
        "data_o[2]" : {
          "location" : "HR_1_14_7P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i_serdes_reg[2]",
        "O" : "data_o[2]"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "O_BUF",
      "name" : "genblk1[3].data_o_buffer0",
      "linked_object" : "data_o[3]",
      "linked_objects" : {
        "data_o[3]" : {
          "location" : "HR_1_16_8P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i_serdes_reg[3]",
        "O" : "data_o[3]"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "O_BUF",
      "name" : "genblk1[4].data_o_buffer0",
      "linked_object" : "data_o[4]",
      "linked_objects" : {
        "data_o[4]" : {
          "location" : "HR_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i_serdes_reg[4]",
        "O" : "data_o[4]"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "O_BUF",
      "name" : "genblk1[5].data_o_buffer0",
      "linked_object" : "data_o[5]",
      "linked_objects" : {
        "data_o[5]" : {
          "location" : "HR_1_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i_serdes_reg[5]",
        "O" : "data_o[5]"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "O_BUF",
      "name" : "genblk1[6].data_o_buffer0",
      "linked_object" : "data_o[6]",
      "linked_objects" : {
        "data_o[6]" : {
          "location" : "HR_1_22_11P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i_serdes_reg[6]",
        "O" : "data_o[6]"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "O_BUF",
      "name" : "genblk1[7].data_o_buffer0",
      "linked_object" : "data_o[7]",
      "linked_objects" : {
        "data_o[7]" : {
          "location" : "HR_1_24_12P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i_serdes_reg[7]",
        "O" : "data_o[7]"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "O_BUF",
      "name" : "genblk1[8].data_o_buffer0",
      "linked_object" : "data_o[8]",
      "linked_objects" : {
        "data_o[8]" : {
          "location" : "HR_1_26_13P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i_serdes_reg[8]",
        "O" : "data_o[8]"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "O_BUF",
      "name" : "genblk1[9].data_o_buffer0",
      "linked_object" : "data_o[9]",
      "linked_objects" : {
        "data_o[9]" : {
          "location" : "HR_1_30_15P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i_serdes_reg[9]",
        "O" : "data_o[9]"
      },
      "parameters" : {
      }
      }
    },
    {
      "module" : "I_BUF",
      "name" : "reset_buffer0",
      "linked_object" : "reset",
      "linked_objects" : {
        "reset" : {
          "location" : "HR_1_0_0P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "reset",
        "O" : "reset_buf"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLDOWN"
      }
      }
    }
  ]
}
