\hypertarget{union__hw__adc__clp0}{}\section{\+\_\+hw\+\_\+adc\+\_\+clp0 Union Reference}
\label{union__hw__adc__clp0}\index{\+\_\+hw\+\_\+adc\+\_\+clp0@{\+\_\+hw\+\_\+adc\+\_\+clp0}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+L\+P0 -\/ A\+DC Plus-\/\+Side General Calibration Value Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__clp0_1_1__hw__adc__clp0__bitfields}{\+\_\+hw\+\_\+adc\+\_\+clp0\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__clp0_acec6b0c16015f35627262d48fd5983f8}{}\label{union__hw__adc__clp0_acec6b0c16015f35627262d48fd5983f8}

\item 
struct \hyperlink{struct__hw__adc__clp0_1_1__hw__adc__clp0__bitfields}{\+\_\+hw\+\_\+adc\+\_\+clp0\+::\+\_\+hw\+\_\+adc\+\_\+clp0\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__clp0_aa5db3319bb0068650566f0437a3e81a3}{}\label{union__hw__adc__clp0_aa5db3319bb0068650566f0437a3e81a3}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+L\+P0 -\/ A\+DC Plus-\/\+Side General Calibration Value Register (RW) 

Reset value\+: 0x00000020U

For more information, see C\+L\+PD register description. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
