CAPI=1
[main]

patches = files/0001-fusesocify.patch
 files/0002-Fix-missing-includes.patch

simulators = icarus modelsim

[verilog]
src_files =
 src/main/verilog/vscale_hasti_bridge.v
 src/main/verilog/vscale_alu.v
 src/main/verilog/vscale_csr_file.v
 src/main/verilog/vscale_core.v
 src/main/verilog/vscale_pipeline.v
 src/main/verilog/vscale_imm_gen.v
 src/main/verilog/vscale_mul_div.v
 src/main/verilog/vscale_src_b_mux.v
 src/main/verilog/vscale_src_a_mux.v
 src/main/verilog/vscale_PC_mux.v
 src/main/verilog/vscale_ctrl.v
 src/main/verilog/vscale_regfile.v
include_files =
 src/main/verilog/vscale_hasti_constants.vh
 src/main/verilog/vscale_md_constants.vh
 src/main/verilog/rv32_opcodes.vh
 src/main/verilog/vscale_csr_addr_map.vh
 src/main/verilog/vscale_alu_ops.vh
 src/main/verilog/vscale_ctrl_constants.vh

tb_private_src_files =
 src/test/verilog/vscale_sim_top.v
 src/test/verilog/vscale_dp_hasti_sram.v
 src/test/verilog/vscale_hex_tb.v
# src/test/verilog/vscale_verilator_top.v

[simulator]
toplevel = vscale_hex_tb

[icarus]
depend = vlog_tb_utils-1.0

[modelsim]
depend = vlog_tb_utils-1.0

[parameter loadmem]
datatype    = str
description = Hex file to load
paramtype   = plusarg
scope       = private

[provider]
name = github
user = ucb-bar
repo = vscale
version = 405b80aff64ad7eebb9b021759b30c213eb51d9b
