#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26d80e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2724380 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x26d6410 .functor NOT 1, L_0x274e930, C4<0>, C4<0>, C4<0>;
L_0x26f0170 .functor XOR 8, L_0x274e4c0, L_0x274e680, C4<00000000>, C4<00000000>;
L_0x27257a0 .functor XOR 8, L_0x26f0170, L_0x274e7c0, C4<00000000>, C4<00000000>;
v0x274c0a0_0 .net *"_ivl_10", 7 0, L_0x274e7c0;  1 drivers
v0x274c1a0_0 .net *"_ivl_12", 7 0, L_0x27257a0;  1 drivers
v0x274c280_0 .net *"_ivl_2", 7 0, L_0x274e420;  1 drivers
v0x274c340_0 .net *"_ivl_4", 7 0, L_0x274e4c0;  1 drivers
v0x274c420_0 .net *"_ivl_6", 7 0, L_0x274e680;  1 drivers
v0x274c550_0 .net *"_ivl_8", 7 0, L_0x26f0170;  1 drivers
v0x274c630_0 .net "areset", 0 0, L_0x26d6820;  1 drivers
v0x274c6d0_0 .var "clk", 0 0;
v0x274c770_0 .net "predict_history_dut", 6 0, v0x274b430_0;  1 drivers
v0x274c8c0_0 .net "predict_history_ref", 6 0, L_0x274e290;  1 drivers
v0x274c960_0 .net "predict_pc", 6 0, L_0x274d520;  1 drivers
v0x274ca00_0 .net "predict_taken_dut", 0 0, v0x274b670_0;  1 drivers
v0x274caa0_0 .net "predict_taken_ref", 0 0, L_0x274e0d0;  1 drivers
v0x274cb40_0 .net "predict_valid", 0 0, v0x2748740_0;  1 drivers
v0x274cbe0_0 .var/2u "stats1", 223 0;
v0x274cc80_0 .var/2u "strobe", 0 0;
v0x274cd40_0 .net "tb_match", 0 0, L_0x274e930;  1 drivers
v0x274cef0_0 .net "tb_mismatch", 0 0, L_0x26d6410;  1 drivers
v0x274cf90_0 .net "train_history", 6 0, L_0x274dad0;  1 drivers
v0x274d050_0 .net "train_mispredicted", 0 0, L_0x274d970;  1 drivers
v0x274d0f0_0 .net "train_pc", 6 0, L_0x274dc60;  1 drivers
v0x274d1b0_0 .net "train_taken", 0 0, L_0x274d750;  1 drivers
v0x274d250_0 .net "train_valid", 0 0, v0x27490c0_0;  1 drivers
v0x274d2f0_0 .net "wavedrom_enable", 0 0, v0x2749190_0;  1 drivers
v0x274d390_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x2749230_0;  1 drivers
v0x274d430_0 .net "wavedrom_title", 511 0, v0x2749310_0;  1 drivers
L_0x274e420 .concat [ 7 1 0 0], L_0x274e290, L_0x274e0d0;
L_0x274e4c0 .concat [ 7 1 0 0], L_0x274e290, L_0x274e0d0;
L_0x274e680 .concat [ 7 1 0 0], v0x274b430_0, v0x274b670_0;
L_0x274e7c0 .concat [ 7 1 0 0], L_0x274e290, L_0x274e0d0;
L_0x274e930 .cmp/eeq 8, L_0x274e420, L_0x27257a0;
S_0x26d5790 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x2724380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x26d9910 .param/l "LNT" 0 3 22, C4<01>;
P_0x26d9950 .param/l "LT" 0 3 22, C4<10>;
P_0x26d9990 .param/l "SNT" 0 3 22, C4<00>;
P_0x26d99d0 .param/l "ST" 0 3 22, C4<11>;
P_0x26d9a10 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x26d6d00 .functor XOR 7, v0x27468e0_0, L_0x274d520, C4<0000000>, C4<0000000>;
L_0x2701400 .functor XOR 7, L_0x274dad0, L_0x274dc60, C4<0000000>, C4<0000000>;
v0x2713ed0_0 .net *"_ivl_11", 0 0, L_0x274dfe0;  1 drivers
L_0x7fc82681d1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27141a0_0 .net *"_ivl_12", 0 0, L_0x7fc82681d1c8;  1 drivers
L_0x7fc82681d210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26d6480_0 .net *"_ivl_16", 6 0, L_0x7fc82681d210;  1 drivers
v0x26d66c0_0 .net *"_ivl_4", 1 0, L_0x274ddf0;  1 drivers
v0x26d6890_0 .net *"_ivl_6", 8 0, L_0x274def0;  1 drivers
L_0x7fc82681d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26d6df0_0 .net *"_ivl_9", 1 0, L_0x7fc82681d180;  1 drivers
v0x27465c0_0 .net "areset", 0 0, L_0x26d6820;  alias, 1 drivers
v0x2746680_0 .net "clk", 0 0, v0x274c6d0_0;  1 drivers
v0x2746740 .array "pht", 0 127, 1 0;
v0x2746800_0 .net "predict_history", 6 0, L_0x274e290;  alias, 1 drivers
v0x27468e0_0 .var "predict_history_r", 6 0;
v0x27469c0_0 .net "predict_index", 6 0, L_0x26d6d00;  1 drivers
v0x2746aa0_0 .net "predict_pc", 6 0, L_0x274d520;  alias, 1 drivers
v0x2746b80_0 .net "predict_taken", 0 0, L_0x274e0d0;  alias, 1 drivers
v0x2746c40_0 .net "predict_valid", 0 0, v0x2748740_0;  alias, 1 drivers
v0x2746d00_0 .net "train_history", 6 0, L_0x274dad0;  alias, 1 drivers
v0x2746de0_0 .net "train_index", 6 0, L_0x2701400;  1 drivers
v0x2746ec0_0 .net "train_mispredicted", 0 0, L_0x274d970;  alias, 1 drivers
v0x2746f80_0 .net "train_pc", 6 0, L_0x274dc60;  alias, 1 drivers
v0x2747060_0 .net "train_taken", 0 0, L_0x274d750;  alias, 1 drivers
v0x2747120_0 .net "train_valid", 0 0, v0x27490c0_0;  alias, 1 drivers
E_0x26e6df0 .event posedge, v0x27465c0_0, v0x2746680_0;
L_0x274ddf0 .array/port v0x2746740, L_0x274def0;
L_0x274def0 .concat [ 7 2 0 0], L_0x26d6d00, L_0x7fc82681d180;
L_0x274dfe0 .part L_0x274ddf0, 1, 1;
L_0x274e0d0 .functor MUXZ 1, L_0x7fc82681d1c8, L_0x274dfe0, v0x2748740_0, C4<>;
L_0x274e290 .functor MUXZ 7, L_0x7fc82681d210, v0x27468e0_0, v0x2748740_0, C4<>;
S_0x26dbb50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x26d5790;
 .timescale -12 -12;
v0x2713ab0_0 .var/i "i", 31 0;
S_0x2747340 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x2724380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x27474f0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x26d6820 .functor BUFZ 1, v0x2748810_0, C4<0>, C4<0>, C4<0>;
L_0x7fc82681d0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2747fd0_0 .net *"_ivl_10", 0 0, L_0x7fc82681d0a8;  1 drivers
L_0x7fc82681d0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27480b0_0 .net *"_ivl_14", 6 0, L_0x7fc82681d0f0;  1 drivers
L_0x7fc82681d138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2748190_0 .net *"_ivl_18", 6 0, L_0x7fc82681d138;  1 drivers
L_0x7fc82681d018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2748250_0 .net *"_ivl_2", 6 0, L_0x7fc82681d018;  1 drivers
L_0x7fc82681d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2748330_0 .net *"_ivl_6", 0 0, L_0x7fc82681d060;  1 drivers
v0x2748460_0 .net "areset", 0 0, L_0x26d6820;  alias, 1 drivers
v0x2748500_0 .net "clk", 0 0, v0x274c6d0_0;  alias, 1 drivers
v0x27485d0_0 .net "predict_pc", 6 0, L_0x274d520;  alias, 1 drivers
v0x27486a0_0 .var "predict_pc_r", 6 0;
v0x2748740_0 .var "predict_valid", 0 0;
v0x2748810_0 .var "reset", 0 0;
v0x27488b0_0 .net "tb_match", 0 0, L_0x274e930;  alias, 1 drivers
v0x2748970_0 .net "train_history", 6 0, L_0x274dad0;  alias, 1 drivers
v0x2748a60_0 .var "train_history_r", 6 0;
v0x2748b20_0 .net "train_mispredicted", 0 0, L_0x274d970;  alias, 1 drivers
v0x2748bf0_0 .var "train_mispredicted_r", 0 0;
v0x2748c90_0 .net "train_pc", 6 0, L_0x274dc60;  alias, 1 drivers
v0x2748e90_0 .var "train_pc_r", 6 0;
v0x2748f50_0 .net "train_taken", 0 0, L_0x274d750;  alias, 1 drivers
v0x2749020_0 .var "train_taken_r", 0 0;
v0x27490c0_0 .var "train_valid", 0 0;
v0x2749190_0 .var "wavedrom_enable", 0 0;
v0x2749230_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2749310_0 .var "wavedrom_title", 511 0;
E_0x26e6290/0 .event negedge, v0x2746680_0;
E_0x26e6290/1 .event posedge, v0x2746680_0;
E_0x26e6290 .event/or E_0x26e6290/0, E_0x26e6290/1;
L_0x274d520 .functor MUXZ 7, L_0x7fc82681d018, v0x27486a0_0, v0x2748740_0, C4<>;
L_0x274d750 .functor MUXZ 1, L_0x7fc82681d060, v0x2749020_0, v0x27490c0_0, C4<>;
L_0x274d970 .functor MUXZ 1, L_0x7fc82681d0a8, v0x2748bf0_0, v0x27490c0_0, C4<>;
L_0x274dad0 .functor MUXZ 7, L_0x7fc82681d0f0, v0x2748a60_0, v0x27490c0_0, C4<>;
L_0x274dc60 .functor MUXZ 7, L_0x7fc82681d138, v0x2748e90_0, v0x27490c0_0, C4<>;
S_0x27475b0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x2747340;
 .timescale -12 -12;
v0x2747810_0 .var/2u "arfail", 0 0;
v0x27478f0_0 .var "async", 0 0;
v0x27479b0_0 .var/2u "datafail", 0 0;
v0x2747a50_0 .var/2u "srfail", 0 0;
E_0x26e6040 .event posedge, v0x2746680_0;
E_0x26c89f0 .event negedge, v0x2746680_0;
TD_tb.stim1.reset_test ;
    %wait E_0x26e6040;
    %wait E_0x26e6040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2748810_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26e6040;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x26c89f0;
    %load/vec4 v0x27488b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27479b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2748810_0, 0;
    %wait E_0x26e6040;
    %load/vec4 v0x27488b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2747810_0, 0, 1;
    %wait E_0x26e6040;
    %load/vec4 v0x27488b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2747a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2748810_0, 0;
    %load/vec4 v0x2747a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2747810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27478f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x27479b0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27478f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2747b10 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x2747340;
 .timescale -12 -12;
v0x2747d10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2747df0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x2747340;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2749590 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x2724380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x2749750 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x274a0b0_0 .net "areset", 0 0, L_0x26d6820;  alias, 1 drivers
v0x274a1c0_0 .net "clk", 0 0, v0x274c6d0_0;  alias, 1 drivers
v0x274a2d0_0 .var "global_history", 6 0;
v0x274a370 .array "pht", 0 127, 1 0;
v0x274b430_0 .var "predict_history", 6 0;
v0x274b560_0 .net "predict_pc", 6 0, L_0x274d520;  alias, 1 drivers
v0x274b670_0 .var "predict_taken", 0 0;
v0x274b730_0 .net "predict_valid", 0 0, v0x2748740_0;  alias, 1 drivers
v0x274b820_0 .net "train_history", 6 0, L_0x274dad0;  alias, 1 drivers
v0x274b8e0_0 .net "train_mispredicted", 0 0, L_0x274d970;  alias, 1 drivers
v0x274b9d0_0 .net "train_pc", 6 0, L_0x274dc60;  alias, 1 drivers
v0x274bae0_0 .net "train_taken", 0 0, L_0x274d750;  alias, 1 drivers
v0x274bbd0_0 .net "train_valid", 0 0, v0x27490c0_0;  alias, 1 drivers
v0x274a370_0 .array/port v0x274a370, 0;
E_0x272c200/0 .event anyedge, v0x2746c40_0, v0x274a2d0_0, v0x2746aa0_0, v0x274a370_0;
v0x274a370_1 .array/port v0x274a370, 1;
v0x274a370_2 .array/port v0x274a370, 2;
v0x274a370_3 .array/port v0x274a370, 3;
v0x274a370_4 .array/port v0x274a370, 4;
E_0x272c200/1 .event anyedge, v0x274a370_1, v0x274a370_2, v0x274a370_3, v0x274a370_4;
v0x274a370_5 .array/port v0x274a370, 5;
v0x274a370_6 .array/port v0x274a370, 6;
v0x274a370_7 .array/port v0x274a370, 7;
v0x274a370_8 .array/port v0x274a370, 8;
E_0x272c200/2 .event anyedge, v0x274a370_5, v0x274a370_6, v0x274a370_7, v0x274a370_8;
v0x274a370_9 .array/port v0x274a370, 9;
v0x274a370_10 .array/port v0x274a370, 10;
v0x274a370_11 .array/port v0x274a370, 11;
v0x274a370_12 .array/port v0x274a370, 12;
E_0x272c200/3 .event anyedge, v0x274a370_9, v0x274a370_10, v0x274a370_11, v0x274a370_12;
v0x274a370_13 .array/port v0x274a370, 13;
v0x274a370_14 .array/port v0x274a370, 14;
v0x274a370_15 .array/port v0x274a370, 15;
v0x274a370_16 .array/port v0x274a370, 16;
E_0x272c200/4 .event anyedge, v0x274a370_13, v0x274a370_14, v0x274a370_15, v0x274a370_16;
v0x274a370_17 .array/port v0x274a370, 17;
v0x274a370_18 .array/port v0x274a370, 18;
v0x274a370_19 .array/port v0x274a370, 19;
v0x274a370_20 .array/port v0x274a370, 20;
E_0x272c200/5 .event anyedge, v0x274a370_17, v0x274a370_18, v0x274a370_19, v0x274a370_20;
v0x274a370_21 .array/port v0x274a370, 21;
v0x274a370_22 .array/port v0x274a370, 22;
v0x274a370_23 .array/port v0x274a370, 23;
v0x274a370_24 .array/port v0x274a370, 24;
E_0x272c200/6 .event anyedge, v0x274a370_21, v0x274a370_22, v0x274a370_23, v0x274a370_24;
v0x274a370_25 .array/port v0x274a370, 25;
v0x274a370_26 .array/port v0x274a370, 26;
v0x274a370_27 .array/port v0x274a370, 27;
v0x274a370_28 .array/port v0x274a370, 28;
E_0x272c200/7 .event anyedge, v0x274a370_25, v0x274a370_26, v0x274a370_27, v0x274a370_28;
v0x274a370_29 .array/port v0x274a370, 29;
v0x274a370_30 .array/port v0x274a370, 30;
v0x274a370_31 .array/port v0x274a370, 31;
v0x274a370_32 .array/port v0x274a370, 32;
E_0x272c200/8 .event anyedge, v0x274a370_29, v0x274a370_30, v0x274a370_31, v0x274a370_32;
v0x274a370_33 .array/port v0x274a370, 33;
v0x274a370_34 .array/port v0x274a370, 34;
v0x274a370_35 .array/port v0x274a370, 35;
v0x274a370_36 .array/port v0x274a370, 36;
E_0x272c200/9 .event anyedge, v0x274a370_33, v0x274a370_34, v0x274a370_35, v0x274a370_36;
v0x274a370_37 .array/port v0x274a370, 37;
v0x274a370_38 .array/port v0x274a370, 38;
v0x274a370_39 .array/port v0x274a370, 39;
v0x274a370_40 .array/port v0x274a370, 40;
E_0x272c200/10 .event anyedge, v0x274a370_37, v0x274a370_38, v0x274a370_39, v0x274a370_40;
v0x274a370_41 .array/port v0x274a370, 41;
v0x274a370_42 .array/port v0x274a370, 42;
v0x274a370_43 .array/port v0x274a370, 43;
v0x274a370_44 .array/port v0x274a370, 44;
E_0x272c200/11 .event anyedge, v0x274a370_41, v0x274a370_42, v0x274a370_43, v0x274a370_44;
v0x274a370_45 .array/port v0x274a370, 45;
v0x274a370_46 .array/port v0x274a370, 46;
v0x274a370_47 .array/port v0x274a370, 47;
v0x274a370_48 .array/port v0x274a370, 48;
E_0x272c200/12 .event anyedge, v0x274a370_45, v0x274a370_46, v0x274a370_47, v0x274a370_48;
v0x274a370_49 .array/port v0x274a370, 49;
v0x274a370_50 .array/port v0x274a370, 50;
v0x274a370_51 .array/port v0x274a370, 51;
v0x274a370_52 .array/port v0x274a370, 52;
E_0x272c200/13 .event anyedge, v0x274a370_49, v0x274a370_50, v0x274a370_51, v0x274a370_52;
v0x274a370_53 .array/port v0x274a370, 53;
v0x274a370_54 .array/port v0x274a370, 54;
v0x274a370_55 .array/port v0x274a370, 55;
v0x274a370_56 .array/port v0x274a370, 56;
E_0x272c200/14 .event anyedge, v0x274a370_53, v0x274a370_54, v0x274a370_55, v0x274a370_56;
v0x274a370_57 .array/port v0x274a370, 57;
v0x274a370_58 .array/port v0x274a370, 58;
v0x274a370_59 .array/port v0x274a370, 59;
v0x274a370_60 .array/port v0x274a370, 60;
E_0x272c200/15 .event anyedge, v0x274a370_57, v0x274a370_58, v0x274a370_59, v0x274a370_60;
v0x274a370_61 .array/port v0x274a370, 61;
v0x274a370_62 .array/port v0x274a370, 62;
v0x274a370_63 .array/port v0x274a370, 63;
v0x274a370_64 .array/port v0x274a370, 64;
E_0x272c200/16 .event anyedge, v0x274a370_61, v0x274a370_62, v0x274a370_63, v0x274a370_64;
v0x274a370_65 .array/port v0x274a370, 65;
v0x274a370_66 .array/port v0x274a370, 66;
v0x274a370_67 .array/port v0x274a370, 67;
v0x274a370_68 .array/port v0x274a370, 68;
E_0x272c200/17 .event anyedge, v0x274a370_65, v0x274a370_66, v0x274a370_67, v0x274a370_68;
v0x274a370_69 .array/port v0x274a370, 69;
v0x274a370_70 .array/port v0x274a370, 70;
v0x274a370_71 .array/port v0x274a370, 71;
v0x274a370_72 .array/port v0x274a370, 72;
E_0x272c200/18 .event anyedge, v0x274a370_69, v0x274a370_70, v0x274a370_71, v0x274a370_72;
v0x274a370_73 .array/port v0x274a370, 73;
v0x274a370_74 .array/port v0x274a370, 74;
v0x274a370_75 .array/port v0x274a370, 75;
v0x274a370_76 .array/port v0x274a370, 76;
E_0x272c200/19 .event anyedge, v0x274a370_73, v0x274a370_74, v0x274a370_75, v0x274a370_76;
v0x274a370_77 .array/port v0x274a370, 77;
v0x274a370_78 .array/port v0x274a370, 78;
v0x274a370_79 .array/port v0x274a370, 79;
v0x274a370_80 .array/port v0x274a370, 80;
E_0x272c200/20 .event anyedge, v0x274a370_77, v0x274a370_78, v0x274a370_79, v0x274a370_80;
v0x274a370_81 .array/port v0x274a370, 81;
v0x274a370_82 .array/port v0x274a370, 82;
v0x274a370_83 .array/port v0x274a370, 83;
v0x274a370_84 .array/port v0x274a370, 84;
E_0x272c200/21 .event anyedge, v0x274a370_81, v0x274a370_82, v0x274a370_83, v0x274a370_84;
v0x274a370_85 .array/port v0x274a370, 85;
v0x274a370_86 .array/port v0x274a370, 86;
v0x274a370_87 .array/port v0x274a370, 87;
v0x274a370_88 .array/port v0x274a370, 88;
E_0x272c200/22 .event anyedge, v0x274a370_85, v0x274a370_86, v0x274a370_87, v0x274a370_88;
v0x274a370_89 .array/port v0x274a370, 89;
v0x274a370_90 .array/port v0x274a370, 90;
v0x274a370_91 .array/port v0x274a370, 91;
v0x274a370_92 .array/port v0x274a370, 92;
E_0x272c200/23 .event anyedge, v0x274a370_89, v0x274a370_90, v0x274a370_91, v0x274a370_92;
v0x274a370_93 .array/port v0x274a370, 93;
v0x274a370_94 .array/port v0x274a370, 94;
v0x274a370_95 .array/port v0x274a370, 95;
v0x274a370_96 .array/port v0x274a370, 96;
E_0x272c200/24 .event anyedge, v0x274a370_93, v0x274a370_94, v0x274a370_95, v0x274a370_96;
v0x274a370_97 .array/port v0x274a370, 97;
v0x274a370_98 .array/port v0x274a370, 98;
v0x274a370_99 .array/port v0x274a370, 99;
v0x274a370_100 .array/port v0x274a370, 100;
E_0x272c200/25 .event anyedge, v0x274a370_97, v0x274a370_98, v0x274a370_99, v0x274a370_100;
v0x274a370_101 .array/port v0x274a370, 101;
v0x274a370_102 .array/port v0x274a370, 102;
v0x274a370_103 .array/port v0x274a370, 103;
v0x274a370_104 .array/port v0x274a370, 104;
E_0x272c200/26 .event anyedge, v0x274a370_101, v0x274a370_102, v0x274a370_103, v0x274a370_104;
v0x274a370_105 .array/port v0x274a370, 105;
v0x274a370_106 .array/port v0x274a370, 106;
v0x274a370_107 .array/port v0x274a370, 107;
v0x274a370_108 .array/port v0x274a370, 108;
E_0x272c200/27 .event anyedge, v0x274a370_105, v0x274a370_106, v0x274a370_107, v0x274a370_108;
v0x274a370_109 .array/port v0x274a370, 109;
v0x274a370_110 .array/port v0x274a370, 110;
v0x274a370_111 .array/port v0x274a370, 111;
v0x274a370_112 .array/port v0x274a370, 112;
E_0x272c200/28 .event anyedge, v0x274a370_109, v0x274a370_110, v0x274a370_111, v0x274a370_112;
v0x274a370_113 .array/port v0x274a370, 113;
v0x274a370_114 .array/port v0x274a370, 114;
v0x274a370_115 .array/port v0x274a370, 115;
v0x274a370_116 .array/port v0x274a370, 116;
E_0x272c200/29 .event anyedge, v0x274a370_113, v0x274a370_114, v0x274a370_115, v0x274a370_116;
v0x274a370_117 .array/port v0x274a370, 117;
v0x274a370_118 .array/port v0x274a370, 118;
v0x274a370_119 .array/port v0x274a370, 119;
v0x274a370_120 .array/port v0x274a370, 120;
E_0x272c200/30 .event anyedge, v0x274a370_117, v0x274a370_118, v0x274a370_119, v0x274a370_120;
v0x274a370_121 .array/port v0x274a370, 121;
v0x274a370_122 .array/port v0x274a370, 122;
v0x274a370_123 .array/port v0x274a370, 123;
v0x274a370_124 .array/port v0x274a370, 124;
E_0x272c200/31 .event anyedge, v0x274a370_121, v0x274a370_122, v0x274a370_123, v0x274a370_124;
v0x274a370_125 .array/port v0x274a370, 125;
v0x274a370_126 .array/port v0x274a370, 126;
v0x274a370_127 .array/port v0x274a370, 127;
E_0x272c200/32 .event anyedge, v0x274a370_125, v0x274a370_126, v0x274a370_127;
E_0x272c200 .event/or E_0x272c200/0, E_0x272c200/1, E_0x272c200/2, E_0x272c200/3, E_0x272c200/4, E_0x272c200/5, E_0x272c200/6, E_0x272c200/7, E_0x272c200/8, E_0x272c200/9, E_0x272c200/10, E_0x272c200/11, E_0x272c200/12, E_0x272c200/13, E_0x272c200/14, E_0x272c200/15, E_0x272c200/16, E_0x272c200/17, E_0x272c200/18, E_0x272c200/19, E_0x272c200/20, E_0x272c200/21, E_0x272c200/22, E_0x272c200/23, E_0x272c200/24, E_0x272c200/25, E_0x272c200/26, E_0x272c200/27, E_0x272c200/28, E_0x272c200/29, E_0x272c200/30, E_0x272c200/31, E_0x272c200/32;
S_0x2749db0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 38, 4 38 0, S_0x2749590;
 .timescale 0 0;
v0x2749fb0_0 .var/2s "i", 31 0;
S_0x274be80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x2724380;
 .timescale -12 -12;
E_0x272c4f0 .event anyedge, v0x274cc80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x274cc80_0;
    %nor/r;
    %assign/vec4 v0x274cc80_0, 0;
    %wait E_0x272c4f0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2747340;
T_4 ;
    %wait E_0x26e6040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2748810_0, 0;
    %wait E_0x26e6040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2748810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2748740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2748bf0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2748a60_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2748e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2749020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2748740_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x27486a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27478f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27475b0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2747df0;
    %join;
    %wait E_0x26e6040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2748810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2748740_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27486a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2748740_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2748a60_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2748e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2749020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2748bf0_0, 0;
    %wait E_0x26c89f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2748810_0, 0;
    %wait E_0x26e6040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %wait E_0x26e6040;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2748a60_0, 0;
    %wait E_0x26e6040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26e6040;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2748a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2749020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %wait E_0x26e6040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26e6040;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2747df0;
    %join;
    %wait E_0x26e6040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2748810_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27486a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2748740_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2748a60_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2748e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2749020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2748bf0_0, 0;
    %wait E_0x26c89f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2748810_0, 0;
    %wait E_0x26e6040;
    %wait E_0x26e6040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %wait E_0x26e6040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %wait E_0x26e6040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2748a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2749020_0, 0;
    %wait E_0x26e6040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26e6040;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2748a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2749020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %wait E_0x26e6040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %wait E_0x26e6040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2748a60_0, 0;
    %wait E_0x26e6040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27490c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26e6040;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2747df0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26e6290;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x27490c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2749020_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2748e90_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x27486a0_0, 0;
    %assign/vec4 v0x2748740_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2748a60_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2748bf0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x26d5790;
T_5 ;
    %wait E_0x26e6df0;
    %load/vec4 v0x27465c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x26dbb50;
    %jmp t_0;
    .scope S_0x26dbb50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2713ab0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2713ab0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2713ab0_0;
    %store/vec4a v0x2746740, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2713ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2713ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x26d5790;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x27468e0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x2746c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x27468e0_0;
    %load/vec4 v0x2746b80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27468e0_0, 0;
T_5.5 ;
    %load/vec4 v0x2747120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x2746de0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2746740, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x2747060_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x2746de0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2746740, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2746de0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2746740, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x2746de0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2746740, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x2747060_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x2746de0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2746740, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2746de0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2746740, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x2746ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x2746d00_0;
    %load/vec4 v0x2747060_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27468e0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2749590;
T_6 ;
    %wait E_0x272c200;
    %load/vec4 v0x274b730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x274a2d0_0;
    %store/vec4 v0x274b430_0, 0, 7;
    %load/vec4 v0x274b560_0;
    %load/vec4 v0x274a2d0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x274a370, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x274b670_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274b670_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x274b430_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2749590;
T_7 ;
    %wait E_0x26e6df0;
    %load/vec4 v0x274a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x274a2d0_0, 0;
    %fork t_3, S_0x2749db0;
    %jmp t_2;
    .scope S_0x2749db0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2749fb0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x2749fb0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x2749fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x274a370, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2749fb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2749fb0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x2749590;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x274bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x274bae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x274b9d0_0;
    %load/vec4 v0x274b820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x274a370, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x274b9d0_0;
    %load/vec4 v0x274b820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x274a370, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x274b9d0_0;
    %load/vec4 v0x274b820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x274a370, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x274b9d0_0;
    %load/vec4 v0x274b820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x274a370, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x274b9d0_0;
    %load/vec4 v0x274b820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x274a370, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x274b9d0_0;
    %load/vec4 v0x274b820_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x274a370, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x274b8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x274b820_0;
    %assign/vec4 v0x274a2d0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x274a2d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x274bae0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x274a2d0_0, 0;
T_7.14 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x274b730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x274a2d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x274b670_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x274a2d0_0, 0;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2724380;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274cc80_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2724380;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x274c6d0_0;
    %inv;
    %store/vec4 v0x274c6d0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x2724380;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2748500_0, v0x274cef0_0, v0x274c6d0_0, v0x274c630_0, v0x274cb40_0, v0x274c960_0, v0x274d250_0, v0x274d1b0_0, v0x274d050_0, v0x274cf90_0, v0x274d0f0_0, v0x274caa0_0, v0x274ca00_0, v0x274c8c0_0, v0x274c770_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2724380;
T_11 ;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x2724380;
T_12 ;
    %wait E_0x26e6290;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x274cbe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274cbe0_0, 4, 32;
    %load/vec4 v0x274cd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274cbe0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x274cbe0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274cbe0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x274caa0_0;
    %load/vec4 v0x274caa0_0;
    %load/vec4 v0x274ca00_0;
    %xor;
    %load/vec4 v0x274caa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274cbe0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274cbe0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x274c8c0_0;
    %load/vec4 v0x274c8c0_0;
    %load/vec4 v0x274c770_0;
    %xor;
    %load/vec4 v0x274c8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274cbe0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x274cbe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274cbe0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/gshare/iter0/response8/top_module.sv";
