5 18 1fda1 4 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude9.6.vcd) 2 -o (exclude9.6.cdd) 2 -v (exclude9.6.v) 1 -ep 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude9.6.v 10 42 1 
2 1 16 16 16 8000c 1 3d 7002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 27 27 27 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 13 1470004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 23 1470004 1 0 0 0 1 17 0 1 0 0 1 0
4 1 21 0 0 1
4 2 1 0 0 2
3 1 main.u$0 "main.u$0" 0 exclude9.6.v 16 20 1 
2 3 17 17 17 50008 1 0 23004 0 0 1 16 0 0
2 4 17 17 17 10001 0 1 3410 0 0 1 1 a
2 5 17 17 17 10008 1 37 2016 3 4
2 6 18 18 18 20002 1 0 3008 0 0 32 48 5 0
2 7 18 18 18 10002 2 2c b00a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 19 19 19 50008 1 0 23008 0 0 1 16 1 0
2 9 19 19 19 10001 0 1 3410 0 0 1 1 a
2 10 19 19 19 10008 1 37 201a 8 9
4 5 31 7 7 5
4 7 20 10 0 5
4 10 20 0 0 5
3 1 main.u$1 "main.u$1" 0 exclude9.6.v 27 31 1 
2 11 28 28 28 50008 1 0 21008 0 0 1 16 1 0
2 12 28 28 28 10001 0 1 1410 0 0 1 1 b
2 13 28 28 28 10008 1 37 1a 11 12
2 14 29 29 29 20002 1 0 1008 0 0 32 48 5 0
2 15 29 29 29 10002 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 30 30 30 60006 1 1 1008 0 0 1 1 a
2 17 30 30 30 50006 1 1b 1004 16 0 1 18 0 1 1 0 0 0
2 18 30 30 30 10001 0 1 1410 0 0 1 1 b
2 19 30 30 30 10006 1 37 16 17 18
4 13 11 15 15 13
4 15 0 19 0 13
4 19 0 0 0 13
3 1 main.u$2 "main.u$2" 0 exclude9.6.v 33 40 1 
