{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 02:55:42 2013 " "Info: Processing started: Fri Oct 11 02:55:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MultiPlexed7Seg -c MultiPlexed7Seg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MultiPlexed7Seg -c MultiPlexed7Seg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 296 192 360 312 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst38 " "Info: Detected ripple clock \"inst38\" as buffer" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 360 728 792 440 "inst38" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst38" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] register lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 138.01 MHz 7.246 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 138.01 MHz between source register \"lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]\" and destination register \"lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]\" (period= 7.246 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.985 ns + Longest register register " "Info: + Longest register to register delay is 6.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] 1 REG LC_X25_Y7_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y7_N0; Fanout = 6; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.114 ns) 1.368 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2 2 COMB LC_X25_Y8_N0 1 " "Info: 2: + IC(1.254 ns) + CELL(0.114 ns) = 1.368 ns; Loc. = LC_X25_Y8_N0; Fanout = 1; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.114 ns) 2.680 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3 3 COMB LC_X24_Y7_N9 1 " "Info: 3: + IC(1.198 ns) + CELL(0.114 ns) = 2.680 ns; Loc. = LC_X24_Y7_N9; Fanout = 1; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.114 ns) 3.487 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\] 4 COMB LC_X25_Y7_N9 1 " "Info: 4: + IC(0.693 ns) + CELL(0.114 ns) = 3.487 ns; Loc. = LC_X25_Y7_N9; Fanout = 1; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.590 ns) 4.512 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger 5 COMB LC_X25_Y7_N8 17 " "Info: 5: + IC(0.435 ns) + CELL(0.590 ns) = 4.512 ns; Loc. = LC_X25_Y7_N8; Fanout = 17; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(1.225 ns) 6.985 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 6 REG LC_X25_Y8_N6 5 " "Info: 6: + IC(1.248 ns) + CELL(1.225 ns) = 6.985 ns; Loc. = LC_X25_Y8_N6; Fanout = 5; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.157 ns ( 30.88 % ) " "Info: Total cell delay = 2.157 ns ( 30.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.828 ns ( 69.12 % ) " "Info: Total interconnect delay = 4.828 ns ( 69.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 1.254ns 1.198ns 0.693ns 0.435ns 1.248ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.909 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 296 192 360 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 2 REG LC_X25_Y8_N6 5 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X25_Y8_N6; Fanout = 5; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.909 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 296 192 360 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] 2 REG LC_X25_Y7_N0 6 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X25_Y7_N0; Fanout = 6; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 1.254ns 1.198ns 0.693ns 0.435ns 1.248ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LED7 lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[1\] 16.208 ns register " "Info: tco from clock \"CLK\" to destination pin \"LED7\" through register \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[1\]\" is 16.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.227 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 296 192 360 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns inst38 2 REG LC_X24_Y7_N6 2 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X24_Y7_N6; Fanout = 2; REG Node = 'inst38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { CLK inst38 } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 360 728 792 440 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(0.711 ns) 8.227 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[1\] 3 REG LC_X30_Y18_N2 15 " "Info: 3: + IC(4.383 ns) + CELL(0.711 ns) = 8.227 ns; Loc. = LC_X30_Y18_N2; Fanout = 15; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.094 ns" { inst38 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 37.86 % ) " "Info: Total cell delay = 3.115 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.112 ns ( 62.14 % ) " "Info: Total interconnect delay = 5.112 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.227 ns" { CLK inst38 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.227 ns" { CLK {} CLK~out0 {} inst38 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.729ns 4.383ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.757 ns + Longest register pin " "Info: + Longest register to pin delay is 7.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[1\] 1 REG LC_X30_Y18_N2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y18_N2; Fanout = 15; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.442 ns) 2.051 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~55 2 COMB LC_X30_Y19_N8 1 " "Info: 2: + IC(1.609 ns) + CELL(0.442 ns) = 2.051 ns; Loc. = LC_X30_Y19_N8; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[1] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~55 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.590 ns) 4.078 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~57 3 COMB LC_X28_Y20_N4 1 " "Info: 3: + IC(1.437 ns) + CELL(0.590 ns) = 4.078 ns; Loc. = LC_X28_Y20_N4; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~55 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~57 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(2.108 ns) 7.757 ns LED7 4 PIN PIN_185 0 " "Info: 4: + IC(1.571 ns) + CELL(2.108 ns) = 7.757 ns; Loc. = PIN_185; Fanout = 0; PIN Node = 'LED7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~57 LED7 } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 128 1264 1440 144 "LED7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.140 ns ( 40.48 % ) " "Info: Total cell delay = 3.140 ns ( 40.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.617 ns ( 59.52 % ) " "Info: Total interconnect delay = 4.617 ns ( 59.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[1] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~55 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~57 LED7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[1] {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~55 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~57 {} LED7 {} } { 0.000ns 1.609ns 1.437ns 1.571ns } { 0.000ns 0.442ns 0.590ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.227 ns" { CLK inst38 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.227 ns" { CLK {} CLK~out0 {} inst38 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.729ns 4.383ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[1] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~55 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~57 LED7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[1] {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~55 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~57 {} LED7 {} } { 0.000ns 1.609ns 1.437ns 1.571ns } { 0.000ns 0.442ns 0.590ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Seg1\[1\] LED1 15.979 ns Longest " "Info: Longest tpd from source pin \"Seg1\[1\]\" to destination pin \"LED1\" is 15.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Seg1\[1\] 1 PIN PIN_3 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 7; PIN Node = 'Seg1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seg1[1] } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { -304 474 490 -136 "Seg1\[0\]" "" } { -304 458 474 -136 "Seg1\[1\]" "" } { -304 442 458 -136 "Seg1\[2\]" "" } { -304 426 442 -136 "Seg1\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.513 ns) + CELL(0.292 ns) 9.274 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~23 2 COMB LC_X29_Y19_N4 1 " "Info: 2: + IC(7.513 ns) + CELL(0.292 ns) = 9.274 ns; Loc. = LC_X29_Y19_N4; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { Seg1[1] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~23 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.442 ns) 10.435 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~25 3 COMB LC_X30_Y19_N6 1 " "Info: 3: + IC(0.719 ns) + CELL(0.442 ns) = 10.435 ns; Loc. = LC_X30_Y19_N6; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~23 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~25 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.442 ns) 12.311 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~27 4 COMB LC_X28_Y20_N8 1 " "Info: 4: + IC(1.434 ns) + CELL(0.442 ns) = 12.311 ns; Loc. = LC_X28_Y20_N8; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~25 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~27 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(2.108 ns) 15.979 ns LED1 5 PIN PIN_197 0 " "Info: 5: + IC(1.560 ns) + CELL(2.108 ns) = 15.979 ns; Loc. = PIN_197; Fanout = 0; PIN Node = 'LED1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.668 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~27 LED1 } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { -16 1264 1440 0 "LED1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.753 ns ( 29.75 % ) " "Info: Total cell delay = 4.753 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.226 ns ( 70.25 % ) " "Info: Total interconnect delay = 11.226 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.979 ns" { Seg1[1] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~23 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~25 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~27 LED1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.979 ns" { Seg1[1] {} Seg1[1]~out0 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~23 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~25 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~27 {} LED1 {} } { 0.000ns 0.000ns 7.513ns 0.719ns 1.434ns 1.560ns } { 0.000ns 1.469ns 0.292ns 0.442ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 02:55:42 2013 " "Info: Processing ended: Fri Oct 11 02:55:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
