ram128.v,verilog,xil_defaultlib,../../../../SimpleOpenCLSlave.srcs/sources_1/ip/ram128/sim/ram128.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
