# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 960 0.001024 2048 4.58687e-41 700 21888 2.0752 37.29 65.6054 105.022 105.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 960 0.001024 2048 4.58295e-41 700 21888 2.07642 44.3233 65.5801 112.031 112.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 960 0.001024 2048 4.58421e-41 700 21840 2.0704 46.6029 65.4738 114.201 114.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 960 0.001024 2048 4.57804e-41 700 21792 2.06208 42.6482 65.4427 110.205 110.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 960 0.001024 2048 4.5723e-41 700 21800 2.05875 43.2561 65.4315 110.797 110.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 960 0.001024 2048 4.57538e-41 700 21840 2.07043 44.3066 65.6178 112.045 112.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 960 0.001024 2048 4.56907e-41 700 21840 2.07053 45.0391 65.6474 112.808 112.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 960 0.001024 2048 4.58939e-41 700 21760 2.06374 43.7924 65.4332 111.342 111.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 960 0.001024 2048 4.55632e-41 700 21696 2.06563 43.3259 65.3947 110.84 110.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 960 0.001024 2048 4.57076e-41 700 21600 2.05824 46.7582 65.1592 114.025 114.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 960 0.001024 2048 4.57188e-41 700 21504 2.05459 52.9103 65.0953 120.111 120.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 960 0.001024 2048 4.56753e-41 705 21920 2.06717 37.2062 65.6129 104.939 104.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 960 0.001024 2048 4.5779e-41 705 21880 2.0655 37.5627 65.5155 105.197 105.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 960 0.001024 2048 4.57454e-41 705 21888 2.06691 37.8923 65.5645 105.574 105.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 960 0.001024 2048 4.55744e-41 705 21896 2.06736 38.0416 65.6578 105.82 105.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 960 0.001024 2048 4.57902e-41 705 21888 2.06877 40.1526 65.6084 107.882 107.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 960 0.001024 2048 4.57033e-41 705 21816 2.06506 44.9188 65.4839 112.52 112.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 960 0.001024 2048 4.56795e-41 705 21840 2.06749 44.2348 65.5715 111.925 111.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 960 0.001024 2048 4.55646e-41 705 21792 2.06438 46.6824 65.4445 114.242 114.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 960 0.001024 2048 4.57874e-41 705 21800 2.06976 47.6044 65.4577 115.184 115.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 960 0.001024 2048 4.56277e-41 705 21840 2.06438 47.1082 65.618 114.84 114.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 960 0.001024 2048 4.56473e-41 705 21720 2.05882 46.9565 65.3052 114.376 114.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 960 0.001024 2048 4.57832e-41 705 21760 2.06438 44.579 65.4261 112.122 112.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 960 0.001024 2048 4.57734e-41 705 21696 2.06234 48.8837 65.4401 116.439 116.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 960 0.001024 2048 4.5587e-41 705 21600 2.04698 51.6888 65.1886 118.978 119.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 960 0.001024 2048 4.55912e-41 705 21504 2.05037 47.471 65.0977 114.675 114.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 960 0.001024 2048 4.56249e-41 700 21920 2.07872 34.9568 65.6058 102.694 102.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 960 0.001024 2048 4.57958e-41 700 21920 2.07462 39.3531 65.6428 107.126 107.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 960 0.001024 2048 4.58211e-41 700 21888 2.07053 37.114 65.5258 104.761 104.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 960 0.001024 2048 4.5779e-41 700 21896 2.07222 37.7946 65.6174 105.537 105.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 960 0.001024 2048 4.57356e-41 700 21888 2.07334 37.8015 65.6038 105.53 105.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 960 0.001024 2048 4.56893e-41 700 21888 2.07437 47.0784 65.626 114.833 114.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 960 0.001024 2048 4.56067e-41 700 21744 2.06438 33.4186 65.4486 100.982 101.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 960 0.001024 2048 4.56781e-41 700 21840 2.07053 47.1162 65.5365 114.778 114.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 960 0.001024 2048 4.56851e-41 700 21760 2.06896 32.6001 65.5217 100.243 100.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 960 0.001024 2048 4.58953e-41 700 21792 2.06429 43.2671 65.3821 110.766 110.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 960 0.001024 2048 4.58127e-41 700 21696 2.06701 30.6322 65.4396 98.1921 98.2562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 960 0.001024 2048 4.57272e-41 700 21800 2.0616 44.5812 65.4182 112.113 112.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 960 0.001024 2048 4.56529e-41 700 21600 2.05814 31.432 65.1606 98.7011 98.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 960 0.001024 2048 4.58323e-41 700 21840 2.07261 55.5806 65.5581 123.264 123.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 960 0.001024 2048 4.58813e-41 700 21728 2.07226 35.9234 65.5585 103.605 103.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 960 0.001024 2048 4.58939e-41 700 21840 2.07056 54.0529 65.579 121.756 121.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 960 0.001024 2048 4.5716e-41 700 21600 2.06029 36.5876 65.3141 104.014 104.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 960 0.001024 2048 4.57104e-41 700 21760 2.06474 52.7267 65.3951 120.238 120.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 960 0.001024 2048 4.56487e-41 700 21504 2.05597 35.7883 65.0541 102.951 103.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 960 0.001024 2048 4.57033e-41 700 21696 2.0672 46.4664 65.3882 113.976 114.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 960 0.001024 2048 4.56473e-41 700 21504 2.06288 32.1021 65.4414 99.6591 99.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 960 0.001024 2048 4.58225e-41 700 21600 2.0592 48.2991 65.1526 115.564 115.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 960 0.001024 2048 4.55786e-41 700 21200 2.0472 35.1409 64.6817 101.919 101.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 960 0.001024 2048 4.58463e-41 696 21952 2.06848 34.8958 65.6043 102.624 102.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 960 0.001024 2048 4.56347e-41 696 21920 2.06435 36.7616 65.6053 104.481 104.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 960 0.001024 2048 4.59051e-41 696 21936 2.06848 36.4867 65.6175 104.222 104.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 960 0.001024 2048 4.56333e-41 696 21888 2.06848 24.3468 65.663 92.1296 92.1918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 960 0.001024 2048 4.58659e-41 696 21896 2.06438 41.9 65.5765 109.592 109.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 960 0.001024 2048 4.57132e-41 696 21840 2.06669 27.4548 65.5675 95.1416 95.1994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 960 0.001024 2048 4.56179e-41 696 21888 2.06774 40.4939 65.5162 108.13 108.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 960 0.001024 2048 4.58435e-41 696 21760 2.05824 27.1334 65.3414 94.5853 94.6429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 960 0.001024 2048 4.58042e-41 696 21888 2.06029 45.2246 65.5979 112.934 112.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 960 0.001024 2048 4.55674e-41 696 21744 2.05638 32.3953 65.3562 99.8593 99.9199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 960 0.001024 2048 4.58995e-41 696 21840 2.0647 43.5697 65.4466 111.136 111.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 960 0.001024 2048 4.5758e-41 696 21760 2.06467 31.0049 65.4189 98.5394 98.5994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 960 0.001024 2048 4.58225e-41 696 21888 2.06643 53.2582 65.619 120.992 121.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 960 0.001024 2048 4.5594e-41 696 21696 2.05824 34.6024 65.3457 102.059 102.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 960 0.001024 2048 4.58897e-41 696 21800 2.06195 53.464 65.4413 121.02 121.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 960 0.001024 2048 4.56445e-41 696 21600 2.04595 35.9178 65.1735 103.19 103.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 960 0.001024 2048 4.56767e-41 696 21840 2.06438 51.6713 65.5814 119.37 119.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 960 0.001024 2048 4.57482e-41 696 21728 2.06112 34.5211 65.5182 102.152 102.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 960 0.001024 2048 4.57118e-41 696 21840 2.06029 48.2639 65.5393 115.913 115.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 960 0.001024 2048 4.5779e-41 696 21600 2.05862 33.6159 65.2671 100.993 101.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 960 0.001024 2048 4.56445e-41 696 21760 2.05862 46.5482 65.4016 114.063 114.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 960 0.001024 2048 4.57132e-41 696 21504 2.0521 32.6164 65.0027 99.7233 99.7834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 960 0.001024 2048 4.58925e-41 700 21920 2.07302 39.2102 65.5642 106.903 106.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 960 0.001024 2048 4.57734e-41 700 21920 2.07206 35.6164 65.5865 103.327 103.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 960 0.001024 2048 4.58603e-41 700 21840 2.06848 23.2901 66.0997 91.5088 91.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 960 0.001024 2048 4.58407e-41 700 21888 2.07075 38.0673 65.5779 105.769 105.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 960 0.001024 2048 4.57216e-41 700 21792 2.19341 26.0478 65.3975 94.0882 94.1519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 960 0.001024 2048 4.58841e-41 700 21896 2.07053 40.3341 65.6168 108.073 108.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 960 0.001024 2048 4.56095e-41 700 21840 2.07338 26.4501 65.545 94.1251 94.1868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 960 0.001024 2048 4.58477e-41 700 21888 2.07533 41.5412 65.6197 109.289 109.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 960 0.001024 2048 4.56025e-41 700 21760 2.06323 27.9748 65.3864 95.4762 95.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 960 0.001024 2048 4.5737e-41 700 21888 2.07446 46.6026 65.5676 114.297 114.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 960 0.001024 2048 4.57846e-41 700 21744 2.06291 32.83 65.394 100.339 100.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 960 0.001024 2048 4.58533e-41 700 21840 2.07155 44.1958 65.4796 111.8 111.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 960 0.001024 2048 4.5765e-41 700 21760 2.06874 31.4319 65.5261 99.0769 99.1355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 960 0.001024 2048 4.56557e-41 700 21792 2.05923 52.8674 65.385 120.365 120.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 960 0.001024 2048 4.56977e-41 700 21696 2.06234 34.6501 65.447 102.214 102.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 960 0.001024 2048 4.57062e-41 700 21800 2.05894 53.6484 65.4651 121.223 121.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 960 0.001024 2048 4.5716e-41 700 21600 2.05862 36.6031 65.1489 103.862 103.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 960 0.001024 2048 4.57048e-41 700 21840 2.07229 49.9656 65.6112 117.703 117.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 960 0.001024 2048 4.5566e-41 700 21728 2.07258 33.8944 65.5407 101.561 101.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 960 0.001024 2048 4.55814e-41 700 21840 2.07258 47.9172 65.6346 115.676 115.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 960 0.001024 2048 4.57482e-41 700 21600 2.06058 33.8123 65.2583 101.182 101.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 960 0.001024 2048 4.58575e-41 700 21760 2.06384 48.3859 65.3844 115.886 115.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 960 0.001024 2048 4.58771e-41 700 21504 2.05581 32.9476 65.1129 100.168 100.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 960 0.001024 2048 4.58112e-41 704 21920 2.07328 34.7564 65.6015 102.482 102.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 960 0.001024 2048 4.5765e-41 704 21888 2.07053 22.9031 65.6512 90.6767 90.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 960 0.001024 2048 4.57916e-41 704 21920 2.07117 36.0202 65.6226 103.767 103.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 960 0.001024 2048 4.57005e-41 704 21840 2.07315 23.9162 65.5697 91.6113 91.6725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 960 0.001024 2048 4.57734e-41 704 21888 2.07053 40.0835 65.5398 107.743 107.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 960 0.001024 2048 4.57342e-41 704 21792 2.06278 24.936 65.4311 92.485 92.5472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 960 0.001024 2048 4.56697e-41 704 21896 2.07053 37.5747 65.6017 105.302 105.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 960 0.001024 2048 4.58575e-41 704 21840 2.0687 24.6039 65.6483 92.3783 92.4377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 960 0.001024 2048 4.56277e-41 704 21672 2.0624 20.6225 65.2928 88.0302 88.0927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 960 0.001024 2048 4.57132e-41 704 21888 2.07258 38.9308 65.6581 106.712 106.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 960 0.001024 2048 4.58911e-41 704 21760 2.06848 26.205 65.4846 93.8109 93.8721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 960 0.001024 2048 4.57328e-41 704 21696 2.06192 21.9218 65.482 89.5196 89.5775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 960 0.001024 2048 4.56333e-41 704 21888 2.07258 54.0858 65.6203 121.831 121.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 960 0.001024 2048 4.58365e-41 704 21744 2.0648 34.8386 65.4807 102.437 102.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 960 0.001024 2048 4.57019e-41 704 21600 2.05718 29.2702 65.2925 96.6731 96.7329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 960 0.001024 2048 4.5744e-41 704 21840 2.07184 51.7081 65.5601 119.389 119.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 960 0.001024 2048 4.55548e-41 704 21760 2.07142 35.8728 65.5639 103.559 103.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 960 0.001024 2048 4.57832e-41 704 21600 2.06 28.5141 65.2906 95.917 95.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 960 0.001024 2048 4.57818e-41 704 21792 2.06221 46.2249 65.4796 113.818 113.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 960 0.001024 2048 4.56305e-41 704 21696 2.06387 32.3584 65.6161 100.092 100.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 960 0.001024 2048 4.58617e-41 704 21600 2.06339 29.2656 65.4289 96.8083 96.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 960 0.001024 2048 4.58365e-41 704 21800 2.05872 48.5683 65.4561 116.134 116.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 960 0.001024 2048 4.56123e-41 704 21600 2.05824 33.4195 65.1821 100.708 100.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 960 0.001024 2048 4.58084e-41 704 21600 2.05955 29.6736 65.5121 97.2963 97.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 960 0.001024 2048 4.58309e-41 704 21840 2.06643 46.1149 65.6485 113.883 113.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 960 0.001024 2048 4.56459e-41 704 21728 2.06995 32.7167 65.6563 100.494 100.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 960 0.001024 2048 4.56277e-41 704 21504 2.06064 27.6214 65.3395 95.0723 95.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 960 0.001024 2048 4.58687e-41 704 21840 2.07258 47.3946 65.663 115.18 115.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 960 0.001024 2048 4.56193e-41 704 21600 2.06358 33.1017 65.3545 100.573 100.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 960 0.001024 2048 4.56333e-41 704 21600 2.07171 28.3688 65.6798 96.1705 96.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 960 0.001024 2048 4.58883e-41 704 21760 2.06643 46.0842 65.4331 113.635 113.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 960 0.001024 2048 4.5779e-41 704 21504 2.05414 34.0156 65.1424 101.265 101.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 960 0.001024 2048 4.59079e-41 704 21504 2.06586 28.7637 65.4242 96.3057 96.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 960 0.001024 2048 4.57033e-41 720 21856 2.07302 36.5247 65.5838 104.235 104.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 960 0.001024 2048 4.55688e-41 720 21824 2.07258 24.3001 65.5862 92.0087 92.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 960 0.001024 2048 4.56767e-41 720 21840 2.07258 40.3814 65.5557 108.059 108.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 960 0.001024 2048 4.56627e-41 720 21760 2.06448 27.1218 65.4982 94.7382 94.7974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 960 0.001024 2048 4.58421e-41 720 21720 2.06237 22.4215 65.4436 89.9789 90.0383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 960 0.001024 2048 4.56263e-41 720 21840 2.07357 38.5085 65.641 106.275 106.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 960 0.001024 2048 4.57594e-41 720 21792 2.07232 25.1777 65.6286 92.9309 92.9911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 960 0.001024 2048 4.55702e-41 720 21744 2.07258 21.0047 65.6321 88.7591 88.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 960 0.001024 2048 4.56053e-41 720 21840 2.06678 51.5856 65.6535 119.355 119.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 960 0.001024 2048 4.57902e-41 720 21728 2.06438 32.9482 65.5028 100.567 100.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 960 0.001024 2048 4.56585e-41 720 21672 2.06598 28.2976 65.4555 95.8693 95.9285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 960 0.001024 2048 4.58673e-41 720 21824 2.0704 49.6943 65.5847 117.404 117.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 960 0.001024 2048 4.58519e-41 720 21760 2.07178 32.3635 65.6378 100.125 100.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 960 0.001024 2048 4.57454e-41 720 21696 2.07373 26.0049 65.6358 93.7702 93.8285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 960 0.001024 2048 4.57174e-41 720 21816 2.07373 50.0095 65.6336 117.766 117.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 960 0.001024 2048 4.56683e-41 720 21744 2.07158 34.5408 65.6326 102.297 102.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 960 0.001024 2048 4.57552e-41 720 21600 2.06234 30.5637 65.3667 98.046 98.1073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 960 0.001024 2048 4.56529e-41 720 21600 2.07267 27.0234 65.5727 94.7232 94.7818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 960 0.001024 2048 4.58505e-41 720 21760 2.06448 48.9886 65.4444 116.552 116.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 960 0.001024 2048 4.58603e-41 720 21600 2.06138 33.41 65.2741 100.799 100.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 960 0.001024 2048 4.57048e-41 720 21600 2.064 29.6192 65.504 97.2376 97.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 960 0.001024 2048 4.58295e-41 720 21440 2.064 26.3639 65.2802 93.7583 93.8209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 960 0.001024 2048 4.56697e-41 720 21792 2.07549 47.1832 65.6357 114.946 115.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 960 0.001024 2048 4.55758e-41 720 21696 2.07462 32.3626 65.5825 100.071 100.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 960 0.001024 2048 4.58098e-41 720 21600 2.07398 27.9532 65.5743 95.6559 95.7135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 960 0.001024 2048 4.58056e-41 720 21504 2.07318 25.6965 65.6201 93.441 93.5014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 960 0.001024 2048 4.56025e-41 720 21800 2.06563 47.7526 65.6048 115.476 115.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 960 0.001024 2048 4.58028e-41 720 21600 2.05821 35.3316 65.3454 102.788 102.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 960 0.001024 2048 4.56431e-41 720 21600 2.06659 29.8493 65.6567 97.6258 97.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 960 0.001024 2048 4.5793e-41 720 21200 2.04957 27.8257 64.7984 94.7307 94.7917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 960 0.001024 2048 4.57776e-41 720 21856 2.07251 40.5847 65.6409 108.349 108.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 960 0.001024 2048 4.58953e-41 720 21824 2.06938 25.4827 65.5738 93.1791 93.2393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 960 0.001024 2048 4.57019e-41 720 21792 2.07101 21.267 65.5781 88.9699 89.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 960 0.001024 2048 4.55772e-41 720 21840 2.07053 38.4034 65.6107 106.138 106.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 960 0.001024 2048 4.57356e-41 720 21760 2.06685 25.1292 65.4951 92.7418 92.8009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 960 0.001024 2048 4.55632e-41 720 21720 2.06416 20.7524 65.493 88.3614 88.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 960 0.001024 2048 4.56277e-41 720 21840 2.07328 50.1834 65.6351 117.942 118.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 960 0.001024 2048 4.58239e-41 720 21792 2.07258 32.1407 65.5752 99.8428 99.9073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 960 0.001024 2048 4.56193e-41 720 21744 2.07264 27.3641 65.6182 95.1075 95.1662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 960 0.001024 2048 4.58407e-41 720 21696 2.06941 22.9458 65.6364 90.7039 90.7653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 960 0.001024 2048 4.58505e-41 720 21840 2.07053 48.4356 65.6442 116.2 116.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 960 0.001024 2048 4.57286e-41 720 21728 2.06448 30.8797 65.4983 98.4938 98.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 960 0.001024 2048 4.57622e-41 720 21672 2.064 25.9236 65.4932 93.5314 93.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 960 0.001024 2048 4.57342e-41 720 21504 2.05619 23.1733 65.2053 90.4871 90.5461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 960 0.001024 2048 4.56193e-41 720 21824 2.07258 46.6107 65.5759 114.311 114.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 960 0.001024 2048 4.58477e-41 720 21760 2.07078 30.935 65.6279 98.6874 98.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 960 0.001024 2048 4.59037e-41 720 21696 2.07347 25.7369 65.5616 93.4265 93.4849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 960 0.001024 2048 4.57706e-41 720 21504 2.06224 23.3222 65.2832 90.7204 90.7815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 960 0.001024 2048 4.58785e-41 720 21816 2.07258 47.3147 65.634 115.071 115.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 960 0.001024 2048 4.56795e-41 720 21744 2.07309 33.585 65.5857 101.296 101.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 960 0.001024 2048 4.58687e-41 720 21600 2.06797 28.9997 65.4431 96.5615 96.6222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 960 0.001024 2048 4.58197e-41 720 21600 2.07258 27.2521 65.6252 95.0005 95.0605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 960 0.001024 2048 4.5793e-41 720 21760 2.0657 47.4173 65.4471 114.983 115.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 960 0.001024 2048 4.57328e-41 720 21600 2.06237 32.4608 65.2789 99.8543 99.9156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 960 0.001024 2048 4.56235e-41 720 21600 2.06458 28.3341 65.4445 95.898 95.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 960 0.001024 2048 4.55842e-41 720 21440 2.05936 26.0637 65.2373 93.4118 93.4716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 960 0.001024 2048 4.58309e-41 700 21920 2.07462 39.3873 65.5673 107.081 107.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 960 0.001024 2048 4.57314e-41 700 21888 2.07462 26.3651 65.6191 94.1109 94.1702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 960 0.001024 2048 4.57874e-41 700 21792 2.06438 21.6453 65.4402 89.2006 89.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 960 0.001024 2048 4.57902e-41 700 21920 2.07459 37.1714 65.6334 104.93 104.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 960 0.001024 2048 4.56277e-41 700 21840 2.06899 24.437 65.5213 92.0789 92.1395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 960 0.001024 2048 4.58883e-41 700 21840 2.07088 20.566 65.5793 88.2686 88.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 960 0.001024 2048 4.57678e-41 700 21760 2.06973 17.9302 65.4723 85.5235 85.5839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 960 0.001024 2048 4.58771e-41 700 21888 2.06982 48.2348 65.4993 115.856 115.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 960 0.001024 2048 4.58e-41 700 21792 2.0639 30.6116 65.3861 98.1147 98.1763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 960 0.001024 2048 4.58155e-41 700 21744 2.06637 26.2751 65.398 93.7917 93.8537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 960 0.001024 2048 4.56473e-41 700 21696 2.06237 22.4276 65.3881 89.9304 89.9929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 960 0.001024 2048 4.57762e-41 700 21896 2.06848 46.3769 65.6095 114.106 114.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 960 0.001024 2048 4.5587e-41 700 21840 2.07258 30.1445 65.6041 97.8757 97.9387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 960 0.001024 2048 4.56557e-41 700 21672 2.05853 24.5746 65.2578 91.9409 92.0011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 960 0.001024 2048 4.57202e-41 700 21728 2.07053 21.6398 65.5581 89.3174 89.3751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 960 0.001024 2048 4.59093e-41 700 21888 2.07245 44.5275 65.5619 112.212 112.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 960 0.001024 2048 4.56431e-41 700 21760 2.06243 30.1963 65.3854 97.6961 97.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 960 0.001024 2048 4.56053e-41 700 21696 2.06387 26.0377 65.4325 93.586 93.6444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 960 0.001024 2048 4.58491e-41 700 21504 2.05619 23.243 65.0426 90.3914 90.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 960 0.001024 2048 4.56711e-41 700 21888 2.07088 48.0376 65.6331 115.793 115.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 960 0.001024 2048 4.5744e-41 700 21744 2.0617 33.9128 65.4016 101.43 101.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 960 0.001024 2048 4.56305e-41 700 21600 2.05776 28.5757 65.1944 95.8783 95.9365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 960 0.001024 2048 4.58617e-41 700 21600 2.06365 26.7037 65.442 94.2595 94.3213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 960 0.001024 2048 4.56991e-41 700 21600 2.07094 26.1612 65.6464 93.9308 93.9912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 960 0.001024 2048 4.58925e-41 700 21840 2.07018 46.5715 65.5251 114.215 114.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 960 0.001024 2048 4.5737e-41 700 21760 2.07053 33.597 65.5274 101.245 101.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 960 0.001024 2048 4.58112e-41 700 21600 2.05984 27.8835 65.3074 95.3031 95.3608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 960 0.001024 2048 4.58393e-41 700 21440 2.05814 25.6433 65.095 92.8461 92.9058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 960 0.001024 2048 4.55758e-41 700 21200 2.04333 25.3619 64.6555 92.113 92.1719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 960 0.001024 2048 4.56221e-41 720 21856 2.07389 38.239 65.631 105.996 106.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 960 0.001024 2048 4.57958e-41 720 21824 2.07709 25.1023 65.6241 92.8568 92.9178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 960 0.001024 2048 4.5716e-41 720 21792 2.07053 20.8015 65.5737 88.4976 88.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 960 0.001024 2048 4.58575e-41 720 21760 2.07149 18.3036 65.6276 86.056 86.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 960 0.001024 2048 4.5594e-41 720 21840 2.07082 49.834 65.5453 117.503 117.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 960 0.001024 2048 4.58897e-41 720 21760 2.06234 31.6696 65.4457 99.2279 99.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 960 0.001024 2048 4.57734e-41 720 21720 2.0631 26.325 65.4493 93.8921 93.9498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 960 0.001024 2048 4.58393e-41 720 21600 2.05773 22.4358 65.2115 89.7557 89.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 960 0.001024 2048 4.56053e-41 720 21840 2.07258 47.7837 65.6301 115.536 115.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 960 0.001024 2048 4.55548e-41 720 21792 2.06931 30.5244 65.5701 98.2172 98.2734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 960 0.001024 2048 4.59023e-41 720 21744 2.07258 25.0734 65.6254 92.8231 92.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 960 0.001024 2048 4.58351e-41 720 21696 2.0744 21.9434 65.6219 89.6905 89.7495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 960 0.001024 2048 4.58295e-41 720 21600 2.06304 19.8023 66.0766 87.9926 88.0527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 960 0.001024 2048 4.57776e-41 720 21840 2.07002 43.8088 65.5896 111.519 111.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 960 0.001024 2048 4.57832e-41 720 21728 2.06461 29.5736 65.4541 97.1468 97.2074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 960 0.001024 2048 4.55997e-41 720 21672 2.0647 24.4171 65.4444 91.9788 92.0388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 960 0.001024 2048 4.57062e-41 720 21504 2.06486 21.178 65.1975 88.493 88.5555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 960 0.001024 2048 4.5737e-41 720 21560 2.06234 19.54 65.5043 87.1599 87.2182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 960 0.001024 2048 4.58757e-41 720 21824 2.07667 43.7023 65.5833 111.414 111.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 960 0.001024 2048 4.58323e-41 720 21760 2.07107 29.9461 65.6238 97.6976 97.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 960 0.001024 2048 4.5793e-41 720 21696 2.06752 24.8975 65.5717 92.5898 92.6512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 960 0.001024 2048 4.57762e-41 720 21504 2.05706 22.4244 65.2304 89.762 89.8217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 960 0.001024 2048 4.58267e-41 720 21440 2.05706 20.5578 65.228 87.8961 87.9595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 960 0.001024 2048 4.57538e-41 704 21920 2.0727 36.6441 65.5954 104.365 104.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 960 0.001024 2048 4.58281e-41 704 21888 2.07408 23.9944 65.654 91.7733 91.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 960 0.001024 2048 4.58183e-41 704 21792 2.06246 19.8752 65.4244 87.4156 87.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 960 0.001024 2048 4.56221e-41 704 21760 2.06374 17.6258 65.4271 85.169 85.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 960 0.001024 2048 4.58995e-41 704 21920 2.07114 47.5621 65.6731 115.36 115.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 960 0.001024 2048 4.58519e-41 704 21840 2.06826 30.0871 65.5721 97.7764 97.8371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 960 0.001024 2048 4.57174e-41 704 21840 2.06851 24.7739 65.6886 92.581 92.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 960 0.001024 2048 4.56599e-41 704 21760 2.06845 21.7109 65.5076 89.3388 89.3993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 960 0.001024 2048 4.57076e-41 704 21600 2.05414 19.2164 65.2332 86.5564 86.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 960 0.001024 2048 4.56879e-41 704 21888 2.07254 45.1627 65.6198 112.909 112.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 960 0.001024 2048 4.56571e-41 704 21792 2.06275 28.5471 65.4848 96.1454 96.2074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 960 0.001024 2048 4.56781e-41 704 21744 2.06378 23.8653 65.4335 91.4156 91.4753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 960 0.001024 2048 4.58169e-41 704 21696 2.06458 21.4686 65.4848 89.0701 89.1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 960 0.001024 2048 4.58911e-41 704 21600 2.05619 18.5914 65.3076 86.014 86.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 960 0.001024 2048 4.58225e-41 704 21896 2.06848 42.1011 65.5832 109.806 109.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 960 0.001024 2048 4.58519e-41 704 21840 2.06848 27.5748 65.5963 95.2922 95.3528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 960 0.001024 2048 4.58883e-41 704 21672 2.0599 22.799 65.2856 90.1979 90.2566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 960 0.001024 2048 4.57496e-41 704 21728 2.06906 20.3504 65.6507 88.1213 88.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 960 0.001024 2048 4.57846e-41 704 21560 2.06029 18.4463 65.348 85.9092 85.9689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 960 0.001024 2048 4.55898e-41 704 21888 2.07123 42.3078 65.5896 110.024 110.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 960 0.001024 2048 4.55898e-41 704 21760 2.06534 28.6653 65.485 96.2685 96.3296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 960 0.001024 2048 4.5807e-41 704 21696 2.06432 24.4823 65.405 92.0048 92.0651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 960 0.001024 2048 4.56851e-41 704 21504 2.05258 21.7457 65.0597 88.9109 88.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 960 0.001024 2048 4.58981e-41 704 21440 2.05619 19.9055 65.0791 87.0908 87.1495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 960 0.001024 2048 4.57019e-41 704 21504 2.06422 20.3431 65.4739 87.9331 87.9929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 960 0.001024 2048 4.5765e-41 768 21712 2.07443 39.2969 65.5887 107.01 107.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 960 0.001024 2048 4.57832e-41 768 21696 2.07306 43.4565 65.6023 111.184 111.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 960 0.001024 2048 4.57594e-41 768 21632 2.07037 28.8233 65.5529 96.4983 96.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 960 0.001024 2048 4.56053e-41 768 21600 2.07101 23.968 65.567 91.6582 91.7178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 960 0.001024 2048 4.58239e-41 768 21504 2.06557 21.2397 65.3749 88.7305 88.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 960 0.001024 2048 4.58267e-41 768 21440 2.05949 19.234 65.2412 86.5852 86.6452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 960 0.001024 2048 4.57314e-41 768 21504 2.07072 18.116 65.5614 85.8023 85.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 960 0.001024 2048 4.59079e-41 768 21504 2.07126 17.7936 65.6049 85.5208 85.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 960 0.001024 2048 4.58967e-41 768 21248 2.05437 17.11 65.0035 84.2224 84.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 960 0.001024 2048 4.58141e-41 720 21504 2.05392 15.168 65.207 82.4791 82.5385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 960 0.001024 2048 4.56557e-41 704 21728 2.07021 14.9216 65.6421 82.6844 82.7433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 960 0.001024 2048 4.56193e-41 700 21560 2.05853 14.9807 65.3085 82.3985 82.4586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 960 0.001024 2048 4.58925e-41 720 21560 2.06563 15.1897 65.4543 82.7613 82.8197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 960 0.001024 2048 4.57356e-41 704 21760 2.06394 17.1172 65.4824 84.7159 84.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 960 0.001024 2048 4.58491e-41 704 21120 2.04368 24.5808 64.6341 91.3083 91.3682
