#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar  9 14:13:42 2019
# Process ID: 12112
# Current directory: C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/synth_1
# Command line: vivado.exe -log SquareRoot.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SquareRoot.tcl
# Log file: C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/synth_1/SquareRoot.vds
# Journal file: C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SquareRoot.tcl -notrace
Command: synth_design -top SquareRoot -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17980 
WARNING: [Synth 8-976] L has already been declared [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:135]
WARNING: [Synth 8-2654] second declaration of L ignored [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:135]
INFO: [Synth 8-994] L is declared here [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:126]
WARNING: [Synth 8-976] L has already been declared [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:145]
WARNING: [Synth 8-2654] second declaration of L ignored [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:145]
INFO: [Synth 8-994] L is declared here [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:126]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 389.719 ; gain = 112.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SquareRoot' [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/synth_1/.Xil/Vivado-12112-DESKTOP-KB2R4MG/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/synth_1/.Xil/Vivado-12112-DESKTOP-KB2R4MG/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Eight7SegDisplay' [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:2]
WARNING: [Synth 8-87] always_comb on 'abc_reg' did not result in combinational logic [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:128]
WARNING: [Synth 8-87] always_comb on 'abc1_reg' did not result in combinational logic [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:137]
WARNING: [Synth 8-87] always_comb on 'abc2_reg' did not result in combinational logic [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:147]
WARNING: [Synth 8-3848] Net display_o in module/entity Eight7SegDisplay does not have driver. [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'Eight7SegDisplay' (2#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:2]
WARNING: [Synth 8-689] width (1) of port connection 'display_o' does not match port width (16) of module 'Eight7SegDisplay' [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'SquareRoot' (3#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
WARNING: [Synth 8-3917] design SquareRoot has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[14] driven by constant 0
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[15]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[14]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[13]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[12]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[11]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[10]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[9]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[8]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[7]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[6]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[5]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[4]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[3]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[2]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[1]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[0]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port bankSwitch
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.543 ; gain = 165.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.543 ; gain = 165.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.543 ; gain = 165.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'instan1'
Finished Parsing XDC File [c:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'instan1'
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'data_i[14]'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'data_i[15]'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:31]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/SquareRoot_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SquareRoot_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SquareRoot_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 790.488 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 790.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 790.488 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 790.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 790.488 ; gain = 512.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 790.488 ; gain = 512.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for instan1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 790.488 ; gain = 512.988
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "anode_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "anode_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "abc1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "abc2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'abc2_reg' [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:147]
WARNING: [Synth 8-327] inferring latch for variable 'abc1_reg' [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'abc_reg' [C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 790.488 ; gain = 512.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 198   
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 169   
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Eight7SegDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 198   
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 169   
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "anode_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design SquareRoot has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[14] driven by constant 0
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[15]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[14]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[13]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[12]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[11]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[10]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[9]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[8]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[7]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[6]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[5]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[4]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[3]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[2]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[1]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[0]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port bankSwitch
WARNING: [Synth 8-3332] Sequential element (instanciation/abc_reg[2]) is unused and will be removed from module SquareRoot.
WARNING: [Synth 8-3332] Sequential element (instanciation/abc_reg[1]) is unused and will be removed from module SquareRoot.
WARNING: [Synth 8-3332] Sequential element (instanciation/abc_reg[0]) is unused and will be removed from module SquareRoot.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 910.008 ; gain = 632.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.008 ; gain = 632.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.008 ; gain = 632.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\instanciation/dp_reg )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 910.008 ; gain = 632.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 910.008 ; gain = 632.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 910.008 ; gain = 632.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 910.008 ; gain = 632.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 910.008 ; gain = 632.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 910.008 ; gain = 632.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 910.008 ; gain = 632.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cordic_0      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |cordic_0 |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |     8|
|4     |LUT1     |     1|
|5     |LUT2     |     6|
|6     |LUT3     |     9|
|7     |LUT4     |    27|
|8     |LUT5     |    49|
|9     |LUT6     |   103|
|10    |MUXF7    |     4|
|11    |FDRE     |    35|
|12    |LD       |     4|
|13    |IBUF     |    15|
|14    |OBUF     |    32|
+------+---------+------+

Report Instance Areas: 
+------+----------------+-----------------+------+
|      |Instance        |Module           |Cells |
+------+----------------+-----------------+------+
|1     |top             |                 |   311|
|2     |  instanciation |Eight7SegDisplay |   226|
+------+----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 910.008 ; gain = 632.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 910.008 ; gain = 284.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 910.008 ; gain = 632.508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 910.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 910.008 ; gain = 643.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 910.008 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/synth_1/SquareRoot.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SquareRoot_utilization_synth.rpt -pb SquareRoot_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 14:14:23 2019...
