<HTML>
<HEAD>
<TITLE>eCACTI: An Enhanced Power Estimation Model for On-chip Caches</TITLE>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<META content="MSHTML 6.00.2800.1458" name=GENERATOR><!--BASE HREF=" "--></HEAD>
<BODY bgColor=#ffffff>
<CENTER>
<H1>enhanced CACTI (eCACTI)</H1></CENTER>
<HR>

<CENTER>[<A href="http://www.ics.uci.edu/~maheshmn/eCACTI/main.htm">Home</A> |
<!-- <A href="http://www.ics.uci.edu/~maheshmn/eCACTI/news.htm">News</A> |
<A href="http://www.ics.uci.edu/~maheshmn/eCACTI/license.htm">License</A> |
<A href="http://www.ics.uci.edu/~maheshmn/eCACTI/readme.htm">README</A> | -->
<A href="http://www.ics.uci.edu/~maheshmn/eCACTI/techRep.htm">Technical report</A> |
<A href="http://www.ics.uci.edu/~maheshmn/eCACTI/howto.htm">How-to FAQ</A> |
<A href="http://www.ics.uci.edu/~maheshmn/eCACTI/download.htm">Download eCACTI</A> ]
</CENTER> </CENTER>
<HR>
<BR>
<BR>
<B><FONT SIZE=+3> eCACTI: An Enhanced Power Estimation Model
for On-chip Caches </FONT></B>

<P>Mahesh Mamidipaka and Nikil Dutt
<BR>Center for Embedded Computer Systems (CECS) Technical Report TR-04-28, Sept. 2004.

<P><B>Abstract</B><BR>
<BR>There is a growing need for accurate power models at the higher
levels of design hierarchy. CACTI
is a micro-architecture level tool widely used
(i) to estimate power dissipation in caches and (ii) to determine
the cache configuration that best meets the desired optimization
criterion. However,
we observed several limitations in CACTI that lead to
inaccuracies in cache power estimates especially as we move to
deep sub-micron (DSM) technologies: a) lack of models to account for
leakage power, b) use of constant gate widths for most devices
irrespective of its capacitive load, and c) lack of models to
account for power dissipation in sub-blocks that are outside the time
critical path. As a result, the cache configuration determined by CACTI may not
be optimal because of these limitations. Our tool, <em> <I> eCACTI </I> </em>
(enhanced CACTI),
addresses these limitations in CACTI thereby improving the
accuracy of its power estimates. We validated <I> eCACTI</I> power estimates
against SPICE based simulations on industrial designs. Furthermore,
we show that for DSM technologies, CACTI does not generate
power optimal cache configuration, which highlights the need for
the enhancements we developed in <I> eCACTI </I>.
Finally, we demonstrate the use of <I> eCACTI </I> to study the effects of
(i) technology on cache leakage and total cache power,
(ii) dual-Vth optimization on sub-block and total cache leakage power,
(iii) effects of varying cache size, block size, and associativity
for DSM technologies.
<EM>
<HR>
<I>Technical report available in</I>
<A href="http://www.ics.uci.edu/~maheshmn/eCACTI/ecacti_tr.ps">ps</A>
or <A href="http://www.ics.uci.edu/~maheshmn/eCACTI/ecacti_tr.pdf">pdf</A>
<br><a href="http://www.ics.uci.edu/~maheshmn/eCACTI/download.htm">eCACTI software download page</a>
<BR>
<center><!--msthemeseparator--><p align="center"><img src="_themes/poetic/poehorsa.gif" width="600" height="10"></p>
<p><small>
&nbsp;Copyright University of California, Irvine, 2004.<br>
For problems or questions regarding this web, contact <i>
<a href="mailto:maheshmn@cecs.uci.edu">Mahesh Mamidipaka</a></i>.<br>
Last updated: 10/06/04.&nbsp;
</small></p>
</center>
<!--mstheme--></font></td></tr><!--msnavigation--></table></body>

</html>
