{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "CORE_Insmem_Ready_Out",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[0]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[1]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[2]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[3]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[4]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[5]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[6]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[7]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[8]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[9]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[10]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[11]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[12]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[13]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[14]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[15]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[16]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[17]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[18]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[19]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[20]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[21]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[22]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[23]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[24]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[25]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[26]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[27]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[28]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[29]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[30]",
					"strict" : false
				},
				{
					"name" : "Core_Insmem_Addr_OutBUS[31]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Ready_Out",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Valid_Out",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Byteenable_OutBUS[0]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Byteenable_OutBUS[1]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Byteenable_OutBUS[2]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Byteenable_OutBUS[3]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[0]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[1]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[2]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[3]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[4]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[5]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[6]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[7]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[8]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[9]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[10]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[11]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[12]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[13]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[14]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[15]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[16]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[17]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[18]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[19]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[20]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[21]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[22]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[23]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[24]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[25]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[26]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[27]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[28]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[29]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[30]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Writedata_outBUS[31]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[0]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[1]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[2]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[3]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[4]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[5]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[6]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[7]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[8]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[9]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[10]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[11]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[12]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[13]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[14]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[15]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[16]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[17]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[18]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[19]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[20]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[21]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[22]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[23]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[24]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[25]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[26]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[27]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[28]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[29]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[30]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Addr_OutBUS[31]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Valid_In",
					"strict" : false
				},
				{
					"name" : "CORE_Clk_In",
					"strict" : false
				},
				{
					"name" : "CORE_Reset_In",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Valid_In",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Ready_In",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[1]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[0]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[4]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[2]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[6]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[3]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[13]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[12]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[24]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[0]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[23]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[22]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[20]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[21]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[1]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[2]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[3]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[4]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[5]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[6]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[7]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[8]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[9]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[10]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[11]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[12]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[13]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[14]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[15]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[16]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[17]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[18]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[19]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[20]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[21]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[22]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[23]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[24]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[25]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[26]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[27]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[28]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[29]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[30]",
					"strict" : false
				},
				{
					"name" : "CORE_Datamem_Readdata_InBUS[31]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[5]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[14]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[7]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[19]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[18]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[17]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[15]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[16]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[31]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[30]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[29]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[28]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[9]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[8]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[25]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[11]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[10]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[27]",
					"strict" : false
				},
				{
					"name" : "CORE_Insmem_Readdata_InBUS[26]",
					"strict" : false
				}
			]
		}
	]
}