Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date             : Mon Aug  7 13:50:22 2017
| Host             : iq-OptiPlex-9010 running 64-bit unknown
| Command          : 
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.438  |
| Dynamic (W)              | 1.283  |
| Device Static (W)        | 0.155  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 68.4   |
| Junction Temperature (C) | 41.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.002 |        3 |       --- |             --- |
| Slice Logic             |     0.001 |     1833 |       --- |             --- |
|   LUT as Logic          |     0.001 |      687 |     53200 |            1.29 |
|   Register              |    <0.001 |      738 |    106400 |            0.69 |
|   CARRY4                |    <0.001 |        2 |     13300 |            0.02 |
|   F7/F8 Muxes           |    <0.001 |        2 |     53200 |           <0.01 |
|   LUT as Shift Register |    <0.001 |       17 |     17400 |            0.10 |
|   Others                |     0.000 |      255 |       --- |             --- |
| Signals                 |     0.002 |     1502 |       --- |             --- |
| Block RAM               |     0.022 |       32 |       140 |           22.86 |
| PS7                     |     1.256 |        1 |       --- |             --- |
| Static Power            |     0.155 |          |           |                 |
| Total                   |     1.438 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.039 |       0.025 |      0.014 |
| Vccaux    |       1.800 |     0.020 |       0.000 |      0.020 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.674 |       0.647 |      0.027 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------+-----------+
| Name                                                     | Power (W) |
+----------------------------------------------------------+-----------+
| design_1_wrapper                                         |     1.283 |
|   design_1_i                                             |     1.283 |
|     axi_bram_ctrl_0                                      |     0.002 |
|       U0                                                 |     0.002 |
|         gext_inst.abcv4_0_ext_inst                       |     0.002 |
|           GEN_AXI4.I_FULL_AXI                            |     0.002 |
|             I_RD_CHNL                                    |     0.001 |
|               I_WRAP_BRST                                |    <0.001 |
|             I_WR_CHNL                                    |    <0.001 |
|               BID_FIFO                                   |    <0.001 |
|               I_WRAP_BRST                                |    <0.001 |
|     axi_bram_ctrl_1                                      |     0.002 |
|       U0                                                 |     0.002 |
|         gext_inst.abcv4_0_ext_inst                       |     0.002 |
|           GEN_AXI4.I_FULL_AXI                            |     0.002 |
|             I_RD_CHNL                                    |     0.001 |
|               I_WRAP_BRST                                |    <0.001 |
|             I_WR_CHNL                                    |    <0.001 |
|               BID_FIFO                                   |    <0.001 |
|               I_WRAP_BRST                                |    <0.001 |
|     axi_mem_intercon                                     |     0.000 |
|       s00_couplers                                       |     0.000 |
|         auto_pc                                          |     0.000 |
|     axi_mem_intercon_1                                   |     0.000 |
|       s00_couplers                                       |     0.000 |
|         auto_pc                                          |     0.000 |
|     blk_mem_gen_0                                        |     0.011 |
|       U0                                                 |     0.011 |
|         inst_blk_mem_gen                                 |     0.011 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.011 |
|             valid.cstr                                   |     0.011 |
|               ramloop[0].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[10].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[11].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[12].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[13].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[14].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[15].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[1].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[2].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[3].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[4].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[5].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[6].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[7].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[8].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[9].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|     blk_mem_gen_1                                        |     0.011 |
|       U0                                                 |     0.011 |
|         inst_blk_mem_gen                                 |     0.011 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.011 |
|             valid.cstr                                   |     0.011 |
|               ramloop[0].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[10].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[11].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[12].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[13].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[14].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[15].ram.r                          |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[1].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[2].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[3].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[4].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[5].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[6].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[7].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[8].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[9].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|     processing_system7_0                                 |     1.256 |
|       inst                                               |     1.256 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                  |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                  |     0.000 |
|     rst_processing_system7_0_50M                         |    <0.001 |
|       U0                                                 |    <0.001 |
|         EXT_LPF                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                      |    <0.001 |
|         SEQ                                              |    <0.001 |
|           SEQ_COUNTER                                    |    <0.001 |
+----------------------------------------------------------+-----------+


