p SystemCoreClock
n
p SystemCoreClock
exit
quit
load
target remote localhost:3333
load
i b
b SystemInit 
b main 
monitor reset halt
c
s
p /x RCC->CFGR
s
p /x RCC->CFGR
$1
p /x $1
c
monitor reset run
n
monitor reset halt
c
n
monitor reset halt
c
n
set RCC->CFGR &= !RCC_CFGR_PLLMULL16
set RCC->CFGR |= RCC_CFGR_PLLMULL1
set RCC->CFGR |= RCC_CFGR_PLLMULL2
p /x rcc->cfgr
p /x RCC->CFGR
n
c
monitor reset halt
c
n
set RCC->CFGR &= !RCC_CFGR_PLLMULL16
set RCC->CFGR |= RCC_CFGR_PLLMULL8
c
n
c
p SystemCoreClock
l
l -10
l -20
monitor reset halt
c
n
set RCC->CFGR &= !RCC_CFGR_PLLMULL16
set RCC->CFGR |= RCC_CFGR_PLLMULL10
c
n
p SystemCoreClock
monitor reset halt
c
n
set RCC->CFGR &= !RCC_CFGR_PLLMULL16
set RCC->CFGR |= RCC_CFGR_PLLMULL15
c
n
monitor reset halt
c
c
s
monitor reset halt
c
n
n
n
n
set RCC->CFGR &= !RCC_CFGR_PLLMULL16
set RCC->CFGR |= RCC_CFGR_PLLMULL12
n
p SystemCoreClock
c
monitor reset halt
c
n
set RCC->CFGR &= !RCC_CFGR_PLLMULL16
set RCC->CFGR |= RCC_CFGR_PLLMULL15
n
n
n
monitor reset halt
c
s
s
si
monitor reset halt
c
n
set RCC->CFGR &= !RCC_CFGR_PLLMULL16
set RCC->CFGR |= RCC_CFGR_PLLMULL13
n
monitor reset halt
c
n
set RCC->CFGR &= !RCC_CFGR_PLLMULL16
set RCC->CFGR |= RCC_CFGR_PLLMULL12
c
s
n
p pllmull 
n
p pllmull 
n
p SystemCoreClock
n
n
p tmp
n
p /x *RCC
quit
target remote localhost:3333
load
ib
i b
monitor reset run
quit
target remote localhost:3333
load
monitor reset run
monitor reset halt
i b
b SystemInit 
c
n
p /x RCC->CFGR
set RCC->CFGR &= ~RCC_CFGR_PLLMULL12
p /x RCC->CFGR
set RCC->CFGR |= RCC_CFGR_PLLMULL16
p /x RCC->CFGR
p /x *FLASH
p /x FLASH
p /x RCC
p /x FLASH
p /x FLASH_BASE 
p /x FLASH_ACR_LATENCY_2
p *FLASH
p *FLASH_R_BASE 
p /x *FLASH_R_BASE 
n
p /x FLASH->ACR
p *RTC
p *RCC
p *GPIOA
p *IWDG
p *USB
monitor reset halt
load
i b 
c
p *FLASH
p /x FLASH->ACR
n
n
p /x FLASH->ACR
n
n
n
n
s
p SystemCoreClock
n
p SystemCoreClock
c
fin
monitor reset halt
load
i b 
d i
d i1
d i 1
d 1
i b 
c
monitor reset halt
monitor reset halt
monitor reset halt
monitor reset halt
target remote localhost:3333
monitor reset halt
load
b SystemInit 
c
n
p /x RCC->CFGR
n
p /x RCC->CFGR
n
n
n
c
monitor reset halt
c
target remote localhost:3333
quit
load
p SystemCoreClock
target remote localhost:3333
p SystemCoreClock
monitor reset halt
b main 
c
c
p SystemCoreClock
n
p SystemCoreClock
c
c
target remote localhost:3333
monitor reset halt
load
b SystemInit 
c
n
p /x RCC->CFGR
n
p /x RCC->CFGR
monitor reset halt
i b
d 4
i b
c
n
p /x RCC->CFGR
n
p /x RCC->CFGR
monitor reset halt
load
i b
c
n
p /x RCC->CFGR
n
p /x RCC->CFGR
n
p /x RCC->CFGR
n
p /x RCC->CFGR
n
c
p SystemCoreClock
n
p SystemCoreClock
c
monitor reset halt
d 2
d 3
i b
load
c
exit
quit
