info x 39 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 opcode
term mark 67 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 3 31 0 226 11 15 0 0 CLKinstd_logic
var add 1 15 0 164 9 19 0 0 DATA_INinstd_logic_vector
var add 2 31 0 162 10 14 0 0 ILinstd_logic
var add 4 2 0 164 12 14 0 0 DRoutstd_logic_vector
var add 5 2 0 164 13 14 0 0 SAoutstd_logic_vector
var add 6 2 0 164 14 14 0 0 SBoutstd_logic_vector
var add 7 7 0 164 15 22 0 0 OPCODE_OUToutstd_logic_vector
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 163 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 1011001001010110
cell fill 2 4 0 0 0 0 0 0 0001000111001000
cell fill 2 8 0 0 0 0 0 0 1011000110010111
cell fill 2 12 0 0 0 0 0 0 1101010101101000
cell fill 2 16 0 0 0 0 0 0 1000101001101000
cell fill 2 20 0 0 0 0 0 0 0000000110110011
cell fill 2 24 0 0 0 0 0 0 0001010100111011
cell fill 2 28 0 0 0 0 0 0 0000000000000001
cell fill 3 0 0 0 0 0 0 0 0
cell fill 3 4 0 0 0 0 0 0 1
cell fill 3 8 0 0 0 0 0 0 0
cell fill 3 12 0 0 0 0 0 0 1
cell fill 3 16 0 0 0 0 0 0 0
cell fill 3 24 0 0 0 0 0 0 1
time info 50 50 10 10 50 50 1 1 nsCLK
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 12034304 29636651 8 0 0 0 0 opcode.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 10 180 9 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = opcode.vhd
Wed May 12 15:11:48 2004
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
