Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Dec 11 12:58:50 2016
| Host         : AndrewPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -rpx ip_design_wrapper_timing_summary_routed.rpx
| Design       : ip_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.805    -7927.662                    272                 5164        0.024        0.000                      0                 5164        4.020        0.000                       0                  2122  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -31.805    -7927.662                    272                 4548        0.024        0.000                      0                 4548        4.020        0.000                       0                  2121  
clk_fpga_1                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.451        0.000                      0                  616        0.780        0.000                      0                  616  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          272  Failing Endpoints,  Worst Slack      -31.805ns,  Total Violation    -7927.661ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.805ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.471ns  (logic 23.473ns (56.601%)  route 17.998ns (43.399%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.777     3.071    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X95Y65         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_fdce_C_Q)         0.456     3.527 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/Q
                         net (fo=3, routed)           0.831     4.358    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[12]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_B[12]_P[15])
                                                      3.656     8.014 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[15]
                         net (fo=2, routed)           1.876     9.890    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12[15]
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.124    10.014 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1/O
                         net (fo=14, routed)          0.828    10.842    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      1.820    12.662 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[15]
                         net (fo=2, routed)           1.063    13.725    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.148    13.873 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.454    14.326    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.328    14.654 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.654    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[2]
                         net (fo=2, routed)           1.362    16.594    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.330    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.674    17.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.331    17.929 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.929    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.305 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.305    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.524 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           1.504    20.028    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X94Y74         LUT3 (Prop_lut3_I0_O)        0.295    20.323 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.305    20.628    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.752 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.496    21.248    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X97Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.372 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.372    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.770 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.779    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.113 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.587    22.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X100Y75        LUT2 (Prop_lut2_I1_O)        0.303    23.003 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.003    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X100Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.536 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.536    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.867 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          1.066    24.933    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.024    28.957 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.516    29.474    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y74         LUT1 (Prop_lut1_I0_O)        0.124    29.598 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          0.930    30.528    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_C[11]_P[18])
                                                      1.820    32.348 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[18]
                         net (fo=32, routed)          2.559    34.906    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_87
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656    38.562 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25/P[15]
                         net (fo=2, routed)           1.208    39.770    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25[15]
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    39.894 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1/O
                         net (fo=14, routed)          0.828    40.722    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    42.542 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/P[20]
                         net (fo=2, routed)           0.903    43.445    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_n_85
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124    43.569 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4/O
                         net (fo=1, routed)           0.000    43.569    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.102 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.102    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.219    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.542 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]_i_1/O[1]
                         net (fo=1, routed)           0.000    44.542    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]_i_1_n_6
    SLICE_X36Y86         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.474    12.653    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y86         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][13]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X36Y86         FDCE (Setup_fdce_C_D)        0.109    12.737    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][13]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -44.542    
  -------------------------------------------------------------------
                         slack                                -31.805    

Slack (VIOLATED) :        -31.797ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.463ns  (logic 23.465ns (56.593%)  route 17.998ns (43.407%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.777     3.071    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X95Y65         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_fdce_C_Q)         0.456     3.527 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/Q
                         net (fo=3, routed)           0.831     4.358    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[12]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_B[12]_P[15])
                                                      3.656     8.014 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[15]
                         net (fo=2, routed)           1.876     9.890    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12[15]
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.124    10.014 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1/O
                         net (fo=14, routed)          0.828    10.842    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      1.820    12.662 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[15]
                         net (fo=2, routed)           1.063    13.725    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.148    13.873 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.454    14.326    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.328    14.654 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.654    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[2]
                         net (fo=2, routed)           1.362    16.594    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.330    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.674    17.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.331    17.929 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.929    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.305 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.305    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.524 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           1.504    20.028    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X94Y74         LUT3 (Prop_lut3_I0_O)        0.295    20.323 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.305    20.628    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.752 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.496    21.248    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X97Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.372 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.372    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.770 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.779    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.113 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.587    22.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X100Y75        LUT2 (Prop_lut2_I1_O)        0.303    23.003 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.003    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X100Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.536 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.536    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.867 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          1.066    24.933    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.024    28.957 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.516    29.474    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y74         LUT1 (Prop_lut1_I0_O)        0.124    29.598 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          0.930    30.528    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_C[11]_P[18])
                                                      1.820    32.348 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[18]
                         net (fo=32, routed)          2.559    34.906    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_87
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656    38.562 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25/P[15]
                         net (fo=2, routed)           1.208    39.770    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25[15]
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    39.894 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1/O
                         net (fo=14, routed)          0.828    40.722    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    42.542 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/P[20]
                         net (fo=2, routed)           0.903    43.445    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_n_85
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124    43.569 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4/O
                         net (fo=1, routed)           0.000    43.569    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.102 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.102    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.219    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.534 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]_i_1/O[3]
                         net (fo=1, routed)           0.000    44.534    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]_i_1_n_4
    SLICE_X36Y86         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.474    12.653    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y86         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][15]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X36Y86         FDCE (Setup_fdce_C_D)        0.109    12.737    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][15]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -44.534    
  -------------------------------------------------------------------
                         slack                                -31.797    

Slack (VIOLATED) :        -31.721ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.387ns  (logic 23.389ns (56.513%)  route 17.998ns (43.487%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.777     3.071    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X95Y65         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_fdce_C_Q)         0.456     3.527 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/Q
                         net (fo=3, routed)           0.831     4.358    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[12]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_B[12]_P[15])
                                                      3.656     8.014 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[15]
                         net (fo=2, routed)           1.876     9.890    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12[15]
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.124    10.014 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1/O
                         net (fo=14, routed)          0.828    10.842    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      1.820    12.662 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[15]
                         net (fo=2, routed)           1.063    13.725    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.148    13.873 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.454    14.326    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.328    14.654 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.654    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[2]
                         net (fo=2, routed)           1.362    16.594    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.330    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.674    17.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.331    17.929 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.929    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.305 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.305    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.524 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           1.504    20.028    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X94Y74         LUT3 (Prop_lut3_I0_O)        0.295    20.323 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.305    20.628    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.752 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.496    21.248    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X97Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.372 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.372    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.770 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.779    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.113 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.587    22.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X100Y75        LUT2 (Prop_lut2_I1_O)        0.303    23.003 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.003    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X100Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.536 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.536    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.867 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          1.066    24.933    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.024    28.957 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.516    29.474    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y74         LUT1 (Prop_lut1_I0_O)        0.124    29.598 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          0.930    30.528    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_C[11]_P[18])
                                                      1.820    32.348 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[18]
                         net (fo=32, routed)          2.559    34.906    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_87
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656    38.562 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25/P[15]
                         net (fo=2, routed)           1.208    39.770    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25[15]
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    39.894 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1/O
                         net (fo=14, routed)          0.828    40.722    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    42.542 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/P[20]
                         net (fo=2, routed)           0.903    43.445    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_n_85
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124    43.569 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4/O
                         net (fo=1, routed)           0.000    43.569    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.102 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.102    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.219    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.458 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]_i_1/O[2]
                         net (fo=1, routed)           0.000    44.458    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]_i_1_n_5
    SLICE_X36Y86         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.474    12.653    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y86         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][14]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X36Y86         FDCE (Setup_fdce_C_D)        0.109    12.737    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][14]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -44.458    
  -------------------------------------------------------------------
                         slack                                -31.721    

Slack (VIOLATED) :        -31.701ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.367ns  (logic 23.369ns (56.492%)  route 17.998ns (43.508%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.777     3.071    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X95Y65         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_fdce_C_Q)         0.456     3.527 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/Q
                         net (fo=3, routed)           0.831     4.358    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[12]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_B[12]_P[15])
                                                      3.656     8.014 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[15]
                         net (fo=2, routed)           1.876     9.890    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12[15]
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.124    10.014 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1/O
                         net (fo=14, routed)          0.828    10.842    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      1.820    12.662 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[15]
                         net (fo=2, routed)           1.063    13.725    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.148    13.873 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.454    14.326    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.328    14.654 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.654    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[2]
                         net (fo=2, routed)           1.362    16.594    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.330    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.674    17.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.331    17.929 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.929    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.305 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.305    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.524 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           1.504    20.028    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X94Y74         LUT3 (Prop_lut3_I0_O)        0.295    20.323 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.305    20.628    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.752 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.496    21.248    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X97Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.372 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.372    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.770 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.779    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.113 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.587    22.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X100Y75        LUT2 (Prop_lut2_I1_O)        0.303    23.003 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.003    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X100Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.536 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.536    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.867 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          1.066    24.933    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.024    28.957 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.516    29.474    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y74         LUT1 (Prop_lut1_I0_O)        0.124    29.598 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          0.930    30.528    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_C[11]_P[18])
                                                      1.820    32.348 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[18]
                         net (fo=32, routed)          2.559    34.906    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_87
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656    38.562 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25/P[15]
                         net (fo=2, routed)           1.208    39.770    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25[15]
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    39.894 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1/O
                         net (fo=14, routed)          0.828    40.722    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    42.542 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/P[20]
                         net (fo=2, routed)           0.903    43.445    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_n_85
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124    43.569 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4/O
                         net (fo=1, routed)           0.000    43.569    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.102 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.102    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.219    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.438 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]_i_1/O[0]
                         net (fo=1, routed)           0.000    44.438    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]_i_1_n_7
    SLICE_X36Y86         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.474    12.653    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y86         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X36Y86         FDCE (Setup_fdce_C_D)        0.109    12.737    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -44.438    
  -------------------------------------------------------------------
                         slack                                -31.701    

Slack (VIOLATED) :        -31.688ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.354ns  (logic 23.356ns (56.478%)  route 17.998ns (43.522%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.777     3.071    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X95Y65         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_fdce_C_Q)         0.456     3.527 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/Q
                         net (fo=3, routed)           0.831     4.358    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[12]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_B[12]_P[15])
                                                      3.656     8.014 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[15]
                         net (fo=2, routed)           1.876     9.890    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12[15]
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.124    10.014 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1/O
                         net (fo=14, routed)          0.828    10.842    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      1.820    12.662 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[15]
                         net (fo=2, routed)           1.063    13.725    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.148    13.873 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.454    14.326    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.328    14.654 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.654    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[2]
                         net (fo=2, routed)           1.362    16.594    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.330    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.674    17.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.331    17.929 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.929    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.305 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.305    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.524 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           1.504    20.028    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X94Y74         LUT3 (Prop_lut3_I0_O)        0.295    20.323 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.305    20.628    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.752 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.496    21.248    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X97Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.372 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.372    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.770 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.779    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.113 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.587    22.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X100Y75        LUT2 (Prop_lut2_I1_O)        0.303    23.003 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.003    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X100Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.536 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.536    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.867 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          1.066    24.933    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.024    28.957 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.516    29.474    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y74         LUT1 (Prop_lut1_I0_O)        0.124    29.598 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          0.930    30.528    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_C[11]_P[18])
                                                      1.820    32.348 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[18]
                         net (fo=32, routed)          2.559    34.906    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_87
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656    38.562 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25/P[15]
                         net (fo=2, routed)           1.208    39.770    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25[15]
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    39.894 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1/O
                         net (fo=14, routed)          0.828    40.722    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    42.542 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/P[20]
                         net (fo=2, routed)           0.903    43.445    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_n_85
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124    43.569 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4/O
                         net (fo=1, routed)           0.000    43.569    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.102 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.102    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.425 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1/O[1]
                         net (fo=1, routed)           0.000    44.425    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1_n_6
    SLICE_X36Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.474    12.653    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][9]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X36Y85         FDCE (Setup_fdce_C_D)        0.109    12.737    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][9]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -44.425    
  -------------------------------------------------------------------
                         slack                                -31.688    

Slack (VIOLATED) :        -31.680ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.346ns  (logic 23.348ns (56.470%)  route 17.998ns (43.530%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.777     3.071    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X95Y65         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_fdce_C_Q)         0.456     3.527 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/Q
                         net (fo=3, routed)           0.831     4.358    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[12]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_B[12]_P[15])
                                                      3.656     8.014 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[15]
                         net (fo=2, routed)           1.876     9.890    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12[15]
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.124    10.014 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1/O
                         net (fo=14, routed)          0.828    10.842    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      1.820    12.662 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[15]
                         net (fo=2, routed)           1.063    13.725    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.148    13.873 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.454    14.326    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.328    14.654 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.654    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[2]
                         net (fo=2, routed)           1.362    16.594    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.330    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.674    17.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.331    17.929 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.929    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.305 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.305    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.524 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           1.504    20.028    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X94Y74         LUT3 (Prop_lut3_I0_O)        0.295    20.323 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.305    20.628    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.752 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.496    21.248    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X97Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.372 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.372    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.770 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.779    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.113 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.587    22.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X100Y75        LUT2 (Prop_lut2_I1_O)        0.303    23.003 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.003    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X100Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.536 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.536    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.867 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          1.066    24.933    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.024    28.957 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.516    29.474    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y74         LUT1 (Prop_lut1_I0_O)        0.124    29.598 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          0.930    30.528    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_C[11]_P[18])
                                                      1.820    32.348 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[18]
                         net (fo=32, routed)          2.559    34.906    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_87
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656    38.562 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25/P[15]
                         net (fo=2, routed)           1.208    39.770    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25[15]
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    39.894 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1/O
                         net (fo=14, routed)          0.828    40.722    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    42.542 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/P[20]
                         net (fo=2, routed)           0.903    43.445    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_n_85
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124    43.569 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4/O
                         net (fo=1, routed)           0.000    43.569    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.102 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.102    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.417 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1/O[3]
                         net (fo=1, routed)           0.000    44.417    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1_n_4
    SLICE_X36Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.474    12.653    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][11]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X36Y85         FDCE (Setup_fdce_C_D)        0.109    12.737    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][11]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -44.417    
  -------------------------------------------------------------------
                         slack                                -31.680    

Slack (VIOLATED) :        -31.630ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.295ns  (logic 23.336ns (56.510%)  route 17.959ns (43.490%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.777     3.071    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X95Y65         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_fdce_C_Q)         0.456     3.527 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/Q
                         net (fo=3, routed)           0.831     4.358    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[12]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_B[12]_P[15])
                                                      3.656     8.014 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[15]
                         net (fo=2, routed)           1.876     9.890    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12[15]
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.124    10.014 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1/O
                         net (fo=14, routed)          0.828    10.842    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      1.820    12.662 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[15]
                         net (fo=2, routed)           1.063    13.725    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.148    13.873 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.454    14.326    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.328    14.654 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.654    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[2]
                         net (fo=2, routed)           1.362    16.594    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.330    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.674    17.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.331    17.929 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.929    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.305 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.305    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.524 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           1.504    20.028    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X94Y74         LUT3 (Prop_lut3_I0_O)        0.295    20.323 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.305    20.628    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.752 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.496    21.248    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X97Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.372 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.372    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.770 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.779    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.113 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.587    22.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X100Y75        LUT2 (Prop_lut2_I1_O)        0.303    23.003 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.003    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X100Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.536 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.536    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.867 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          1.066    24.933    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.024    28.957 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.516    29.474    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y74         LUT1 (Prop_lut1_I0_O)        0.124    29.598 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          0.930    30.528    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    32.348 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[21]
                         net (fo=32, routed)          2.427    34.775    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_84
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[3]_P[15])
                                                      3.656    38.431 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28/P[15]
                         net (fo=2, routed)           0.491    38.922    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28[15]
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.124    39.046 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20_i_1/O
                         net (fo=14, routed)          1.135    40.181    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20_i_1_n_0
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_C[3]_P[23])
                                                      1.820    42.001 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20/P[23]
                         net (fo=2, routed)           1.405    43.406    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20_n_82
    SLICE_X34Y83         LUT2 (Prop_lut2_I0_O)        0.124    43.530 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[11][8]_i_5/O
                         net (fo=1, routed)           0.000    43.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[11][8]_i_5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.043 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.043    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][8]_i_1_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.366 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][12]_i_1/O[1]
                         net (fo=1, routed)           0.000    44.366    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][12]_i_1_n_6
    SLICE_X34Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.474    12.653    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X34Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][13]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X34Y84         FDCE (Setup_fdce_C_D)        0.109    12.737    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][13]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -44.366    
  -------------------------------------------------------------------
                         slack                                -31.630    

Slack (VIOLATED) :        -31.622ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.287ns  (logic 23.328ns (56.502%)  route 17.959ns (43.498%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.777     3.071    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X95Y65         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_fdce_C_Q)         0.456     3.527 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/Q
                         net (fo=3, routed)           0.831     4.358    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[12]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_B[12]_P[15])
                                                      3.656     8.014 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[15]
                         net (fo=2, routed)           1.876     9.890    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12[15]
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.124    10.014 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1/O
                         net (fo=14, routed)          0.828    10.842    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      1.820    12.662 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[15]
                         net (fo=2, routed)           1.063    13.725    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.148    13.873 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.454    14.326    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.328    14.654 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.654    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[2]
                         net (fo=2, routed)           1.362    16.594    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.330    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.674    17.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.331    17.929 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.929    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.305 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.305    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.524 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           1.504    20.028    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X94Y74         LUT3 (Prop_lut3_I0_O)        0.295    20.323 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.305    20.628    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.752 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.496    21.248    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X97Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.372 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.372    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.770 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.779    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.113 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.587    22.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X100Y75        LUT2 (Prop_lut2_I1_O)        0.303    23.003 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.003    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X100Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.536 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.536    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.867 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          1.066    24.933    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.024    28.957 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.516    29.474    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y74         LUT1 (Prop_lut1_I0_O)        0.124    29.598 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          0.930    30.528    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    32.348 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[21]
                         net (fo=32, routed)          2.427    34.775    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_84
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[3]_P[15])
                                                      3.656    38.431 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28/P[15]
                         net (fo=2, routed)           0.491    38.922    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28[15]
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.124    39.046 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20_i_1/O
                         net (fo=14, routed)          1.135    40.181    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20_i_1_n_0
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_C[3]_P[23])
                                                      1.820    42.001 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20/P[23]
                         net (fo=2, routed)           1.405    43.406    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20_n_82
    SLICE_X34Y83         LUT2 (Prop_lut2_I0_O)        0.124    43.530 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[11][8]_i_5/O
                         net (fo=1, routed)           0.000    43.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[11][8]_i_5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.043 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.043    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][8]_i_1_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.358 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][12]_i_1/O[3]
                         net (fo=1, routed)           0.000    44.358    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][12]_i_1_n_4
    SLICE_X34Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.474    12.653    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X34Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][15]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X34Y84         FDCE (Setup_fdce_C_D)        0.109    12.737    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][15]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -44.358    
  -------------------------------------------------------------------
                         slack                                -31.622    

Slack (VIOLATED) :        -31.604ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.270ns  (logic 23.272ns (56.390%)  route 17.998ns (43.610%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.777     3.071    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X95Y65         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_fdce_C_Q)         0.456     3.527 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]/Q
                         net (fo=3, routed)           0.831     4.358    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[12]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_B[12]_P[15])
                                                      3.656     8.014 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[15]
                         net (fo=2, routed)           1.876     9.890    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12[15]
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.124    10.014 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1/O
                         net (fo=14, routed)          0.828    10.842    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      1.820    12.662 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[15]
                         net (fo=2, routed)           1.063    13.725    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.148    13.873 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.454    14.326    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.328    14.654 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.654    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[2]
                         net (fo=2, routed)           1.362    16.594    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.330    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.674    17.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.331    17.929 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.929    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.305 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.305    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.524 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           1.504    20.028    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X94Y74         LUT3 (Prop_lut3_I0_O)        0.295    20.323 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.305    20.628    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.752 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.496    21.248    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X97Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.372 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.372    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.770 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.779    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.113 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.587    22.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X100Y75        LUT2 (Prop_lut2_I1_O)        0.303    23.003 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.003    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X100Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.536 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.536    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    23.867 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          1.066    24.933    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.024    28.957 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.516    29.474    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y74         LUT1 (Prop_lut1_I0_O)        0.124    29.598 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          0.930    30.528    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_C[11]_P[18])
                                                      1.820    32.348 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[18]
                         net (fo=32, routed)          2.559    34.906    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_87
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656    38.562 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25/P[15]
                         net (fo=2, routed)           1.208    39.770    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25[15]
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    39.894 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1/O
                         net (fo=14, routed)          0.828    40.722    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_i_1_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    42.542 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/P[20]
                         net (fo=2, routed)           0.903    43.445    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14_n_85
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124    43.569 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4/O
                         net (fo=1, routed)           0.000    43.569    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[8][4]_i_4_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.102 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.102    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]_i_1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.341 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1/O[2]
                         net (fo=1, routed)           0.000    44.341    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]_i_1_n_5
    SLICE_X36Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.474    12.653    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][10]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X36Y85         FDCE (Setup_fdce_C_D)        0.109    12.737    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][10]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -44.341    
  -------------------------------------------------------------------
                         slack                                -31.604    

Slack (VIOLATED) :        -31.592ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.165ns  (logic 23.050ns (55.994%)  route 18.115ns (44.006%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=6 LUT1=3 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 12.780 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.651     2.945    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X35Y91         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][12]/Q
                         net (fo=3, routed)           1.816     5.217    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[12]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[12]_P[15])
                                                      3.656     8.873 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[15]
                         net (fo=2, routed)           0.661     9.533    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13[15]
    SLICE_X37Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.657 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1/O
                         net (fo=14, routed)          0.746    10.403    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_C[5]_P[17])
                                                      1.820    12.223 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[17]
                         net (fo=2, routed)           1.509    13.732    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[2]
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.153    13.885 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_1/O
                         net (fo=2, routed)           0.708    14.593    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_1_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.331    14.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_4/O
                         net (fo=1, routed)           0.000    14.924    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_4_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.300 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/CO[3]
                         net (fo=1, routed)           0.000    15.300    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.539 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0/O[2]
                         net (fo=2, routed)           1.362    16.901    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry__0_n_5
    SLICE_X58Y67         LUT3 (Prop_lut3_I2_O)        0.330    17.231 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_1/O
                         net (fo=2, routed)           0.674    17.905    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_1_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.331    18.236 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.236    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_5_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.612 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.612    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.831 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1/O[0]
                         net (fo=2, routed)           1.535    20.365    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_7
    SLICE_X95Y75         LUT3 (Prop_lut3_I2_O)        0.295    20.660 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10/O
                         net (fo=2, routed)           0.167    20.827    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10_n_0
    SLICE_X95Y75         LUT5 (Prop_lut5_I3_O)        0.124    20.951 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2/O
                         net (fo=2, routed)           0.670    21.621    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.019 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.019    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X97Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.353 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[1]
                         net (fo=1, routed)           0.499    22.853    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[13]
    SLICE_X100Y76        LUT2 (Prop_lut2_I1_O)        0.303    23.156 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.156    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/S[1]
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.799 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          1.066    24.865    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.024    28.889 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.516    29.405    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y74         LUT1 (Prop_lut1_I0_O)        0.124    29.529 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          0.930    30.459    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    32.279 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[21]
                         net (fo=32, routed)          1.693    33.973    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_84
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[3]_P[15])
                                                      3.656    37.629 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29/P[15]
                         net (fo=2, routed)           1.087    38.716    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29[15]
    SLICE_X101Y70        LUT1 (Prop_lut1_I0_O)        0.124    38.840 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1/O
                         net (fo=14, routed)          0.808    39.648    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1_n_0
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[12]_P[16])
                                                      1.820    41.468 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22/P[16]
                         net (fo=2, routed)           1.037    42.505    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_n_89
    SLICE_X99Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.012 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.012    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][0]_i_1_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.126    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][4]_i_1_n_0
    SLICE_X99Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.240 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.240    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][8]_i_1_n_0
    SLICE_X99Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.479 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]_i_1/O[2]
                         net (fo=1, routed)           0.631    44.110    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]_i_1_n_5
    SLICE_X95Y66         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.601    12.780    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X95Y66         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][14]/C
                         clock pessimism              0.129    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X95Y66         FDCE (Setup_fdce_C_D)       -0.236    12.519    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][14]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                         -44.110    
  -------------------------------------------------------------------
                         slack                                -31.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.045%)  route 0.172ns (54.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.659     0.995    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.172     1.308    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.844     1.210    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.124%)  route 0.118ns (47.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.656     0.992    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.118     1.238    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[27]
    SLICE_X29Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.845     1.211    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.025     1.201    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.875%)  route 0.180ns (56.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.659     0.995    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.180     1.316    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.844     1.210    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.546%)  route 0.176ns (55.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.656     0.992    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.176     1.309    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[26]
    SLICE_X29Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.845     1.211    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.076     1.252    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.246ns (54.338%)  route 0.207ns (45.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.552     0.888    ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=23, routed)          0.207     1.242    ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8][2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.098     1.340 r  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.340    ip_design_i/axi_gpio_1/U0/GPIO_DBus[0]
    SLICE_X50Y86         FDRE                                         r  ip_design_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.815     1.181    ip_design_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  ip_design_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120     1.266    ip_design_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.779%)  route 0.154ns (52.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.556     0.892    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y93         FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.154     1.187    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X38Y94         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.824     1.190    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y94         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X38Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.246ns (54.945%)  route 0.202ns (45.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.552     0.888    ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148     1.036 f  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=23, routed)          0.202     1.237    ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8][2]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.098     1.335 r  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[4].GPIO_DBus_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.335    ip_design_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_In[4]
    SLICE_X51Y86         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.815     1.181    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y86         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.091     1.237    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.856%)  route 0.178ns (58.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.656     0.992    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.178     1.298    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X29Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.845     1.211    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.018     1.194    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.556     0.892    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X43Y96         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[23]/Q
                         net (fo=1, routed)           0.054     1.087    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataRx_R_reg[23][23]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.132 r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.132    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[23]
    SLICE_X42Y96         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.824     1.190    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X42Y96         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121     1.026    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.795%)  route 0.196ns (58.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.656     0.992    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.196     1.329    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[20]
    SLICE_X29Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.845     1.211    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.047     1.223    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    ip_design_i/nco_0/inst/nco_U/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    ip_design_i/nco_0/inst/nco_U/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y81    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y81    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y81    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y81    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y84    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y84    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y84    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y95    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y95    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 0.667ns (7.568%)  route 8.146ns (92.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.407     4.872    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.149     5.021 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         6.740    11.760    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X102Y57        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X102Y57        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][11]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X102Y57        FDCE (Recov_fdce_C_CLR)     -0.550    12.212    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][11]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 0.667ns (7.568%)  route 8.146ns (92.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.407     4.872    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.149     5.021 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         6.740    11.760    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X102Y57        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X102Y57        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][5]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X102Y57        FDCE (Recov_fdce_C_CLR)     -0.550    12.212    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 0.667ns (7.568%)  route 8.146ns (92.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.407     4.872    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.149     5.021 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         6.740    11.760    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X102Y57        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X102Y57        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][6]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X102Y57        FDCE (Recov_fdce_C_CLR)     -0.550    12.212    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 0.667ns (7.610%)  route 8.097ns (92.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.407     4.872    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.149     5.021 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         6.691    11.711    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X102Y58        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X102Y58        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][13]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X102Y58        FDCE (Recov_fdce_C_CLR)     -0.550    12.212    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][13]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 0.667ns (7.610%)  route 8.097ns (92.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.407     4.872    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.149     5.021 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         6.691    11.711    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X102Y58        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X102Y58        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][14]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X102Y58        FDCE (Recov_fdce_C_CLR)     -0.550    12.212    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][14]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 0.667ns (7.671%)  route 8.028ns (92.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.407     4.872    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.149     5.021 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         6.622    11.642    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X94Y60         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.606    12.785    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X94Y60         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][3]/C
                         clock pessimism              0.129    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X94Y60         FDCE (Recov_fdce_C_CLR)     -0.592    12.168    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][3]
  -------------------------------------------------------------------
                         required time                         12.168    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 0.667ns (7.671%)  route 8.028ns (92.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.407     4.872    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.149     5.021 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         6.622    11.642    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X94Y60         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.606    12.785    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X94Y60         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][6]/C
                         clock pessimism              0.129    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X94Y60         FDCE (Recov_fdce_C_CLR)     -0.550    12.210    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][6]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 0.667ns (7.671%)  route 8.028ns (92.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.407     4.872    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.149     5.021 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         6.622    11.642    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X94Y60         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.606    12.785    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X94Y60         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][2]/C
                         clock pessimism              0.129    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X94Y60         FDCE (Recov_fdce_C_CLR)     -0.550    12.210    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][2]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 0.667ns (7.672%)  route 8.026ns (92.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.407     4.872    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.149     5.021 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         6.620    11.640    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X102Y56        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.609    12.788    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X102Y56        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][4]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X102Y56        FDCE (Recov_fdce_C_CLR)     -0.550    12.213    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.667ns (7.683%)  route 8.015ns (92.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.407     4.872    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.149     5.021 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         6.608    11.629    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X102Y53        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        1.609    12.788    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X102Y53        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][12]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X102Y53        FDCE (Recov_fdce_C_CLR)     -0.550    12.213    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][12]
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  0.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_rstate_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.209ns (29.277%)  route 0.505ns (70.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.559     0.895    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          0.324     1.383    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X41Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          0.181     1.608    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset
    SLICE_X41Y85         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_rstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.819     1.185    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X41Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_rstate_reg[0]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X41Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_rstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.209ns (29.277%)  route 0.505ns (70.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.559     0.895    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          0.324     1.383    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X41Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          0.181     1.608    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset
    SLICE_X41Y85         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.819     1.185    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X41Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                         clock pessimism             -0.264     0.921    
    SLICE_X41Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.099%)  route 0.509ns (70.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.559     0.895    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          0.324     1.383    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X41Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          0.185     1.613    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset
    SLICE_X40Y85         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.819     1.185    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[6]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X40Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.099%)  route 0.509ns (70.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.559     0.895    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          0.324     1.383    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X41Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          0.185     1.613    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset
    SLICE_X40Y85         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.819     1.185    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[7]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X40Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/strobe_reg_cop_in_strobe_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.185ns (27.950%)  route 0.477ns (72.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.552     0.888    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X41Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.141     1.029 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.238     1.267    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.044     1.311 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.239     1.549    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AR[0]
    SLICE_X49Y85         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/strobe_reg_cop_in_strobe_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.819     1.185    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AXI_Lite_ACLK
    SLICE_X49Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/strobe_reg_cop_in_strobe_reg/C
                         clock pessimism             -0.264     0.921    
    SLICE_X49Y85         FDCE (Remov_fdce_C_CLR)     -0.166     0.755    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/strobe_reg_cop_in_strobe_reg
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.185ns (26.043%)  route 0.525ns (73.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.552     0.888    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X41Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.141     1.029 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.238     1.267    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.044     1.311 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.287     1.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y83         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.817     1.183    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][0]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.141     0.778    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.185ns (26.043%)  route 0.525ns (73.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.552     0.888    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X41Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.141     1.029 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.238     1.267    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.044     1.311 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.287     1.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y83         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.817     1.183    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][1]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.141     0.778    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][1]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.185ns (26.043%)  route 0.525ns (73.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.552     0.888    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X41Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.141     1.029 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.238     1.267    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.044     1.311 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.287     1.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y83         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.817     1.183    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][2]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.141     0.778    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][2]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.185ns (26.043%)  route 0.525ns (73.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.552     0.888    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X41Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.141     1.029 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.238     1.267    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.044     1.311 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.287     1.598    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y83         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.817     1.183    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][3]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.141     0.778    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.185ns (25.970%)  route 0.527ns (74.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.552     0.888    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X41Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.141     1.029 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.238     1.267    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.044     1.311 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.289     1.600    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y85         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2121, routed)        0.819     1.185    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y85         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][10]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.141     0.780    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][10]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.820    





