INFO-FLOW: Workspace /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1 opened at Fri Nov 29 11:17:37 CET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a100tcsg324-1 
Execute       add_library xilinx/artix7/artix7:xc7a100t:csg324:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7a100t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.23 sec.
Execute   set_part xc7a100tcsg324-1 -tool vivado 
Execute     add_library xilinx/artix7/artix7:xc7a100t:csg324:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7a100t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fractale_hls/src/main.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted fractale_hls/src/main.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "fractale_hls/src/main.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E fractale_hls/src/main.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp
Command       clang done; 1.23 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp"  -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/useless.bc
Command       clang done; 1.61 sec.
INFO-FLOW: GCC PP time: 2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 -directive=/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.68 sec.
INFO-FLOW: CDT Preprocessing without tidy-3.1...
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp.ap-line.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp.ap-line.cpp.CXX 1
INFO-FLOW: Converting Markers to Pragmas...
Execute       cdt  "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp.ap-line.cpp"  -m "main" -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp.ap-cdt.cpp" --pp --directive /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/solution1.directive --source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/src/main.cpp --error /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db --ca --es --gf --pd --p2d /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db --sd --scff /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/.systemc_flag --ad 
INFO-FLOW: Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
Command       cdt done; 5.58 sec.
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.0.cpp.ap-cdt.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pragma.0.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pragma.0.cpp.ap-line.CXX 0
INFO-FLOW: Converting Pragmas to Markers...
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/pragma.status.tcl 
INFO-FLOW: Pragma Handling...
INFO-FLOW: SystemC Checker
Execute       ap_eval exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang++ -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -DAP_PRE  -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/include" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/include/ap_sysc" -S "fractale_hls/src/main.cpp" -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pp.00.o 
Command       ap_eval done; 1.37 sec.
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pragma.1.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.scpp.0.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.scpp.0.cpp.line_pre.CXX 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: SystemC preprocessor
Execute       ap_eval exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/jre/bin/java -Xmx512m -classpath "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/org.eclipse.cdt.core_5.0.0.200806171202.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/jargs.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/org.eclipse.core.runtime_3.4.0.v20080512.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/org.eclipse.equinox.common_3.4.0.v20080421-2006.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/autopilot.scelaborator.jar"  autopilot.scelaborator.ScParser  -S "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" --force-inline  -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/" "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.scpp.0.cpp" --mi-suffix=0 -d -t 
Command       ap_eval done; error code: 1; 24.44 sec.
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.scpp.0.cpp.ssdm.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.scpp.1.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.scpp.1.cpp.line_post.CXX 0
INFO-FLOW: Converting Pragmas to Markers...
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pragma.2.cpp" 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pragma.2.cpp
Command       clang done; 1.24 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.bc" 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.bc
Command       clang done; 1.67 sec.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/image.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fractale_hls/src/image.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted fractale_hls/src/image.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "fractale_hls/src/image.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E fractale_hls/src/image.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pp.0.cpp
Command       clang done; 1.27 sec.
INFO-FLOW: GCC PP time: 1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pp.0.cpp std=gnu++98 -directive=/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.85 sec.
INFO-FLOW: CDT Preprocessing without tidy-3.1...
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pp.0.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pp.0.cpp.ap-line.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pp.0.cpp.ap-line.cpp.CXX 1
INFO-FLOW: Converting Markers to Pragmas...
Execute       cdt  "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pp.0.cpp.ap-line.cpp"  -m "main" -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pp.0.cpp.ap-cdt.cpp" --pp --directive /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/solution1.directive --source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/src/image.cpp --error /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db --ca --es --gf --pd --p2d /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db --sd --scff /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/.systemc_flag --ad 
INFO-FLOW: Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
Command       cdt done; 5.38 sec.
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pp.0.cpp.ap-cdt.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pragma.0.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pragma.0.cpp.ap-line.CXX 0
INFO-FLOW: Converting Pragmas to Markers...
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/pragma.status.tcl 
INFO-FLOW: Pragma Handling...
INFO-FLOW: SystemC Checker
Execute       ap_eval exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang++ -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -DAP_PRE  -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/include" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/include/ap_sysc" -S "fractale_hls/src/image.cpp" -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pp.00.o 
Command       ap_eval done; 1.39 sec.
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pragma.1.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.scpp.0.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.scpp.0.cpp.line_pre.CXX 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: SystemC preprocessor
Execute       ap_eval exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/jre/bin/java -Xmx512m -classpath "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/org.eclipse.cdt.core_5.0.0.200806171202.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/jargs.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/org.eclipse.core.runtime_3.4.0.v20080512.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/org.eclipse.equinox.common_3.4.0.v20080421-2006.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/autopilot.scelaborator.jar"  autopilot.scelaborator.ScParser  -S "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" --force-inline  -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/" "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.scpp.0.cpp" --mi-suffix=1 -d -t 
Command       ap_eval done; error code: 1; 24.25 sec.
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.scpp.0.cpp.ssdm.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.scpp.1.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.scpp.1.cpp.line_post.CXX 0
INFO-FLOW: Converting Pragmas to Markers...
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pragma.2.cpp" 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pragma.2.cpp
Command       clang done; 1.25 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.bc" 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.bc
Command       clang done; 1.59 sec.
INFO: [HLS 200-10] Analyzing design file 'fractale_hls/src/convergence.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fractale_hls/src/convergence.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted fractale_hls/src/convergence.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "fractale_hls/src/convergence.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E fractale_hls/src/convergence.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pp.0.cpp
Command       clang done; 1.23 sec.
INFO-FLOW: GCC PP time: 1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pp.0.cpp std=gnu++98 -directive=/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.84 sec.
INFO-FLOW: CDT Preprocessing without tidy-3.1...
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pp.0.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pp.0.cpp.ap-line.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pp.0.cpp.ap-line.cpp.CXX 1
INFO-FLOW: Converting Markers to Pragmas...
Execute       cdt  "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pp.0.cpp.ap-line.cpp"  -m "main" -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pp.0.cpp.ap-cdt.cpp" --pp --directive /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/solution1.directive --source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/src/convergence.cpp --error /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db --ca --es --gf --pd --p2d /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db --sd --scff /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/.systemc_flag --ad 
INFO-FLOW: Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
Command       cdt done; 5.39 sec.
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pp.0.cpp.ap-cdt.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pragma.0.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pragma.0.cpp.ap-line.CXX 0
INFO-FLOW: Converting Pragmas to Markers...
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/pragma.status.tcl 
INFO-FLOW: Pragma Handling...
INFO-FLOW: SystemC Checker
Execute       ap_eval exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang++ -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -DAP_PRE  -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/systemc/include" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/include" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/include/ap_sysc" -S "fractale_hls/src/convergence.cpp" -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pp.00.o 
Command       ap_eval done; 1.39 sec.
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pragma.1.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.scpp.0.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.scpp.0.cpp.line_pre.CXX 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: SystemC preprocessor
Execute       ap_eval exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/jre/bin/java -Xmx512m -classpath "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/org.eclipse.cdt.core_5.0.0.200806171202.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/jargs.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/org.eclipse.core.runtime_3.4.0.v20080512.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/org.eclipse.equinox.common_3.4.0.v20080421-2006.jar:/opt/xilinx/vivado/2018.2/Vivado/2018.2/lib/classes/autopilot.scelaborator.jar"  autopilot.scelaborator.ScParser  -S "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" --force-inline  -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/" "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.scpp.0.cpp" --mi-suffix=2 -d -t 
Command       ap_eval done; error code: 1; 24.04 sec.
INFO-FLOW: Marker-Pragma convertor: /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.scpp.0.cpp.ssdm.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.scpp.1.cpp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.scpp.1.cpp.line_post.CXX 0
INFO-FLOW: Converting Pragmas to Markers...
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pragma.2.cpp" 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pragma.2.cpp
Command       clang done; 1.21 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.bc" 
INFO-FLOW: exec /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.bc
Command       clang done; 1.67 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.g.bc /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/image.g.bc /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.g.bc -disable-opt -L/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.77 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:12 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1924 ; free virtual = 23071
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/ve_warning.tcl 
INFO: [HLS 200-10] Validating synthesis directives ...
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:12 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1924 ; free virtual = 23071
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.pp.bc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.13 sec.
Execute         llvm-ld /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/lib -lfloatconversion -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.76 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top main -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.g.0.bc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:13 ; elapsed = 00:01:59 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1899 ; free virtual = 23050
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.g.1.bc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.23 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:13 ; elapsed = 00:02:00 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1881 ; free virtual = 23033
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.g.1.bc to /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.o.1.bc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:12) in function 'convergence::do_convergence' completely.
INFO: [XFORM 203-501] Unrolling loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop with tag "__ssdm_reset__"(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' has been removed because the loop is unrolled completely.
Command         transform done; 0.51 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:14 ; elapsed = 00:02:01 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1844 ; free virtual = 22998
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.o.2.bc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.61 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:14 ; elapsed = 00:02:01 . Memory (MB): peak = 664.023 ; gain = 198.145 ; free physical = 1803 ; free virtual = 22958
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.14 sec.
Command     elaborate done; 120.84 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing SystemC design ...
Execute       sc_get_modules -debug main 
INFO: [SCA 200-201] Elaborating SystemC module 'convergence'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'convergence::do_convergence': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'convergence::do_convergence': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation.
WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation.
WARNING: [SCA 200-202] Port 'out_x' has no reset.
WARNING: [SCA 200-202] Port 'out_y' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'dimage'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'dimage::do_image': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'dimage::do_image': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'dimage::do_image' has no reset block.
WARNING: [SCA 200-202] Port 'couleur' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'main'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'convergence'
INFO: [SCA 200-201] Contains sub-module: 'dimage'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
Command       sc_get_modules done; 2.51 sec.
Execute       export_ssdm /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/a.o.sce.ll 
Command       export_ssdm done; 0.16 sec.
INFO-FLOW: SystemC Modules: { convergence dimage main }
Execute       ap_set_top_model main 
Execute       cdfg_preprocess -model main 
Execute       ap_set_top_model convergence 
Execute       sc_get_processes convergence 
INFO: [HLS 200-10] Synthesizing SystemC module 'convergence'
INFO-FLOW: SystemC module [convergence] has process(es): { do_convergence }
INFO: [HLS 200-10] Found SystemC process: 'convergence_do_convergence' 
INFO: [HLS 200-10] Synthesizing 'convergence_do_convergence' ...
Execute       get_model_list convergence_do_convergence -filter all-wo-channel -topdown 
Execute       preproc_iomode -model convergence::do_convergence 
Execute       get_model_list convergence_do_convergence -filter all-wo-channel 
INFO-FLOW: Model list for configure: convergence::do_convergence
INFO-FLOW: Configuring Module : convergence::do_convergence ...
Execute       set_default_model convergence::do_convergence 
Execute       apply_spec_resource_limit convergence::do_convergence 
INFO-FLOW: Model list for preprocess: convergence::do_convergence
INFO-FLOW: Preprocessing Module: convergence::do_convergence ...
Execute       set_default_model convergence::do_convergence 
Execute       cdfg_preprocess -model convergence::do_convergence 
Command       cdfg_preprocess done; 0.24 sec.
Execute       rtl_gen_preprocess convergence::do_convergence 
INFO-FLOW: Model list for synthesis: convergence::do_convergence
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convergence::do_convergence 
Execute       schedule -model convergence::do_convergence 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'convergence::do_convergence'.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.2 sec.
INFO: [HLS 200-111]  Elapsed time: 126.63 seconds; current allocated memory: 168.541 MB.
Execute       report -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.verbose.sched.rpt -verbose -f 
Command       report done; 0.25 sec.
Execute       db_write -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.sched.adb -f 
Command       db_write done; 0.28 sec.
INFO-FLOW: Finish scheduling convergence::do_convergence.
Execute       set_default_model convergence::do_convergence 
Execute       bind -model convergence::do_convergence 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=convergence::do_convergence
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 169.292 MB.
Execute       report -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.verbose.bind.rpt -verbose -f 
Command       report done; 0.26 sec.
Execute       db_write -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.bind.adb -f 
Command       db_write done; 0.32 sec.
INFO-FLOW: Finish binding convergence::do_convergence.
Execute       get_model_list convergence_do_convergence -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess convergence::do_convergence 
INFO-FLOW: Model list for RTL generation: convergence::do_convergence
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convergence_do_convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model convergence::do_convergence -vendor xilinx -mg_file /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convergence_do_convergence'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 171.330 MB.
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl convergence::do_convergence -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/systemc/convergence_do_convergence -synmodules convergence::do_convergence 
Execute       gen_rtl convergence::do_convergence -style xilinx -f -lang vhdl -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/vhdl/convergence_do_convergence 
Execute       gen_rtl convergence::do_convergence -style xilinx -f -lang vlog -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/verilog/convergence_do_convergence 
Execute       gen_tb_info convergence::do_convergence -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence -p /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db 
Execute       report -model convergence::do_convergence -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/report/convergence_do_convergence_csynth.rpt -f 
Execute       report -model convergence::do_convergence -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/report/convergence_do_convergence_csynth.xml -f -x 
Execute       report -model convergence::do_convergence -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.verbose.rpt -verbose -f 
Command       report done; 0.26 sec.
Execute       db_write -model convergence::do_convergence -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.adb -f 
Command       db_write done; 0.33 sec.
INFO-FLOW: Model list for RTL component generation: convergence::do_convergence
INFO-FLOW: Handling components in module [convergence_do_convergence] ... 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.compgen.tcl 
INFO-FLOW: Append model convergence_do_convergence
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: convergence_do_convergence
INFO-FLOW: To file: write model convergence_do_convergence
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: SystemC module [convergence] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'convergence' ...
Execute       preproc_iomode -model convergence 
INFO-FLOW: Model list for configure: convergence
INFO-FLOW: Configuring Module : convergence ...
Execute       set_default_model convergence 
Execute       apply_spec_resource_limit convergence 
INFO-FLOW: Model list for preprocess: convergence
INFO-FLOW: Preprocessing Module: convergence ...
Execute       set_default_model convergence 
Execute       cdfg_preprocess -model convergence 
Execute       rtl_gen_preprocess convergence 
INFO-FLOW: Model list for synthesis: convergence
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convergence 
Execute       schedule -model convergence 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 175.481 MB.
Execute       report -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.verbose.sched.rpt -verbose -f 
Execute       db_write -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.sched.adb -f 
INFO-FLOW: Finish scheduling convergence.
Execute       set_default_model convergence 
Execute       bind -model convergence 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=convergence
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 175.597 MB.
Execute       report -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.verbose.bind.rpt -verbose -f 
Execute       db_write -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.bind.adb -f 
INFO-FLOW: Finish binding convergence.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess convergence 
INFO-FLOW: Model list for RTL generation: convergence
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convergence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model convergence -vendor xilinx -mg_file /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/zoom' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/offset_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/offset_Y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/s_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/out_x' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convergence/out_y' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convergence'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 175.766 MB.
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl convergence -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/systemc/convergence -synmodules convergence 
Execute       gen_rtl convergence -style xilinx -f -lang vhdl -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/vhdl/convergence 
Execute       gen_rtl convergence -style xilinx -f -lang vlog -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/verilog/convergence 
Execute       gen_tb_info convergence -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence -p /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db 
Execute       report -model convergence -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/report/convergence_csynth.rpt -f 
Execute       report -model convergence -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/report/convergence_csynth.xml -f -x 
Execute       report -model convergence -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.verbose.rpt -verbose -f 
Execute       db_write -model convergence -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.adb -f 
INFO-FLOW: Model list for RTL component generation: convergence
INFO-FLOW: Handling components in module [convergence] ... 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.compgen.tcl 
INFO-FLOW: Append model convergence
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: convergence_do_convergence convergence
INFO-FLOW: To file: write model convergence_do_convergence
INFO-FLOW: To file: write model convergence
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model dimage 
Execute       sc_get_processes dimage 
INFO: [HLS 200-10] Synthesizing SystemC module 'dimage'
INFO-FLOW: SystemC module [dimage] has process(es): { do_image }
INFO: [HLS 200-10] Found SystemC process: 'dimage_do_image' 
INFO: [HLS 200-10] Synthesizing 'dimage_do_image' ...
Execute       get_model_list dimage_do_image -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dimage::do_image 
Execute       get_model_list dimage_do_image -filter all-wo-channel 
INFO-FLOW: Model list for configure: dimage::do_image
INFO-FLOW: Configuring Module : dimage::do_image ...
Execute       set_default_model dimage::do_image 
Execute       apply_spec_resource_limit dimage::do_image 
INFO-FLOW: Model list for preprocess: dimage::do_image
INFO-FLOW: Preprocessing Module: dimage::do_image ...
Execute       set_default_model dimage::do_image 
Execute       cdfg_preprocess -model dimage::do_image 
Execute       rtl_gen_preprocess dimage::do_image 
INFO-FLOW: Model list for synthesis: dimage::do_image
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dimage_do_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dimage::do_image 
Execute       schedule -model dimage::do_image 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-36] Invalid protocol '__ssdm_reset__': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('v.V', fractale_hls/src/image.cpp:45) on array 'color'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '__ssdm_reset__'.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 176.025 MB.
Execute       report -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.verbose.sched.rpt -verbose -f 
Execute       db_write -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.sched.adb -f 
INFO-FLOW: Finish scheduling dimage::do_image.
Execute       set_default_model dimage::do_image 
Execute       bind -model dimage::do_image 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dimage::do_image
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 176.109 MB.
Execute       report -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.verbose.bind.rpt -verbose -f 
Execute       db_write -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.bind.adb -f 
INFO-FLOW: Finish binding dimage::do_image.
Execute       get_model_list dimage_do_image -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dimage::do_image 
INFO-FLOW: Model list for RTL generation: dimage::do_image
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dimage_do_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model dimage::do_image -vendor xilinx -mg_file /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dimage_do_image_color' to 'dimage_do_image_cbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dimage_do_image'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 176.296 MB.
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl dimage::do_image -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/systemc/dimage_do_image -synmodules dimage::do_image 
Execute       gen_rtl dimage::do_image -style xilinx -f -lang vhdl -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/vhdl/dimage_do_image 
Execute       gen_rtl dimage::do_image -style xilinx -f -lang vlog -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/verilog/dimage_do_image 
Execute       gen_tb_info dimage::do_image -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image -p /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db 
Execute       report -model dimage::do_image -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/report/dimage_do_image_csynth.rpt -f 
Execute       report -model dimage::do_image -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/report/dimage_do_image_csynth.xml -f -x 
Execute       report -model dimage::do_image -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.verbose.rpt -verbose -f 
Execute       db_write -model dimage::do_image -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.adb -f 
INFO-FLOW: Model list for RTL component generation: dimage::do_image
INFO-FLOW: Handling components in module [dimage_do_image] ... 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.compgen.tcl 
INFO-FLOW: Found component dimage_do_image_cbkb.
INFO-FLOW: Append model dimage_do_image_cbkb
INFO-FLOW: Append model dimage_do_image
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: convergence_do_convergence convergence dimage_do_image_cbkb dimage_do_image
INFO-FLOW: To file: write model convergence_do_convergence
INFO-FLOW: To file: write model convergence
INFO-FLOW: To file: write model dimage_do_image_cbkb
INFO-FLOW: To file: write model dimage_do_image
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: SystemC module [dimage] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'dimage' ...
Execute       preproc_iomode -model dimage 
INFO-FLOW: Model list for configure: dimage
INFO-FLOW: Configuring Module : dimage ...
Execute       set_default_model dimage 
Execute       apply_spec_resource_limit dimage 
INFO-FLOW: Model list for preprocess: dimage
INFO-FLOW: Preprocessing Module: dimage ...
Execute       set_default_model dimage 
Execute       cdfg_preprocess -model dimage 
Execute       rtl_gen_preprocess dimage 
INFO-FLOW: Model list for synthesis: dimage
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dimage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dimage 
Execute       schedule -model dimage 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 176.520 MB.
Execute       report -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.verbose.sched.rpt -verbose -f 
Execute       db_write -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.sched.adb -f 
INFO-FLOW: Finish scheduling dimage.
Execute       set_default_model dimage 
Execute       bind -model dimage 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dimage
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 176.609 MB.
Execute       report -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.verbose.bind.rpt -verbose -f 
Execute       db_write -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.bind.adb -f 
INFO-FLOW: Finish binding dimage.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dimage 
INFO-FLOW: Model list for RTL generation: dimage
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dimage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model dimage -vendor xilinx -mg_file /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dimage/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dimage/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dimage/counter' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dimage/couleur' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dimage'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 176.758 MB.
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl dimage -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/systemc/dimage -synmodules dimage 
Execute       gen_rtl dimage -style xilinx -f -lang vhdl -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/vhdl/dimage 
Execute       gen_rtl dimage -style xilinx -f -lang vlog -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/verilog/dimage 
Execute       gen_tb_info dimage -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage -p /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db 
Execute       report -model dimage -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/report/dimage_csynth.rpt -f 
Execute       report -model dimage -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/report/dimage_csynth.xml -f -x 
Execute       report -model dimage -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.verbose.rpt -verbose -f 
Execute       db_write -model dimage -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.adb -f 
INFO-FLOW: Model list for RTL component generation: dimage
INFO-FLOW: Handling components in module [dimage] ... 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.compgen.tcl 
INFO-FLOW: Append model dimage
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: convergence_do_convergence convergence dimage_do_image_cbkb dimage_do_image dimage
INFO-FLOW: To file: write model convergence_do_convergence
INFO-FLOW: To file: write model convergence
INFO-FLOW: To file: write model dimage_do_image_cbkb
INFO-FLOW: To file: write model dimage_do_image
INFO-FLOW: To file: write model dimage
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model main 
Execute       sc_get_processes main 
INFO: [HLS 200-10] Synthesizing SystemC module 'main'
INFO-FLOW: SystemC module [main] has process(es): {  }
INFO-FLOW: SystemC module [main] is top-level?: true 
INFO: [HLS 200-10] Synthesizing 'main' ...
Execute       preproc_iomode -model main 
INFO-FLOW: Model list for configure: main
INFO-FLOW: Configuring Module : main ...
Execute       set_default_model main 
Execute       apply_spec_resource_limit main 
INFO-FLOW: Model list for preprocess: main
INFO-FLOW: Preprocessing Module: main ...
Execute       set_default_model main 
Execute       cdfg_preprocess -model main 
Execute       rtl_gen_preprocess main 
INFO-FLOW: Model list for synthesis: main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main 
Execute       schedule -model main 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 177.027 MB.
Execute       report -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.verbose.sched.rpt -verbose -f 
Execute       db_write -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.sched.adb -f 
INFO-FLOW: Finish scheduling main.
Execute       set_default_model main 
Execute       bind -model main 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=main
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 177.196 MB.
Execute       report -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.verbose.bind.rpt -verbose -f 
Execute       db_write -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.bind.adb -f 
INFO-FLOW: Finish binding main.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess main 
INFO-FLOW: Model list for RTL generation: main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model main -vendor xilinx -mg_file /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'main/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main/x' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main/couleur' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main/zoom' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main/offset_X' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main/offset_Y' to 'ap_none'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 177.404 MB.
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/systemc/main -synmodules main 
Execute       gen_rtl main -istop -style xilinx -f -lang vhdl -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/vhdl/main 
Execute       gen_rtl main -istop -style xilinx -f -lang vlog -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/verilog/main 
Execute       export_constraint_db -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.constraint.tcl -f -tool general 
Execute       report -model main -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.design.xml -verbose -f -dv 
Execute       report -model main -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info main -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main -p /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db 
Execute       report -model main -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/report/main_csynth.rpt -f 
Execute       report -model main -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/syn/report/main_csynth.xml -f -x 
Execute       report -model main -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.verbose.rpt -verbose -f 
Execute       db_write -model main -o /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.adb -f 
Execute       sc_get_clocks main 
Execute       sc_get_portdomain main 
INFO-FLOW: Model list for RTL component generation: main
INFO-FLOW: Handling components in module [main] ... 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Append model main
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: convergence_do_convergence convergence dimage_do_image_cbkb dimage_do_image dimage fifo_w8_d1_A main
INFO-FLOW: To file: write model convergence_do_convergence
INFO-FLOW: To file: write model convergence
INFO-FLOW: To file: write model dimage_do_image_cbkb
INFO-FLOW: To file: write model dimage_do_image
INFO-FLOW: To file: write model dimage
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model main
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'dimage_do_image_cbkb_rom' using distributed ROMs.
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.compgen.tcl 
Execute       get_config_sdx -target 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.compgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.constraint.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.constraint.tcl 
Execute       sc_get_clocks main 
Execute       source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:20 ; elapsed = 00:02:15 . Memory (MB): peak = 664.023 ; gain = 198.145 ; free physical = 1806 ; free virtual = 22967
INFO: [SYSC 207-301] Generating SystemC RTL for main.
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
Command     autosyn done; 14.18 sec.
Command   csynth_design done; 135.03 sec.
Command ap_source done; 135.37 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1 opened at Fri Nov 29 11:20:22 CET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a100tcsg324-1 
Execute       add_library xilinx/artix7/artix7:xc7a100t:csg324:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7a100t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.22 sec.
Execute   export_design -flow syn -rtl vhdl -format ip_catalog -vendor moi -display_name fractale 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.constraint.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.constraint.tcl 
Execute     sc_get_clocks main 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     ::config_rtl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.constraint.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.constraint.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence_do_convergence.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/convergence.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage_do_image.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/dimage.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.compgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.constraint.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_config_rtl -vivado_synth_design_args 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_rtl -vivado_synth_strategy 
Execute     get_config_rtl -vivado_synth_strategy 
Execute     get_config_rtl -vivado_phys_opt 
Execute     get_config_rtl -vivado_synth_design_args 
Execute     source /net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_rtl -vivado_synth_strategy 
Command   export_design done; 174.03 sec.
Command ap_source done; 174.27 sec.
Execute cleanup_all 
