Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar  6 21:52:55 2022
| Host         : Barfie running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   236 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              33 |           24 |
| No           | Yes                   | No                     |               9 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              46 |           15 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------+--------------------------------+------------------+----------------+
|           Clock Signal          |         Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------+--------------------------------+------------------+----------------+
|  SP0/hsprite_reg[4]_LDC_i_1_n_0 |                              | SP0/hsprite_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  SP0/hsprite_reg[6]_LDC_i_1_n_0 |                              | SP0/hsprite_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  SP0/hsprite_reg[1]_LDC_i_1_n_0 |                              | SP0/hsprite_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  SP0/hsprite_reg[2]_LDC_i_1_n_0 |                              | SP0/hsprite_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  SP0/hsprite_reg[3]_LDC_i_1_n_0 |                              | SP0/hsprite_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  SP0/hsprite_reg[7]_LDC_i_1_n_0 |                              | SP0/hsprite_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  SP0/hsprite_reg[5]_LDC_i_1_n_0 |                              | SP0/hsprite_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  SP0/hsprite_reg[8]_LDC_i_1_n_0 |                              | SP0/hsprite_reg[8]_LDC_i_2_n_0 |                1 |              1 |
|  SP0/hsprite_reg[9]_LDC_i_1_n_0 |                              | SP0/hsprite_reg[9]_LDC_i_2_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               | VGA0/p_0_in_0                | VGA0/hsync0                    |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[6]_LDC_i_1_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[7]_LDC_i_1_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[8]_LDC_i_1_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[8]_LDC_i_2_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[9]_LDC_i_1_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               |                              | SP0/hsprite_reg[9]_LDC_i_2_n_0 |                1 |              1 |
|  Pre0/inst/clk_25               | VGA0/p_0_in_0                | VGA0/vsync0                    |                1 |              1 |
|  Pre0/inst/clk_25               |                              |                                |                2 |              2 |
|  Pre0/inst/clk_25               | VGA0/E[0]                    | reset_IBUF                     |                3 |              9 |
|  Pre0/inst/clk_25               | SP0/tmp_h[9]_i_1_n_0         | reset_IBUF                     |                3 |              9 |
|  Pre0/inst/clk_25               | VGA0/vcount[9]_i_1_n_0       | reset_IBUF                     |                4 |             10 |
|  Pre0/inst/clk_25               |                              | reset_IBUF                     |                6 |             15 |
|  Pre0/inst/clk_25               | VGA0/location_rep[8]_i_1_n_0 | reset_IBUF                     |                5 |             18 |
+---------------------------------+------------------------------+--------------------------------+------------------+----------------+


