
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003c  00800100  00001ee4  00001f78  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ee4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000127  0080013c  0080013c  00001fb4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001fb4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001fe4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000468  00000000  00000000  00002020  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004541  00000000  00000000  00002488  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001e05  00000000  00000000  000069c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002570  00000000  00000000  000087ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b54  00000000  00000000  0000ad40  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000012e4  00000000  00000000  0000b894  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000027da  00000000  00000000  0000cb78  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000340  00000000  00000000  0000f352  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 6c 00 	jmp	0xd8	; 0xd8 <__ctors_end>
       4:	0c 94 24 04 	jmp	0x848	; 0x848 <__vector_1>
       8:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
       c:	0c 94 37 01 	jmp	0x26e	; 0x26e <__vector_3>
      10:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__vector_4>
      14:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      18:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      1c:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      20:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      24:	0c 94 e3 00 	jmp	0x1c6	; 0x1c6 <__vector_9>
      28:	0c 94 59 0c 	jmp	0x18b2	; 0x18b2 <__vector_10>
      2c:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      30:	0c 94 b2 08 	jmp	0x1164	; 0x1164 <__vector_12>
      34:	0c 94 45 09 	jmp	0x128a	; 0x128a <__vector_13>
      38:	0c 94 a5 0a 	jmp	0x154a	; 0x154a <__vector_14>
      3c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__vector_15>
      40:	0c 94 ec 02 	jmp	0x5d8	; 0x5d8 <__vector_16>
      44:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      48:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      4c:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>

00000050 <__trampolines_end>:
      50:	18 00       	.word	0x0018	; ????
      52:	d0 ff       	sbrs	r29, 0
      54:	00 00       	nop
      56:	0e 01       	movw	r0, r28
      58:	dc 05       	cpc	r29, r12
      5a:	dc 05       	cpc	r29, r12
      5c:	1e 00       	.word	0x001e	; ????
      5e:	01 18       	sub	r0, r1
      60:	00 eb       	ldi	r16, 0xB0	; 176
      62:	ff 00       	.word	0x00ff	; ????
      64:	00 b4       	in	r0, 0x20	; 32
      66:	00 ca       	rjmp	.-3072   	; 0xfffff468 <__eeprom_end+0xff7ef468>
      68:	08 58       	subi	r16, 0x88	; 136
      6a:	02 1e       	adc	r0, r18
      6c:	00 01       	movw	r0, r0
      6e:	18 00       	.word	0x0018	; ????
      70:	01 00       	.word	0x0001	; ????
      72:	00 00       	nop
      74:	b4 00       	.word	0x00b4	; ????
      76:	ca 08       	sbc	r12, r10
      78:	58 02       	muls	r21, r24
      7a:	1e 00       	.word	0x001e	; ????
      7c:	01 18       	sub	r0, r1
      7e:	00 1d       	adc	r16, r0
      80:	00 00       	nop
      82:	00 b4       	in	r0, 0x20	; 32
      84:	00 ca       	rjmp	.-3072   	; 0xfffff486 <__eeprom_end+0xff7ef486>
      86:	08 58       	subi	r16, 0x88	; 136
      88:	02 1e       	adc	r0, r18
      8a:	00 01       	movw	r0, r0
      8c:	00 00       	nop
      8e:	01 00       	.word	0x0001	; ????
      90:	5a 00       	.word	0x005a	; ????
      92:	0e 01       	movw	r0, r28
      94:	ca 08       	sbc	r12, r10
      96:	58 02       	muls	r21, r24
      98:	1e 00       	.word	0x001e	; ????
      9a:	01 e8       	ldi	r16, 0x81	; 129
      9c:	ff 1d       	adc	r31, r15
      9e:	00 b4       	in	r0, 0x20	; 32
      a0:	00 00       	nop
      a2:	00 ca       	rjmp	.-3072   	; 0xfffff4a4 <__eeprom_end+0xff7ef4a4>
      a4:	08 58       	subi	r16, 0x88	; 136
      a6:	02 1e       	adc	r0, r18
      a8:	00 01       	movw	r0, r0
      aa:	e8 ff       	.word	0xffe8	; ????
      ac:	01 00       	.word	0x0001	; ????
      ae:	b4 00       	.word	0x00b4	; ????
      b0:	00 00       	nop
      b2:	ca 08       	sbc	r12, r10
      b4:	58 02       	muls	r21, r24
      b6:	1e 00       	.word	0x001e	; ????
      b8:	01 e8       	ldi	r16, 0x81	; 129
      ba:	ff eb       	ldi	r31, 0xBF	; 191
      bc:	ff b4       	in	r15, 0x2f	; 47
      be:	00 00       	nop
      c0:	00 ca       	rjmp	.-3072   	; 0xfffff4c2 <__eeprom_end+0xff7ef4c2>
      c2:	08 58       	subi	r16, 0x88	; 136
      c4:	02 1e       	adc	r0, r18
      c6:	00 01       	movw	r0, r0
      c8:	e8 ff       	.word	0xffe8	; ????
      ca:	d0 ff       	sbrs	r29, 0
      cc:	5a 00       	.word	0x005a	; ????
      ce:	00 00       	nop
      d0:	dc 05       	cpc	r29, r12
      d2:	dc 05       	cpc	r29, r12
      d4:	1e 00       	.word	0x001e	; ????
      d6:	01 00       	.word	0x0001	; ????

000000d8 <__ctors_end>:
      d8:	11 24       	eor	r1, r1
      da:	1f be       	out	0x3f, r1	; 63
      dc:	cf ef       	ldi	r28, 0xFF	; 255
      de:	d2 e0       	ldi	r29, 0x02	; 2
      e0:	de bf       	out	0x3e, r29	; 62
      e2:	cd bf       	out	0x3d, r28	; 61

000000e4 <__do_copy_data>:
      e4:	11 e0       	ldi	r17, 0x01	; 1
      e6:	a0 e0       	ldi	r26, 0x00	; 0
      e8:	b1 e0       	ldi	r27, 0x01	; 1
      ea:	e4 ee       	ldi	r30, 0xE4	; 228
      ec:	fe e1       	ldi	r31, 0x1E	; 30
      ee:	02 c0       	rjmp	.+4      	; 0xf4 <__do_copy_data+0x10>
      f0:	05 90       	lpm	r0, Z+
      f2:	0d 92       	st	X+, r0
      f4:	ac 33       	cpi	r26, 0x3C	; 60
      f6:	b1 07       	cpc	r27, r17
      f8:	d9 f7       	brne	.-10     	; 0xf0 <__do_copy_data+0xc>

000000fa <__do_clear_bss>:
      fa:	22 e0       	ldi	r18, 0x02	; 2
      fc:	ac e3       	ldi	r26, 0x3C	; 60
      fe:	b1 e0       	ldi	r27, 0x01	; 1
     100:	01 c0       	rjmp	.+2      	; 0x104 <.do_clear_bss_start>

00000102 <.do_clear_bss_loop>:
     102:	1d 92       	st	X+, r1

00000104 <.do_clear_bss_start>:
     104:	a3 36       	cpi	r26, 0x63	; 99
     106:	b2 07       	cpc	r27, r18
     108:	e1 f7       	brne	.-8      	; 0x102 <.do_clear_bss_loop>
     10a:	0e 94 94 07 	call	0xf28	; 0xf28 <main>
     10e:	0c 94 70 0f 	jmp	0x1ee0	; 0x1ee0 <_exit>

00000112 <__bad_interrupt>:
     112:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000116 <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
     116:	ec e7       	ldi	r30, 0x7C	; 124
     118:	f0 e0       	ldi	r31, 0x00	; 0
     11a:	80 81       	ld	r24, Z
     11c:	8f 7b       	andi	r24, 0xBF	; 191
     11e:	80 83       	st	Z, r24
     120:	a7 e7       	ldi	r26, 0x77	; 119
     122:	b0 e0       	ldi	r27, 0x00	; 0
     124:	8c 91       	ld	r24, X
     126:	8b 7f       	andi	r24, 0xFB	; 251
     128:	8c 93       	st	X, r24
     12a:	80 81       	ld	r24, Z
     12c:	88 60       	ori	r24, 0x08	; 8
     12e:	80 83       	st	Z, r24
     130:	80 81       	ld	r24, Z
     132:	88 7f       	andi	r24, 0xF8	; 248
     134:	80 83       	st	Z, r24
     136:	ea e7       	ldi	r30, 0x7A	; 122
     138:	f0 e0       	ldi	r31, 0x00	; 0
     13a:	80 81       	ld	r24, Z
     13c:	88 68       	ori	r24, 0x88	; 136
     13e:	80 83       	st	Z, r24
     140:	80 81       	ld	r24, Z
     142:	88 7f       	andi	r24, 0xF8	; 248
     144:	80 83       	st	Z, r24
     146:	08 95       	ret

00000148 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
     148:	1f 92       	push	r1
     14a:	0f 92       	push	r0
     14c:	0f b6       	in	r0, 0x3f	; 63
     14e:	0f 92       	push	r0
     150:	11 24       	eor	r1, r1
     152:	8f 93       	push	r24
     154:	9f 93       	push	r25
     156:	ef 93       	push	r30
     158:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
     15a:	ea e7       	ldi	r30, 0x7A	; 122
     15c:	f0 e0       	ldi	r31, 0x00	; 0
     15e:	80 81       	ld	r24, Z
     160:	80 61       	ori	r24, 0x10	; 16
     162:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = ADC;
     164:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
     168:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
     16c:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     170:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
     174:	ff 91       	pop	r31
     176:	ef 91       	pop	r30
     178:	9f 91       	pop	r25
     17a:	8f 91       	pop	r24
     17c:	0f 90       	pop	r0
     17e:	0f be       	out	0x3f, r0	; 63
     180:	0f 90       	pop	r0
     182:	1f 90       	pop	r1
     184:	18 95       	reti

00000186 <Is_Servo_Position_Valid>:
        Determines if position requested is a valid position,
            based on the slave parameters

****************************************************************************/
bool Is_Servo_Position_Valid(const slave_parameters_t * p_slave_params, position_data_t requested_position)
{
     186:	fc 01       	movw	r30, r24
    // If requested position is servo stay, the position is immediately invalid
    if (SERVO_STAY == requested_position) return false;
     188:	6f 3f       	cpi	r22, 0xFF	; 255
     18a:	8f ef       	ldi	r24, 0xFF	; 255
     18c:	78 07       	cpc	r23, r24
     18e:	a9 f0       	breq	.+42     	; 0x1ba <Is_Servo_Position_Valid+0x34>

    // If the requested position is greater than both the max and min,
    // or less than the max and min, then the position is invalid
    if  (   (p_slave_params->position_max < requested_position)
     190:	82 85       	ldd	r24, Z+10	; 0x0a
     192:	93 85       	ldd	r25, Z+11	; 0x0b
     194:	86 17       	cp	r24, r22
     196:	97 07       	cpc	r25, r23
     198:	28 f4       	brcc	.+10     	; 0x1a4 <Is_Servo_Position_Valid+0x1e>
            &&
     19a:	20 85       	ldd	r18, Z+8	; 0x08
     19c:	31 85       	ldd	r19, Z+9	; 0x09
     19e:	26 17       	cp	r18, r22
     1a0:	37 07       	cpc	r19, r23
     1a2:	68 f0       	brcs	.+26     	; 0x1be <Is_Servo_Position_Valid+0x38>
            (p_slave_params->position_min < requested_position)
        )
    {
        return false;
    }
    else if (   (p_slave_params->position_max > requested_position)
     1a4:	68 17       	cp	r22, r24
     1a6:	79 07       	cpc	r23, r25
     1a8:	60 f4       	brcc	.+24     	; 0x1c2 <Is_Servo_Position_Valid+0x3c>
                &&
     1aa:	81 e0       	ldi	r24, 0x01	; 1
     1ac:	20 85       	ldd	r18, Z+8	; 0x08
     1ae:	31 85       	ldd	r19, Z+9	; 0x09
     1b0:	62 17       	cp	r22, r18
     1b2:	73 07       	cpc	r23, r19
     1b4:	38 f4       	brcc	.+14     	; 0x1c4 <Is_Servo_Position_Valid+0x3e>
     1b6:	80 e0       	ldi	r24, 0x00	; 0
     1b8:	08 95       	ret

****************************************************************************/
bool Is_Servo_Position_Valid(const slave_parameters_t * p_slave_params, position_data_t requested_position)
{
    // If requested position is servo stay, the position is immediately invalid
    if (SERVO_STAY == requested_position) return false;
     1ba:	80 e0       	ldi	r24, 0x00	; 0
     1bc:	08 95       	ret
    if  (   (p_slave_params->position_max < requested_position)
            &&
            (p_slave_params->position_min < requested_position)
        )
    {
        return false;
     1be:	80 e0       	ldi	r24, 0x00	; 0
     1c0:	08 95       	ret
    {
        return false;
    }
    else
    {
        return true;
     1c2:	81 e0       	ldi	r24, 0x01	; 1
    }
}
     1c4:	08 95       	ret

000001c6 <__vector_9>:
        -       TOP Interrupt
        3       Do nothing

****************************************************************************/
ISR(TIMER1_OVF_vect)
{
     1c6:	1f 92       	push	r1
     1c8:	0f 92       	push	r0
     1ca:	0f b6       	in	r0, 0x3f	; 63
     1cc:	0f 92       	push	r0
     1ce:	11 24       	eor	r1, r1
     1d0:	8f 93       	push	r24
     1d2:	ef 93       	push	r30
     1d4:	ff 93       	push	r31
    // Switch for fastest execution time
    switch (Step)
     1d6:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <__data_end>
     1da:	88 23       	and	r24, r24
     1dc:	19 f0       	breq	.+6      	; 0x1e4 <__vector_9+0x1e>
     1de:	81 30       	cpi	r24, 0x01	; 1
     1e0:	39 f0       	breq	.+14     	; 0x1f0 <__vector_9+0x2a>
     1e2:	0c c0       	rjmp	.+24     	; 0x1fc <__vector_9+0x36>
    {
        case STEP0:
            // Enable PWM out on the analog servo drive pin
            TCCR1D |= (1<<ANALOG_SERVO_PWM_EN);
     1e4:	e3 e8       	ldi	r30, 0x83	; 131
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 62       	ori	r24, 0x20	; 32
     1ec:	80 83       	st	Z, r24
            break;
     1ee:	06 c0       	rjmp	.+12     	; 0x1fc <__vector_9+0x36>

        case STEP1:
            // Disable PWM out on the analog servo drive pin
            TCCR1D &= ~(1<<ANALOG_SERVO_PWM_EN);
     1f0:	e3 e8       	ldi	r30, 0x83	; 131
     1f2:	f0 e0       	ldi	r31, 0x00	; 0
     1f4:	80 81       	ld	r24, Z
     1f6:	8f 7d       	andi	r24, 0xDF	; 223
     1f8:	80 83       	st	Z, r24
            // Drive line low (This order is okay because at TOP
            //  the line should be low, this also seems to have
            //  less jitter based on o'scope-ing)
            ANALOG_SERVO_DRV_PORT &= ~(1<<ANALOG_SERVO_DRV_PIN);
     1fa:	2b 98       	cbi	0x05, 3	; 5
        default:
            break;
    }

    // Increment step number for next TOP interrupt
    Step++;
     1fc:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <__data_end>
     200:	8f 5f       	subi	r24, 0xFF	; 255
    Step &= STEP_BITS_XOR_MASK;
     202:	83 70       	andi	r24, 0x03	; 3
     204:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <__data_end>
}
     208:	ff 91       	pop	r31
     20a:	ef 91       	pop	r30
     20c:	8f 91       	pop	r24
     20e:	0f 90       	pop	r0
     210:	0f be       	out	0x3f, r0	; 63
     212:	0f 90       	pop	r0
     214:	1f 90       	pop	r1
     216:	18 95       	reti

00000218 <Init_Buttons>:
    PCMSK1 |= (1<<PINB7);
    DDRB &= ~(1<<PINB7);
    #endif

    // Sample current state of pins
    Current_Port_A_State = PINA;
     218:	90 b1       	in	r25, 0x00	; 0
     21a:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <Current_Port_A_State>
    Current_Port_B_State = PINB;
     21e:	83 b1       	in	r24, 0x03	; 3
     220:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <Current_Port_B_State>

    // Save current pin state as last pin state
    Last_Port_A_State = Current_Port_A_State;
     224:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <Last_Port_A_State>
    Last_Port_B_State = Current_Port_B_State;
     228:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <Last_Port_B_State>

    // Register our debounce timer
    Register_Timer(&Debounce_Timer, Post_Event);
     22c:	61 e6       	ldi	r22, 0x61	; 97
     22e:	73 e0       	ldi	r23, 0x03	; 3
     230:	82 e0       	ldi	r24, 0x02	; 2
     232:	91 e0       	ldi	r25, 0x01	; 1
     234:	0e 94 cb 0b 	call	0x1796	; 0x1796 <Register_Timer>

    // Enable the pin change interrupts for both ports
    PCICR |= ((1<<PCIE1)|(1<<PCIE0));
     238:	e8 e6       	ldi	r30, 0x68	; 104
     23a:	f0 e0       	ldi	r31, 0x00	; 0
     23c:	80 81       	ld	r24, Z
     23e:	83 60       	ori	r24, 0x03	; 3
     240:	80 83       	st	Z, r24
     242:	08 95       	ret

00000244 <Run_Buttons>:
        This function runs events related to the buttons.

****************************************************************************/
void Run_Buttons(uint32_t event)
{
    switch (event)
     244:	61 15       	cp	r22, r1
     246:	70 42       	sbci	r23, 0x20	; 32
     248:	81 05       	cpc	r24, r1
     24a:	91 05       	cpc	r25, r1
     24c:	79 f4       	brne	.+30     	; 0x26c <Run_Buttons+0x28>
    {
        case EVT_BTN_DEBOUNCE_TIMEOUT:
            // The debounce period has ended.

            // Sample the pins
            Current_Port_A_State = PINA;
     24e:	90 b1       	in	r25, 0x00	; 0
     250:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <Current_Port_A_State>
            Current_Port_B_State = PINB;
     254:	83 b1       	in	r24, 0x03	; 3
     256:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <Current_Port_B_State>

            // Check for differences, and post events for them
            handle_btn_evts();

            // Save current pin state as last pin state
            Last_Port_A_State = Current_Port_A_State;
     25a:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <Last_Port_A_State>
            Last_Port_B_State = Current_Port_B_State;
     25e:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <Last_Port_B_State>

            // Re-enable pin change interrupts for port A and port B
            PCICR |= ((1<<PCIE1)|(1<<PCIE0));
     262:	e8 e6       	ldi	r30, 0x68	; 104
     264:	f0 e0       	ldi	r31, 0x00	; 0
     266:	80 81       	ld	r24, Z
     268:	83 60       	ori	r24, 0x03	; 3
     26a:	80 83       	st	Z, r24
     26c:	08 95       	ret

0000026e <__vector_3>:
// #############################################################################
// ------------ INTERRUPT SERVICE ROUTINE
// #############################################################################

ISR(PCINT0_vect)
{
     26e:	1f 92       	push	r1
     270:	0f 92       	push	r0
     272:	0f b6       	in	r0, 0x3f	; 63
     274:	0f 92       	push	r0
     276:	11 24       	eor	r1, r1
     278:	2f 93       	push	r18
     27a:	3f 93       	push	r19
     27c:	4f 93       	push	r20
     27e:	5f 93       	push	r21
     280:	6f 93       	push	r22
     282:	7f 93       	push	r23
     284:	8f 93       	push	r24
     286:	9f 93       	push	r25
     288:	af 93       	push	r26
     28a:	bf 93       	push	r27
     28c:	ef 93       	push	r30
     28e:	ff 93       	push	r31
    // Disable pin interrupts for this port
    PCICR &= ~(1<<PCIE0);
     290:	e8 e6       	ldi	r30, 0x68	; 104
     292:	f0 e0       	ldi	r31, 0x00	; 0
     294:	80 81       	ld	r24, Z
     296:	8e 7f       	andi	r24, 0xFE	; 254
     298:	80 83       	st	Z, r24
    // Start debounce timer
    Start_Timer(&Debounce_Timer, DEBOUNCE_TIME_MS);
     29a:	4a e0       	ldi	r20, 0x0A	; 10
     29c:	50 e0       	ldi	r21, 0x00	; 0
     29e:	60 e0       	ldi	r22, 0x00	; 0
     2a0:	70 e0       	ldi	r23, 0x00	; 0
     2a2:	82 e0       	ldi	r24, 0x02	; 2
     2a4:	91 e0       	ldi	r25, 0x01	; 1
     2a6:	0e 94 18 0c 	call	0x1830	; 0x1830 <Start_Timer>
}
     2aa:	ff 91       	pop	r31
     2ac:	ef 91       	pop	r30
     2ae:	bf 91       	pop	r27
     2b0:	af 91       	pop	r26
     2b2:	9f 91       	pop	r25
     2b4:	8f 91       	pop	r24
     2b6:	7f 91       	pop	r23
     2b8:	6f 91       	pop	r22
     2ba:	5f 91       	pop	r21
     2bc:	4f 91       	pop	r20
     2be:	3f 91       	pop	r19
     2c0:	2f 91       	pop	r18
     2c2:	0f 90       	pop	r0
     2c4:	0f be       	out	0x3f, r0	; 63
     2c6:	0f 90       	pop	r0
     2c8:	1f 90       	pop	r1
     2ca:	18 95       	reti

000002cc <__vector_4>:

ISR(PCINT1_vect)
{
     2cc:	1f 92       	push	r1
     2ce:	0f 92       	push	r0
     2d0:	0f b6       	in	r0, 0x3f	; 63
     2d2:	0f 92       	push	r0
     2d4:	11 24       	eor	r1, r1
     2d6:	2f 93       	push	r18
     2d8:	3f 93       	push	r19
     2da:	4f 93       	push	r20
     2dc:	5f 93       	push	r21
     2de:	6f 93       	push	r22
     2e0:	7f 93       	push	r23
     2e2:	8f 93       	push	r24
     2e4:	9f 93       	push	r25
     2e6:	af 93       	push	r26
     2e8:	bf 93       	push	r27
     2ea:	ef 93       	push	r30
     2ec:	ff 93       	push	r31
    // Disable pin interrupts for this port
    PCICR &= ~(1<<PCIE1);
     2ee:	e8 e6       	ldi	r30, 0x68	; 104
     2f0:	f0 e0       	ldi	r31, 0x00	; 0
     2f2:	80 81       	ld	r24, Z
     2f4:	8d 7f       	andi	r24, 0xFD	; 253
     2f6:	80 83       	st	Z, r24
    // Start debounce timer
    Start_Timer(&Debounce_Timer, DEBOUNCE_TIME_MS);
     2f8:	4a e0       	ldi	r20, 0x0A	; 10
     2fa:	50 e0       	ldi	r21, 0x00	; 0
     2fc:	60 e0       	ldi	r22, 0x00	; 0
     2fe:	70 e0       	ldi	r23, 0x00	; 0
     300:	82 e0       	ldi	r24, 0x02	; 2
     302:	91 e0       	ldi	r25, 0x01	; 1
     304:	0e 94 18 0c 	call	0x1830	; 0x1830 <Start_Timer>
}
     308:	ff 91       	pop	r31
     30a:	ef 91       	pop	r30
     30c:	bf 91       	pop	r27
     30e:	af 91       	pop	r26
     310:	9f 91       	pop	r25
     312:	8f 91       	pop	r24
     314:	7f 91       	pop	r23
     316:	6f 91       	pop	r22
     318:	5f 91       	pop	r21
     31a:	4f 91       	pop	r20
     31c:	3f 91       	pop	r19
     31e:	2f 91       	pop	r18
     320:	0f 90       	pop	r0
     322:	0f be       	out	0x3f, r0	; 63
     324:	0f 90       	pop	r0
     326:	1f 90       	pop	r1
     328:	18 95       	reti

0000032a <CAN_Reset>:
	// Value to Set
	uint8_t Data_2_Write[RX_STATUS_TX_LENGTH] = {MCP_RX_STATUS};
	
	// Call SPI command
	Write_SPI(RX_STATUS_TX_LENGTH, RX_STATUS_RX_LENGTH, Data_2_Write, Variable_2_Set);	
}
     32a:	cf 93       	push	r28
     32c:	df 93       	push	r29
     32e:	1f 92       	push	r1
     330:	cd b7       	in	r28, 0x3d	; 61
     332:	de b7       	in	r29, 0x3e	; 62
     334:	80 ec       	ldi	r24, 0xC0	; 192
     336:	89 83       	std	Y+1, r24	; 0x01
     338:	20 e0       	ldi	r18, 0x00	; 0
     33a:	30 e0       	ldi	r19, 0x00	; 0
     33c:	ae 01       	movw	r20, r28
     33e:	4f 5f       	subi	r20, 0xFF	; 255
     340:	5f 4f       	sbci	r21, 0xFF	; 255
     342:	60 e0       	ldi	r22, 0x00	; 0
     344:	81 e0       	ldi	r24, 0x01	; 1
     346:	0e 94 1b 0a 	call	0x1436	; 0x1436 <Write_SPI>
     34a:	0f 90       	pop	r0
     34c:	df 91       	pop	r29
     34e:	cf 91       	pop	r28
     350:	08 95       	ret

00000352 <CAN_Read>:
     352:	cf 93       	push	r28
     354:	df 93       	push	r29
     356:	00 d0       	rcall	.+0      	; 0x358 <CAN_Read+0x6>
     358:	cd b7       	in	r28, 0x3d	; 61
     35a:	de b7       	in	r29, 0x3e	; 62
     35c:	9b 01       	movw	r18, r22
     35e:	93 e0       	ldi	r25, 0x03	; 3
     360:	99 83       	std	Y+1, r25	; 0x01
     362:	8a 83       	std	Y+2, r24	; 0x02
     364:	ae 01       	movw	r20, r28
     366:	4f 5f       	subi	r20, 0xFF	; 255
     368:	5f 4f       	sbci	r21, 0xFF	; 255
     36a:	61 e0       	ldi	r22, 0x01	; 1
     36c:	82 e0       	ldi	r24, 0x02	; 2
     36e:	0e 94 1b 0a 	call	0x1436	; 0x1436 <Write_SPI>
     372:	0f 90       	pop	r0
     374:	0f 90       	pop	r0
     376:	df 91       	pop	r29
     378:	cf 91       	pop	r28
     37a:	08 95       	ret

0000037c <CAN_Write>:
     37c:	cf 93       	push	r28
     37e:	df 93       	push	r29
     380:	00 d0       	rcall	.+0      	; 0x382 <CAN_Write+0x6>
     382:	1f 92       	push	r1
     384:	cd b7       	in	r28, 0x3d	; 61
     386:	de b7       	in	r29, 0x3e	; 62
     388:	92 e0       	ldi	r25, 0x02	; 2
     38a:	99 83       	std	Y+1, r25	; 0x01
     38c:	8a 83       	std	Y+2, r24	; 0x02
     38e:	fb 01       	movw	r30, r22
     390:	80 81       	ld	r24, Z
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	20 e0       	ldi	r18, 0x00	; 0
     396:	30 e0       	ldi	r19, 0x00	; 0
     398:	ae 01       	movw	r20, r28
     39a:	4f 5f       	subi	r20, 0xFF	; 255
     39c:	5f 4f       	sbci	r21, 0xFF	; 255
     39e:	60 e0       	ldi	r22, 0x00	; 0
     3a0:	83 e0       	ldi	r24, 0x03	; 3
     3a2:	0e 94 1b 0a 	call	0x1436	; 0x1436 <Write_SPI>
     3a6:	0f 90       	pop	r0
     3a8:	0f 90       	pop	r0
     3aa:	0f 90       	pop	r0
     3ac:	df 91       	pop	r29
     3ae:	cf 91       	pop	r28
     3b0:	08 95       	ret

000003b2 <CAN_Bit_Modify>:
        Performs bit modify operation on CAN module

****************************************************************************/

void CAN_Bit_Modify(uint8_t Register_2_Set, uint8_t Bits_2_Change, uint8_t* Value_2_Set)
{
     3b2:	cf 93       	push	r28
     3b4:	df 93       	push	r29
     3b6:	00 d0       	rcall	.+0      	; 0x3b8 <CAN_Bit_Modify+0x6>
     3b8:	00 d0       	rcall	.+0      	; 0x3ba <CAN_Bit_Modify+0x8>
     3ba:	cd b7       	in	r28, 0x3d	; 61
     3bc:	de b7       	in	r29, 0x3e	; 62
    // Define constants
    #define BM_TX_LENGTH 4
    #define BM_RX_LENGTH 0
	
    // Value to Set
    uint8_t Data_2_Write[BM_TX_LENGTH] = {MCP_BITMOD, Register_2_Set, Bits_2_Change, Value_2_Set[0]};
     3be:	95 e0       	ldi	r25, 0x05	; 5
     3c0:	99 83       	std	Y+1, r25	; 0x01
     3c2:	8a 83       	std	Y+2, r24	; 0x02
     3c4:	6b 83       	std	Y+3, r22	; 0x03
     3c6:	fa 01       	movw	r30, r20
     3c8:	80 81       	ld	r24, Z
     3ca:	8c 83       	std	Y+4, r24	; 0x04
    
    // Call SPI command
    Write_SPI(BM_TX_LENGTH, BM_RX_LENGTH, Data_2_Write, NULL);
     3cc:	20 e0       	ldi	r18, 0x00	; 0
     3ce:	30 e0       	ldi	r19, 0x00	; 0
     3d0:	ae 01       	movw	r20, r28
     3d2:	4f 5f       	subi	r20, 0xFF	; 255
     3d4:	5f 4f       	sbci	r21, 0xFF	; 255
     3d6:	60 e0       	ldi	r22, 0x00	; 0
     3d8:	84 e0       	ldi	r24, 0x04	; 4
     3da:	0e 94 1b 0a 	call	0x1436	; 0x1436 <Write_SPI>
}
     3de:	0f 90       	pop	r0
     3e0:	0f 90       	pop	r0
     3e2:	0f 90       	pop	r0
     3e4:	0f 90       	pop	r0
     3e6:	df 91       	pop	r29
     3e8:	cf 91       	pop	r28
     3ea:	08 95       	ret

000003ec <CAN_Initialize_1>:
    Description
        Initializes the CAN module MCP25625

****************************************************************************/
void CAN_Initialize_1(uint8_t * * p_data_store)
{   
     3ec:	cf 93       	push	r28
     3ee:	df 93       	push	r29
    // Save away the address to the array of addresses to the locations we will
    // fill in data
    a_p_Recv_List = p_data_store;
     3f0:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <a_p_Recv_List+0x1>
     3f4:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <a_p_Recv_List>

    // Reset the CAN Module and enter in configuration mode
    CAN_Reset();
     3f8:	0e 94 95 01 	call	0x32a	; 0x32a <CAN_Reset>
    
    // Enter configuration mode, abort all pending transmissions and disable one shot mode
    TX_Data[0] = (MODE_CONFIG|ABORT_TX);
     3fc:	80 e9       	ldi	r24, 0x90	; 144
     3fe:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <TX_Data>
    CAN_Write(MCP_CANCTRL, TX_Data);
     402:	66 e4       	ldi	r22, 0x46	; 70
     404:	71 e0       	ldi	r23, 0x01	; 1
     406:	8f e0       	ldi	r24, 0x0F	; 15
     408:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>
	
    // Disable CLKOUT
    TX_Data[0] = CLKOUT_DISABLE;
     40c:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <TX_Data>
    CAN_Bit_Modify(MCP_CANCTRL, (1 << 2), TX_Data);
     410:	46 e4       	ldi	r20, 0x46	; 70
     412:	51 e0       	ldi	r21, 0x01	; 1
     414:	64 e0       	ldi	r22, 0x04	; 4
     416:	8f e0       	ldi	r24, 0x0F	; 15
     418:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <CAN_Bit_Modify>
	
    // Set CNF Bit Time registers for Baud Rate = 312500 b/s
	TX_Data[0] = 0x41;
     41c:	d1 e4       	ldi	r29, 0x41	; 65
     41e:	d0 93 46 01 	sts	0x0146, r29	; 0x800146 <TX_Data>
	CAN_Bit_Modify(MCP_CNF1, (1 << 0), TX_Data);
     422:	46 e4       	ldi	r20, 0x46	; 70
     424:	51 e0       	ldi	r21, 0x01	; 1
     426:	61 e0       	ldi	r22, 0x01	; 1
     428:	8a e2       	ldi	r24, 0x2A	; 42
     42a:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <CAN_Bit_Modify>
	TX_Data[0] = 0xF1;
     42e:	c1 ef       	ldi	r28, 0xF1	; 241
     430:	c0 93 46 01 	sts	0x0146, r28	; 0x800146 <TX_Data>
	CAN_Bit_Modify(MCP_CNF2, ((1 << 0)|(1 << 1)|(1 << 2)), TX_Data);
     434:	46 e4       	ldi	r20, 0x46	; 70
     436:	51 e0       	ldi	r21, 0x01	; 1
     438:	67 e0       	ldi	r22, 0x07	; 7
     43a:	89 e2       	ldi	r24, 0x29	; 41
     43c:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <CAN_Bit_Modify>
	TX_Data[0] = 0xF1;
     440:	c0 93 46 01 	sts	0x0146, r28	; 0x800146 <TX_Data>
	CAN_Bit_Modify(MCP_CNF2, ((1 << 3)|(1 << 4)|(1 << 5)), TX_Data);
     444:	46 e4       	ldi	r20, 0x46	; 70
     446:	51 e0       	ldi	r21, 0x01	; 1
     448:	68 e3       	ldi	r22, 0x38	; 56
     44a:	89 e2       	ldi	r24, 0x29	; 41
     44c:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <CAN_Bit_Modify>
	TX_Data[0] = 0xF1;
     450:	c0 93 46 01 	sts	0x0146, r28	; 0x800146 <TX_Data>
	CAN_Bit_Modify(MCP_CNF2, ((1 << 7)|(1 << 6)), TX_Data);
     454:	46 e4       	ldi	r20, 0x46	; 70
     456:	51 e0       	ldi	r21, 0x01	; 1
     458:	60 ec       	ldi	r22, 0xC0	; 192
     45a:	89 e2       	ldi	r24, 0x29	; 41
     45c:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <CAN_Bit_Modify>
	TX_Data[0] = 0x85;
     460:	85 e8       	ldi	r24, 0x85	; 133
     462:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <TX_Data>
    CAN_Write(MCP_CNF3, TX_Data);
     466:	66 e4       	ldi	r22, 0x46	; 70
     468:	71 e0       	ldi	r23, 0x01	; 1
     46a:	88 e2       	ldi	r24, 0x28	; 40
     46c:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>
	TX_Data[0] = 0x41;
     470:	d0 93 46 01 	sts	0x0146, r29	; 0x800146 <TX_Data>
	CAN_Bit_Modify(MCP_CNF1, ((1 << 7)|(1 << 6)), TX_Data);
     474:	46 e4       	ldi	r20, 0x46	; 70
     476:	51 e0       	ldi	r21, 0x01	; 1
     478:	60 ec       	ldi	r22, 0xC0	; 192
     47a:	8a e2       	ldi	r24, 0x2A	; 42
     47c:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <CAN_Bit_Modify>
}
     480:	df 91       	pop	r29
     482:	cf 91       	pop	r28
     484:	08 95       	ret

00000486 <CAN_Initialize_2>:
void CAN_Initialize_2(void)
{
    // Set interrupt registers
    
    // Enable all interrupts
    TX_Data[0] = 0xFF;
     486:	8f ef       	ldi	r24, 0xFF	; 255
     488:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <TX_Data>
    CAN_Write(MCP_CANINTE, TX_Data);
     48c:	66 e4       	ldi	r22, 0x46	; 70
     48e:	71 e0       	ldi	r23, 0x01	; 1
     490:	8b e2       	ldi	r24, 0x2B	; 43
     492:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>

    // Set up TX Buffer 0
    TX_Data[0] = MCP_TXB_TXP10_M; // Highest message priority
     496:	83 e0       	ldi	r24, 0x03	; 3
     498:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <TX_Data>
    CAN_Write(MCP_TXB0CTRL, TX_Data);
     49c:	66 e4       	ldi	r22, 0x46	; 70
     49e:	71 e0       	ldi	r23, 0x01	; 1
     4a0:	80 e3       	ldi	r24, 0x30	; 48
     4a2:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>
    
    // Set RTS pins as digital inputs
    TX_Data[0] = 0;
     4a6:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <TX_Data>
    CAN_Write(MCP_RTSCTRL, TX_Data);
     4aa:	66 e4       	ldi	r22, 0x46	; 70
     4ac:	71 e0       	ldi	r23, 0x01	; 1
     4ae:	8d e0       	ldi	r24, 0x0D	; 13
     4b0:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>
    
    // Set identifier of TX Buffer 0 to 1
    TX_Data[0] = 0;
     4b4:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <TX_Data>
    CAN_Write(MCP_TXB0SIDH, TX_Data);
     4b8:	66 e4       	ldi	r22, 0x46	; 70
     4ba:	71 e0       	ldi	r23, 0x01	; 1
     4bc:	81 e3       	ldi	r24, 0x31	; 49
     4be:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>
    TX_Data[0] = 0x20;
     4c2:	80 e2       	ldi	r24, 0x20	; 32
     4c4:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <TX_Data>
    CAN_Write(MCP_TXB0SIDL, TX_Data);
     4c8:	66 e4       	ldi	r22, 0x46	; 70
     4ca:	71 e0       	ldi	r23, 0x01	; 1
     4cc:	82 e3       	ldi	r24, 0x32	; 50
     4ce:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>
    
    // Set identifier of RX Buffer 0 to 0
    TX_Data[0] = 0;
     4d2:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <TX_Data>
    CAN_Write(MCP_RXF0SIDH, TX_Data);
     4d6:	66 e4       	ldi	r22, 0x46	; 70
     4d8:	71 e0       	ldi	r23, 0x01	; 1
     4da:	80 e0       	ldi	r24, 0x00	; 0
     4dc:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>
    CAN_Write(MCP_RXF0SIDL, TX_Data);
     4e0:	66 e4       	ldi	r22, 0x46	; 70
     4e2:	71 e0       	ldi	r23, 0x01	; 1
     4e4:	81 e0       	ldi	r24, 0x01	; 1
     4e6:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>
    
    TX_Data[0] = 0x60;
     4ea:	80 e6       	ldi	r24, 0x60	; 96
     4ec:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <TX_Data>
    CAN_Write(MCP_RXB0CTRL, TX_Data);
     4f0:	66 e4       	ldi	r22, 0x46	; 70
     4f2:	71 e0       	ldi	r23, 0x01	; 1
     4f4:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>
    
    // Switch to Normal Mode
    TX_Data[0] = (MCP_NORMAL);
     4f8:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <TX_Data>
    CAN_Bit_Modify(MCP_CANCTRL, ((1 << 5)|(1 << 6)|(1 << 7)), TX_Data);
     4fc:	46 e4       	ldi	r20, 0x46	; 70
     4fe:	51 e0       	ldi	r21, 0x01	; 1
     500:	60 ee       	ldi	r22, 0xE0	; 224
     502:	8f e0       	ldi	r24, 0x0F	; 15
     504:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <CAN_Bit_Modify>
    
    RX_Data[0] = &Recv_Byte;
     508:	83 e4       	ldi	r24, 0x43	; 67
     50a:	91 e0       	ldi	r25, 0x01	; 1
     50c:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <RX_Data+0x1>
     510:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <RX_Data>
    CAN_Read(MCP_CANSTAT, RX_Data);
     514:	64 e4       	ldi	r22, 0x44	; 68
     516:	71 e0       	ldi	r23, 0x01	; 1
     518:	8e e0       	ldi	r24, 0x0E	; 14
     51a:	0e 94 a9 01 	call	0x352	; 0x352 <CAN_Read>
     51e:	08 95       	ret

00000520 <CAN_Send_Message>:
        Sends a CAN Message on the CAN Bus

****************************************************************************/

void CAN_Send_Message(uint8_t Msg_Length, uint8_t* Transmit_Data)
{	
     520:	ef 92       	push	r14
     522:	ff 92       	push	r15
     524:	0f 93       	push	r16
     526:	1f 93       	push	r17
     528:	cf 93       	push	r28
	// If invalid CAN Message Length don't perform transmit
	if (Msg_Length > 8)
     52a:	89 30       	cpi	r24, 0x09	; 9
     52c:	30 f5       	brcc	.+76     	; 0x57a <CAN_Send_Message+0x5a>
     52e:	7b 01       	movw	r14, r22
     530:	c8 2f       	mov	r28, r24
	{
		return;
	}
	// Set message length
	TX_Data[0] = Msg_Length;
     532:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <TX_Data>
	CAN_Write(MCP_TXB0DLC, TX_Data);
     536:	66 e4       	ldi	r22, 0x46	; 70
     538:	71 e0       	ldi	r23, 0x01	; 1
     53a:	85 e3       	ldi	r24, 0x35	; 53
     53c:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>
	// Write in transmit data to required registers
	for (int i = 0; i < Msg_Length; i++)
     540:	cc 23       	and	r28, r28
     542:	91 f0       	breq	.+36     	; 0x568 <CAN_Send_Message+0x48>
     544:	87 01       	movw	r16, r14
     546:	ec 0e       	add	r14, r28
     548:	f1 1c       	adc	r15, r1
     54a:	c6 e3       	ldi	r28, 0x36	; 54
	{
		TX_Data[0] = Transmit_Data[i];
     54c:	f8 01       	movw	r30, r16
     54e:	81 91       	ld	r24, Z+
     550:	8f 01       	movw	r16, r30
     552:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <TX_Data>
		CAN_Write(MCP_TXB0D0 + i, TX_Data);
     556:	66 e4       	ldi	r22, 0x46	; 70
     558:	71 e0       	ldi	r23, 0x01	; 1
     55a:	8c 2f       	mov	r24, r28
     55c:	0e 94 be 01 	call	0x37c	; 0x37c <CAN_Write>
     560:	cf 5f       	subi	r28, 0xFF	; 255
	}
	// Set message length
	TX_Data[0] = Msg_Length;
	CAN_Write(MCP_TXB0DLC, TX_Data);
	// Write in transmit data to required registers
	for (int i = 0; i < Msg_Length; i++)
     562:	0e 15       	cp	r16, r14
     564:	1f 05       	cpc	r17, r15
     566:	91 f7       	brne	.-28     	; 0x54c <CAN_Send_Message+0x2c>
	{
		TX_Data[0] = Transmit_Data[i];
		CAN_Write(MCP_TXB0D0 + i, TX_Data);
	}
	// Transmit message
	TX_Data[0] = 0xFF;
     568:	8f ef       	ldi	r24, 0xFF	; 255
     56a:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <TX_Data>
	CAN_Bit_Modify(MCP_TXB0CTRL, (1 << 3), TX_Data);
     56e:	46 e4       	ldi	r20, 0x46	; 70
     570:	51 e0       	ldi	r21, 0x01	; 1
     572:	68 e0       	ldi	r22, 0x08	; 8
     574:	80 e3       	ldi	r24, 0x30	; 48
     576:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <CAN_Bit_Modify>
}
     57a:	cf 91       	pop	r28
     57c:	1f 91       	pop	r17
     57e:	0f 91       	pop	r16
     580:	ff 90       	pop	r15
     582:	ef 90       	pop	r14
     584:	08 95       	ret

00000586 <CAN_Read_Message>:

void CAN_Read_Message(void)
{
	for (int i = 0; i < 1; i++)
	{
		CAN_Read(MCP_RXB0D0 + i, &(*(a_p_Recv_List+i)));
     586:	60 91 41 01 	lds	r22, 0x0141	; 0x800141 <a_p_Recv_List>
     58a:	70 91 42 01 	lds	r23, 0x0142	; 0x800142 <a_p_Recv_List+0x1>
     58e:	86 e6       	ldi	r24, 0x66	; 102
     590:	0e 94 a9 01 	call	0x352	; 0x352 <CAN_Read>
     594:	08 95       	ret

00000596 <Write_Intensity_Data>:

****************************************************************************/
void Write_Intensity_Data(uint8_t * p_LIN_packet, intensity_data_t data_to_write)
{
    intensity_data_t temp = data_to_write;
    memcpy(p_LIN_packet+INTENSITY_DATA_INDEX, &temp, INTENSITY_DATA_LEN);
     596:	fc 01       	movw	r30, r24
     598:	60 83       	st	Z, r22
     59a:	08 95       	ret

0000059c <Write_Position_Data>:

****************************************************************************/
void Write_Position_Data(uint8_t * p_LIN_packet, position_data_t data_to_write)
{
    position_data_t temp = data_to_write;
    memcpy(p_LIN_packet+POSITION_DATA_INDEX, &temp, POSITION_DATA_LEN);
     59c:	fc 01       	movw	r30, r24
     59e:	72 83       	std	Z+2, r23	; 0x02
     5a0:	61 83       	std	Z+1, r22	; 0x01
     5a2:	08 95       	ret

000005a4 <Get_Pointer_To_Slave_Data>:
****************************************************************************/
uint8_t * Get_Pointer_To_Slave_Data(uint8_t * p_master_array, uint8_t slave_num)
{
    // This assumes the first section of the master array corresponds
    //  to the lowest slave number (the first slave)
    return (p_master_array+((slave_num-LOWEST_SLAVE_NUMBER)*LIN_PACKET_LEN));
     5a4:	70 e0       	ldi	r23, 0x00	; 0
     5a6:	61 50       	subi	r22, 0x01	; 1
     5a8:	71 09       	sbc	r23, r1
     5aa:	9b 01       	movw	r18, r22
     5ac:	22 0f       	add	r18, r18
     5ae:	33 1f       	adc	r19, r19
     5b0:	62 0f       	add	r22, r18
     5b2:	73 1f       	adc	r23, r19
}
     5b4:	86 0f       	add	r24, r22
     5b6:	97 1f       	adc	r25, r23
     5b8:	08 95       	ret

000005ba <start_eeprom_write_byte>:
        start_eeprom_write_byte(p_Target_EEPROM_Address+Num_Bytes_Executed, p_Caller_Values+Num_Bytes_Executed);

        // Increment num bytes executed
        Num_Bytes_Executed++;
    }
}
     5ba:	9c 01       	movw	r18, r24
     5bc:	9f b7       	in	r25, 0x3f	; 63
     5be:	f8 94       	cli
     5c0:	32 bd       	out	0x22, r19	; 34
     5c2:	21 bd       	out	0x21, r18	; 33
     5c4:	fb 01       	movw	r30, r22
     5c6:	80 81       	ld	r24, Z
     5c8:	80 bd       	out	0x20, r24	; 32
     5ca:	1f ba       	out	0x1f, r1	; 31
     5cc:	fa 9a       	sbi	0x1f, 2	; 31
     5ce:	8f b3       	in	r24, 0x1f	; 31
     5d0:	8a 60       	ori	r24, 0x0A	; 10
     5d2:	8f bb       	out	0x1f, r24	; 31
     5d4:	9f bf       	out	0x3f, r25	; 63
     5d6:	08 95       	ret

000005d8 <__vector_16>:
// #############################################################################
// ------------ INTERRUPT SERVICE ROUTINE
// #############################################################################

ISR(EE_RDY_vect)
{
     5d8:	1f 92       	push	r1
     5da:	0f 92       	push	r0
     5dc:	0f b6       	in	r0, 0x3f	; 63
     5de:	0f 92       	push	r0
     5e0:	11 24       	eor	r1, r1
     5e2:	2f 93       	push	r18
     5e4:	3f 93       	push	r19
     5e6:	4f 93       	push	r20
     5e8:	5f 93       	push	r21
     5ea:	6f 93       	push	r22
     5ec:	7f 93       	push	r23
     5ee:	8f 93       	push	r24
     5f0:	9f 93       	push	r25
     5f2:	af 93       	push	r26
     5f4:	bf 93       	push	r27
     5f6:	cf 93       	push	r28
     5f8:	ef 93       	push	r30
     5fa:	ff 93       	push	r31
    // Disable the ready interrupts
    EECR &= ~(1<<EERIE);
     5fc:	fb 98       	cbi	0x1f, 3	; 31

    // Check if we've written all the requested values
    if (Num_Bytes_Requested <= Num_Bytes_Executed)
     5fe:	c0 91 4c 01 	lds	r28, 0x014C	; 0x80014c <Num_Bytes_Executed>
     602:	80 91 4b 01 	lds	r24, 0x014B	; 0x80014b <Num_Bytes_Requested>
     606:	c8 17       	cp	r28, r24
     608:	18 f0       	brcs	.+6      	; 0x610 <__vector_16+0x38>
    {
        // We are done writing all the bytes.
        IsBusy = false;
     60a:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <IsBusy>
     60e:	13 c0       	rjmp	.+38     	; 0x636 <__vector_16+0x5e>
    }
    else
    {
        // Start the EEPROM write
        start_eeprom_write_byte(p_Target_EEPROM_Address+Num_Bytes_Executed, p_Caller_Values+Num_Bytes_Executed);
     610:	8c 2f       	mov	r24, r28
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	60 91 47 01 	lds	r22, 0x0147	; 0x800147 <p_Caller_Values>
     618:	70 91 48 01 	lds	r23, 0x0148	; 0x800148 <p_Caller_Values+0x1>
     61c:	68 0f       	add	r22, r24
     61e:	79 1f       	adc	r23, r25
     620:	20 91 49 01 	lds	r18, 0x0149	; 0x800149 <p_Target_EEPROM_Address>
     624:	30 91 4a 01 	lds	r19, 0x014A	; 0x80014a <p_Target_EEPROM_Address+0x1>
     628:	82 0f       	add	r24, r18
     62a:	93 1f       	adc	r25, r19
     62c:	0e 94 dd 02 	call	0x5ba	; 0x5ba <start_eeprom_write_byte>

        // Increment num bytes executed
        Num_Bytes_Executed++;
     630:	cf 5f       	subi	r28, 0xFF	; 255
     632:	c0 93 4c 01 	sts	0x014C, r28	; 0x80014c <Num_Bytes_Executed>
    }
     636:	ff 91       	pop	r31
     638:	ef 91       	pop	r30
     63a:	cf 91       	pop	r28
     63c:	bf 91       	pop	r27
     63e:	af 91       	pop	r26
     640:	9f 91       	pop	r25
     642:	8f 91       	pop	r24
     644:	7f 91       	pop	r23
     646:	6f 91       	pop	r22
     648:	5f 91       	pop	r21
     64a:	4f 91       	pop	r20
     64c:	3f 91       	pop	r19
     64e:	2f 91       	pop	r18
     650:	0f 90       	pop	r0
     652:	0f be       	out	0x3f, r0	; 63
     654:	0f 90       	pop	r0
     656:	1f 90       	pop	r1
     658:	18 95       	reti

0000065a <process_event_if_pending>:
        Checks if an particular event is pending and if so, clears it, then
            calls the run functions to process the event

****************************************************************************/
static void process_event_if_pending(uint32_t event_mask)
{
     65a:	cf 92       	push	r12
     65c:	df 92       	push	r13
     65e:	ef 92       	push	r14
     660:	ff 92       	push	r15
     662:	0f 93       	push	r16
     664:	1f 93       	push	r17

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
     666:	00 91 4e 01 	lds	r16, 0x014E	; 0x80014e <Pending_Events>
     66a:	10 91 4f 01 	lds	r17, 0x014F	; 0x80014f <Pending_Events+0x1>
     66e:	20 91 50 01 	lds	r18, 0x0150	; 0x800150 <Pending_Events+0x2>
     672:	30 91 51 01 	lds	r19, 0x0151	; 0x800151 <Pending_Events+0x3>
     676:	6b 01       	movw	r12, r22
     678:	7c 01       	movw	r14, r24
     67a:	c0 22       	and	r12, r16
     67c:	d1 22       	and	r13, r17
     67e:	e2 22       	and	r14, r18
     680:	f3 22       	and	r15, r19
     682:	6c 15       	cp	r22, r12
     684:	7d 05       	cpc	r23, r13
     686:	8e 05       	cpc	r24, r14
     688:	9f 05       	cpc	r25, r15
     68a:	a1 f4       	brne	.+40     	; 0x6b4 <process_event_if_pending+0x5a>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
     68c:	6b 01       	movw	r12, r22
     68e:	7c 01       	movw	r14, r24
     690:	c0 94       	com	r12
     692:	d0 94       	com	r13
     694:	e0 94       	com	r14
     696:	f0 94       	com	r15
     698:	0c 21       	and	r16, r12
     69a:	1d 21       	and	r17, r13
     69c:	2e 21       	and	r18, r14
     69e:	3f 21       	and	r19, r15
     6a0:	00 93 4e 01 	sts	0x014E, r16	; 0x80014e <Pending_Events>
     6a4:	10 93 4f 01 	sts	0x014F, r17	; 0x80014f <Pending_Events+0x1>
     6a8:	20 93 50 01 	sts	0x0150, r18	; 0x800150 <Pending_Events+0x2>
     6ac:	30 93 51 01 	sts	0x0151, r19	; 0x800151 <Pending_Events+0x3>
{
    // If event is pending
    if (is_event_pending(event_mask))
    {
        // Run the services with this event
        Run_Services(event_mask);
     6b0:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <Run_Services>
    }
}
     6b4:	1f 91       	pop	r17
     6b6:	0f 91       	pop	r16
     6b8:	ff 90       	pop	r15
     6ba:	ef 90       	pop	r14
     6bc:	df 90       	pop	r13
     6be:	cf 90       	pop	r12
     6c0:	08 95       	ret

000006c2 <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
     6c2:	0f 93       	push	r16
     6c4:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
     6c6:	00 91 4e 01 	lds	r16, 0x014E	; 0x80014e <Pending_Events>
     6ca:	10 91 4f 01 	lds	r17, 0x014F	; 0x80014f <Pending_Events+0x1>
     6ce:	20 91 50 01 	lds	r18, 0x0150	; 0x800150 <Pending_Events+0x2>
     6d2:	30 91 51 01 	lds	r19, 0x0151	; 0x800151 <Pending_Events+0x3>
     6d6:	dc 01       	movw	r26, r24
     6d8:	cb 01       	movw	r24, r22
     6da:	80 2b       	or	r24, r16
     6dc:	91 2b       	or	r25, r17
     6de:	a2 2b       	or	r26, r18
     6e0:	b3 2b       	or	r27, r19
     6e2:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <Pending_Events>
     6e6:	90 93 4f 01 	sts	0x014F, r25	; 0x80014f <Pending_Events+0x1>
     6ea:	a0 93 50 01 	sts	0x0150, r26	; 0x800150 <Pending_Events+0x2>
     6ee:	b0 93 51 01 	sts	0x0151, r27	; 0x800151 <Pending_Events+0x3>
}
     6f2:	1f 91       	pop	r17
     6f4:	0f 91       	pop	r16
     6f6:	08 95       	ret

000006f8 <Run_Events>:
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        #if (1 <= NUM_EVENTS)
        process_event_if_pending(EVENT_01);
     6f8:	61 e0       	ldi	r22, 0x01	; 1
     6fa:	70 e0       	ldi	r23, 0x00	; 0
     6fc:	80 e0       	ldi	r24, 0x00	; 0
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (2 <= NUM_EVENTS)
        process_event_if_pending(EVENT_02);
     704:	62 e0       	ldi	r22, 0x02	; 2
     706:	70 e0       	ldi	r23, 0x00	; 0
     708:	80 e0       	ldi	r24, 0x00	; 0
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (3 <= NUM_EVENTS)
        process_event_if_pending(EVENT_03);
     710:	64 e0       	ldi	r22, 0x04	; 4
     712:	70 e0       	ldi	r23, 0x00	; 0
     714:	80 e0       	ldi	r24, 0x00	; 0
     716:	90 e0       	ldi	r25, 0x00	; 0
     718:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (4 <= NUM_EVENTS)
        process_event_if_pending(EVENT_04);
     71c:	68 e0       	ldi	r22, 0x08	; 8
     71e:	70 e0       	ldi	r23, 0x00	; 0
     720:	80 e0       	ldi	r24, 0x00	; 0
     722:	90 e0       	ldi	r25, 0x00	; 0
     724:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (5 <= NUM_EVENTS)
        process_event_if_pending(EVENT_05);
     728:	60 e1       	ldi	r22, 0x10	; 16
     72a:	70 e0       	ldi	r23, 0x00	; 0
     72c:	80 e0       	ldi	r24, 0x00	; 0
     72e:	90 e0       	ldi	r25, 0x00	; 0
     730:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (6 <= NUM_EVENTS)
        process_event_if_pending(EVENT_06);
     734:	60 e2       	ldi	r22, 0x20	; 32
     736:	70 e0       	ldi	r23, 0x00	; 0
     738:	80 e0       	ldi	r24, 0x00	; 0
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (7 <= NUM_EVENTS)
        process_event_if_pending(EVENT_07);
     740:	60 e4       	ldi	r22, 0x40	; 64
     742:	70 e0       	ldi	r23, 0x00	; 0
     744:	80 e0       	ldi	r24, 0x00	; 0
     746:	90 e0       	ldi	r25, 0x00	; 0
     748:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (8 <= NUM_EVENTS)
        process_event_if_pending(EVENT_08);
     74c:	60 e8       	ldi	r22, 0x80	; 128
     74e:	70 e0       	ldi	r23, 0x00	; 0
     750:	80 e0       	ldi	r24, 0x00	; 0
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (9 <= NUM_EVENTS)
        process_event_if_pending(EVENT_09);
     758:	60 e0       	ldi	r22, 0x00	; 0
     75a:	71 e0       	ldi	r23, 0x01	; 1
     75c:	80 e0       	ldi	r24, 0x00	; 0
     75e:	90 e0       	ldi	r25, 0x00	; 0
     760:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (10 <= NUM_EVENTS)
        process_event_if_pending(EVENT_10);
     764:	60 e0       	ldi	r22, 0x00	; 0
     766:	72 e0       	ldi	r23, 0x02	; 2
     768:	80 e0       	ldi	r24, 0x00	; 0
     76a:	90 e0       	ldi	r25, 0x00	; 0
     76c:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (11 <= NUM_EVENTS)
        process_event_if_pending(EVENT_11);
     770:	60 e0       	ldi	r22, 0x00	; 0
     772:	74 e0       	ldi	r23, 0x04	; 4
     774:	80 e0       	ldi	r24, 0x00	; 0
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (12 <= NUM_EVENTS)
        process_event_if_pending(EVENT_12);
     77c:	60 e0       	ldi	r22, 0x00	; 0
     77e:	78 e0       	ldi	r23, 0x08	; 8
     780:	80 e0       	ldi	r24, 0x00	; 0
     782:	90 e0       	ldi	r25, 0x00	; 0
     784:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (13 <= NUM_EVENTS)
        process_event_if_pending(EVENT_13);
     788:	60 e0       	ldi	r22, 0x00	; 0
     78a:	70 e1       	ldi	r23, 0x10	; 16
     78c:	80 e0       	ldi	r24, 0x00	; 0
     78e:	90 e0       	ldi	r25, 0x00	; 0
     790:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (14 <= NUM_EVENTS)
        process_event_if_pending(EVENT_14);
     794:	60 e0       	ldi	r22, 0x00	; 0
     796:	70 e2       	ldi	r23, 0x20	; 32
     798:	80 e0       	ldi	r24, 0x00	; 0
     79a:	90 e0       	ldi	r25, 0x00	; 0
     79c:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (15 <= NUM_EVENTS)
        process_event_if_pending(EVENT_15);
     7a0:	60 e0       	ldi	r22, 0x00	; 0
     7a2:	70 e4       	ldi	r23, 0x40	; 64
     7a4:	80 e0       	ldi	r24, 0x00	; 0
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (16 <= NUM_EVENTS)
        process_event_if_pending(EVENT_16);
     7ac:	60 e0       	ldi	r22, 0x00	; 0
     7ae:	70 e8       	ldi	r23, 0x80	; 128
     7b0:	80 e0       	ldi	r24, 0x00	; 0
     7b2:	90 e0       	ldi	r25, 0x00	; 0
     7b4:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (17 <= NUM_EVENTS)
        process_event_if_pending(EVENT_17);
     7b8:	60 e0       	ldi	r22, 0x00	; 0
     7ba:	70 e0       	ldi	r23, 0x00	; 0
     7bc:	81 e0       	ldi	r24, 0x01	; 1
     7be:	90 e0       	ldi	r25, 0x00	; 0
     7c0:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        #endif
        #if (18 <= NUM_EVENTS)
        process_event_if_pending(EVENT_18);
     7c4:	60 e0       	ldi	r22, 0x00	; 0
     7c6:	70 e0       	ldi	r23, 0x00	; 0
     7c8:	82 e0       	ldi	r24, 0x02	; 2
     7ca:	90 e0       	ldi	r25, 0x00	; 0
     7cc:	0e 94 2d 03 	call	0x65a	; 0x65a <process_event_if_pending>
        process_event_if_pending(EVENT_31);
        #endif
        #if (32 <= NUM_EVENTS)
        process_event_if_pending(EVENT_32);
        #endif
    }
     7d0:	93 cf       	rjmp	.-218    	; 0x6f8 <Run_Events>

000007d2 <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
     7d2:	0e 94 a5 0b 	call	0x174a	; 0x174a <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
     7d6:	0e 94 83 07 	call	0xf06	; 0xf06 <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
     7da:	0e 94 5b 09 	call	0x12b6	; 0x12b6 <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
     7de:	0e 94 0f 04 	call	0x81e	; 0x81e <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
     7e2:	0e 94 8b 00 	call	0x116	; 0x116 <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
     7e6:	0e 94 0c 01 	call	0x218	; 0x218 <Init_Buttons>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
     7ea:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <Init_SPI_Service>
    #endif
    #ifdef INITIALIZER_07
    INITIALIZER_07();
     7ee:	0e 94 b9 07 	call	0xf72	; 0xf72 <Init_Master_Service>
     7f2:	08 95       	ret

000007f4 <Run_Services>:
        Calls the services which process events, 
            can service up to 99 functions

****************************************************************************/
void Run_Services(uint32_t event)
{
     7f4:	cf 92       	push	r12
     7f6:	df 92       	push	r13
     7f8:	ef 92       	push	r14
     7fa:	ff 92       	push	r15
     7fc:	6b 01       	movw	r12, r22
     7fe:	7c 01       	movw	r14, r24
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
     800:	0e 94 22 01 	call	0x244	; 0x244 <Run_Buttons>
    #endif
    #ifdef SERVICE_01
    SERVICE_01(event);
     804:	c7 01       	movw	r24, r14
     806:	b6 01       	movw	r22, r12
     808:	0e 94 0b 08 	call	0x1016	; 0x1016 <Run_Master_Service>
    #endif
    #ifdef SERVICE_02
    SERVICE_02(event);
     80c:	c7 01       	movw	r24, r14
     80e:	b6 01       	movw	r22, r12
     810:	0e 94 57 0b 	call	0x16ae	; 0x16ae <Run_SPI_Service>
    SERVICE_14(event);
    #endif
    #ifdef SERVICE_15
    SERVICE_15(event);
    #endif
}
     814:	ff 90       	pop	r15
     816:	ef 90       	pop	r14
     818:	df 90       	pop	r13
     81a:	cf 90       	pop	r12
     81c:	08 95       	ret

0000081e <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
     81e:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC00);
     820:	e9 e6       	ldi	r30, 0x69	; 105
     822:	f0 e0       	ldi	r31, 0x00	; 0
     824:	80 81       	ld	r24, Z
     826:	8e 7f       	andi	r24, 0xFE	; 254
     828:	80 83       	st	Z, r24
    EICRA |= (1<<ISC01);
     82a:	80 81       	ld	r24, Z
     82c:	82 60       	ori	r24, 0x02	; 2
     82e:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
     830:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
     832:	e0 9a       	sbi	0x1c, 0	; 28
     834:	08 95       	ret

00000836 <query_counter>:
}

uint32_t query_counter(void)
{
	return counter;
     836:	60 91 52 01 	lds	r22, 0x0152	; 0x800152 <counter>
     83a:	70 91 53 01 	lds	r23, 0x0153	; 0x800153 <counter+0x1>
     83e:	80 91 54 01 	lds	r24, 0x0154	; 0x800154 <counter+0x2>
     842:	90 91 55 01 	lds	r25, 0x0155	; 0x800155 <counter+0x3>
}
     846:	08 95       	ret

00000848 <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
     848:	1f 92       	push	r1
     84a:	0f 92       	push	r0
     84c:	0f b6       	in	r0, 0x3f	; 63
     84e:	0f 92       	push	r0
     850:	11 24       	eor	r1, r1
     852:	2f 93       	push	r18
     854:	3f 93       	push	r19
     856:	4f 93       	push	r20
     858:	5f 93       	push	r21
     85a:	6f 93       	push	r22
     85c:	7f 93       	push	r23
     85e:	8f 93       	push	r24
     860:	9f 93       	push	r25
     862:	af 93       	push	r26
     864:	bf 93       	push	r27
     866:	ef 93       	push	r30
     868:	ff 93       	push	r31
     86a:	cf 93       	push	r28
     86c:	df 93       	push	r29
     86e:	1f 92       	push	r1
     870:	cd b7       	in	r28, 0x3d	; 61
     872:	de b7       	in	r29, 0x3e	; 62
	counter++;
     874:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <counter>
     878:	90 91 53 01 	lds	r25, 0x0153	; 0x800153 <counter+0x1>
     87c:	a0 91 54 01 	lds	r26, 0x0154	; 0x800154 <counter+0x2>
     880:	b0 91 55 01 	lds	r27, 0x0155	; 0x800155 <counter+0x3>
     884:	01 96       	adiw	r24, 0x01	; 1
     886:	a1 1d       	adc	r26, r1
     888:	b1 1d       	adc	r27, r1
     88a:	80 93 52 01 	sts	0x0152, r24	; 0x800152 <counter>
     88e:	90 93 53 01 	sts	0x0153, r25	; 0x800153 <counter+0x1>
     892:	a0 93 54 01 	sts	0x0154, r26	; 0x800154 <counter+0x2>
     896:	b0 93 55 01 	sts	0x0155, r27	; 0x800155 <counter+0x3>
    // RX_Data[0] = &interrupt_read;
	// Post_Event(EVT_MASTER_NEW_CAN_MSG);
    // CAN_Read(MCP_CANINTF, RX_Data);
    // Fill in message only if the interrupt is a receive interrupt
    // if (interrupt_read & (1<<MCP_STAT_RX0IF)) 
    CAN_Read_Message();
     89a:	0e 94 c3 02 	call	0x586	; 0x586 <CAN_Read_Message>
    // CAN_Read(MCP_EFLG, RX_Data);
    uint8_t TX_Data[1] = {0};
     89e:	19 82       	std	Y+1, r1	; 0x01
    CAN_Bit_Modify(MCP_EFLG, (1<<6), TX_Data);
     8a0:	ae 01       	movw	r20, r28
     8a2:	4f 5f       	subi	r20, 0xFF	; 255
     8a4:	5f 4f       	sbci	r21, 0xFF	; 255
     8a6:	60 e4       	ldi	r22, 0x40	; 64
     8a8:	8d e2       	ldi	r24, 0x2D	; 45
     8aa:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <CAN_Bit_Modify>
    //CAN_Read(MCP_EFLG_TXEP, RX_Data);
    //CAN_Read(MCP_EFLG_RXEP, RX_Data);
    CAN_Bit_Modify(MCP_CANINTF, 0xFF, TX_Data); 
     8ae:	ae 01       	movw	r20, r28
     8b0:	4f 5f       	subi	r20, 0xFF	; 255
     8b2:	5f 4f       	sbci	r21, 0xFF	; 255
     8b4:	6f ef       	ldi	r22, 0xFF	; 255
     8b6:	8c e2       	ldi	r24, 0x2C	; 44
     8b8:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <CAN_Bit_Modify>
}
     8bc:	0f 90       	pop	r0
     8be:	df 91       	pop	r29
     8c0:	cf 91       	pop	r28
     8c2:	ff 91       	pop	r31
     8c4:	ef 91       	pop	r30
     8c6:	bf 91       	pop	r27
     8c8:	af 91       	pop	r26
     8ca:	9f 91       	pop	r25
     8cc:	8f 91       	pop	r24
     8ce:	7f 91       	pop	r23
     8d0:	6f 91       	pop	r22
     8d2:	5f 91       	pop	r21
     8d4:	4f 91       	pop	r20
     8d6:	3f 91       	pop	r19
     8d8:	2f 91       	pop	r18
     8da:	0f 90       	pop	r0
     8dc:	0f be       	out	0x3f, r0	; 63
     8de:	0f 90       	pop	r0
     8e0:	1f 90       	pop	r1
     8e2:	18 95       	reti

000008e4 <compute_cw_angular_distance>:
            (start_angle+return_angle)%360=end+angle

****************************************************************************/
static uint16_t compute_cw_angular_distance(uint16_t start_angle, uint16_t end_angle)
{
    if (end_angle > start_angle)
     8e4:	86 17       	cp	r24, r22
     8e6:	97 07       	cpc	r25, r23
     8e8:	28 f4       	brcc	.+10     	; 0x8f4 <compute_cw_angular_distance+0x10>
    {
        // Just do the positive biased subtraction
        return end_angle-start_angle;
     8ea:	9b 01       	movw	r18, r22
     8ec:	28 1b       	sub	r18, r24
     8ee:	39 0b       	sbc	r19, r25
     8f0:	c9 01       	movw	r24, r18
     8f2:	08 95       	ret
    }
    else if (end_angle < start_angle)
     8f4:	68 17       	cp	r22, r24
     8f6:	79 07       	cpc	r23, r25
     8f8:	30 f4       	brcc	.+12     	; 0x906 <compute_cw_angular_distance+0x22>
    {
        // Take the compliment of the positive biased subtraction
        // *Note: this is for cases where the end angle is right of 0 degs
        //      and start is left of 0 degs
        return DEGS_FULL_CIRCLE-(start_angle-end_angle);
     8fa:	68 1b       	sub	r22, r24
     8fc:	79 0b       	sbc	r23, r25
     8fe:	cb 01       	movw	r24, r22
     900:	88 59       	subi	r24, 0x98	; 152
     902:	9e 4f       	sbci	r25, 0xFE	; 254
     904:	08 95       	ret
    }
    else
    {
        // The angles are equal
        return DEGS_FULL_CIRCLE;
     906:	88 e6       	ldi	r24, 0x68	; 104
     908:	91 e0       	ldi	r25, 0x01	; 1
    }
}
     90a:	08 95       	ret

0000090c <Compute_Individual_Light_Settings>:
****************************************************************************/
void Compute_Individual_Light_Settings(
                                        const slave_parameters_t * p_target_slave_params,
                                        uint8_t * p_cmd_data,
                                        rect_vect_t v_desired_location)
{
     90c:	4f 92       	push	r4
     90e:	5f 92       	push	r5
     910:	6f 92       	push	r6
     912:	7f 92       	push	r7
     914:	8f 92       	push	r8
     916:	9f 92       	push	r9
     918:	af 92       	push	r10
     91a:	bf 92       	push	r11
     91c:	cf 92       	push	r12
     91e:	df 92       	push	r13
     920:	ef 92       	push	r14
     922:	ff 92       	push	r15
     924:	0f 93       	push	r16
     926:	1f 93       	push	r17
     928:	cf 93       	push	r28
     92a:	df 93       	push	r29
     92c:	8b 01       	movw	r16, r22
     92e:	49 01       	movw	r8, r18
     930:	5a 01       	movw	r10, r20
    // If NULL pointers, return immediately
    if (!p_target_slave_params) return;
    if (!p_target_slave_params) return;
     932:	00 97       	sbiw	r24, 0x00	; 0
     934:	09 f4       	brne	.+2      	; 0x938 <Compute_Individual_Light_Settings+0x2c>
     936:	f6 c1       	rjmp	.+1004   	; 0xd24 <Compute_Individual_Light_Settings+0x418>

    // Copy the slave params struct from the program space to our instance
    // in RAM.
    memcpy_P(&Slave_Parameters, p_target_slave_params, sizeof(Slave_Parameters));
     938:	4f e0       	ldi	r20, 0x0F	; 15
     93a:	50 e0       	ldi	r21, 0x00	; 0
     93c:	bc 01       	movw	r22, r24
     93e:	87 e6       	ldi	r24, 0x67	; 103
     940:	91 e0       	ldi	r25, 0x01	; 1
     942:	0e 94 67 0f 	call	0x1ece	; 0x1ece <memcpy_P>
    // This is because we want to see the angle relative to where we are,
    // For example, we could be at (1,0) with 180 FOV and the requested
    //  loc. could be (0.8,1) and the angle would be within our bounds,
    //  but if we use the desired location relative to us, the angle would
    //  be outside of our bounds.
    Vect_Desired_Relative.x = v_desired_location.x-p_Slave_Parameters->rect_position.x;
     946:	a7 e6       	ldi	r26, 0x67	; 103
     948:	b1 e0       	ldi	r27, 0x01	; 1
     94a:	8d 91       	ld	r24, X+
     94c:	9c 91       	ld	r25, X
     94e:	11 97       	sbiw	r26, 0x01	; 1
     950:	74 01       	movw	r14, r8
     952:	e8 1a       	sub	r14, r24
     954:	f9 0a       	sbc	r15, r25
     956:	e9 e5       	ldi	r30, 0x59	; 89
     958:	f1 e0       	ldi	r31, 0x01	; 1
     95a:	f1 82       	std	Z+1, r15	; 0x01
     95c:	e0 82       	st	Z, r14
    Vect_Desired_Relative.y = v_desired_location.y-p_Slave_Parameters->rect_position.y;
     95e:	12 96       	adiw	r26, 0x02	; 2
     960:	8d 91       	ld	r24, X+
     962:	9c 91       	ld	r25, X
     964:	13 97       	sbiw	r26, 0x03	; 3
     966:	e5 01       	movw	r28, r10
     968:	c8 1b       	sub	r28, r24
     96a:	d9 0b       	sbc	r29, r25
     96c:	d3 83       	std	Z+3, r29	; 0x03
     96e:	c2 83       	std	Z+2, r28	; 0x02
        Returns the squared norm of a 2-D vector

****************************************************************************/
static uint16_t norm2_rect_vect(rect_vect_t vect)
{
    return ((vect.x*vect.x) + (vect.y*vect.y));
     970:	c7 01       	movw	r24, r14
     972:	b7 01       	movw	r22, r14
     974:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <__mulhi3>
     978:	9c 01       	movw	r18, r24
     97a:	ce 01       	movw	r24, r28
     97c:	be 01       	movw	r22, r28
     97e:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <__mulhi3>
     982:	82 0f       	add	r24, r18
     984:	93 1f       	adc	r25, r19
    Vect_Desired_Relative.x = v_desired_location.x-p_Slave_Parameters->rect_position.x;
    Vect_Desired_Relative.y = v_desired_location.y-p_Slave_Parameters->rect_position.y;

    // COMPUTE:
    // distance^2 from node to desired location
    Norm2_Desired_Relative = norm2_rect_vect(Vect_Desired_Relative);
     986:	90 93 5e 01 	sts	0x015E, r25	; 0x80015e <Norm2_Desired_Relative+0x1>
     98a:	80 93 5d 01 	sts	0x015D, r24	; 0x80015d <Norm2_Desired_Relative>
    //
	long i;
	float x2, y;
	const float threehalfs = 1.5F;

	x2 = norm2_v_rel * 0.5F;
     98e:	bc 01       	movw	r22, r24
     990:	80 e0       	ldi	r24, 0x00	; 0
     992:	90 e0       	ldi	r25, 0x00	; 0
     994:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <__floatunsisf>
	y  = norm2_v_rel;
	i  = * ( long * ) &y;                       // evil floating point bit level hacking
	i  = 0x5f3759df - ( i >> 1 );               // what the fuck?
     998:	2b 01       	movw	r4, r22
     99a:	3c 01       	movw	r6, r24
     99c:	75 94       	asr	r7
     99e:	67 94       	ror	r6
     9a0:	57 94       	ror	r5
     9a2:	47 94       	ror	r4
     9a4:	0f 2e       	mov	r0, r31
     9a6:	ff ed       	ldi	r31, 0xDF	; 223
     9a8:	8f 2e       	mov	r8, r31
     9aa:	f9 e5       	ldi	r31, 0x59	; 89
     9ac:	9f 2e       	mov	r9, r31
     9ae:	f7 e3       	ldi	r31, 0x37	; 55
     9b0:	af 2e       	mov	r10, r31
     9b2:	ff e5       	ldi	r31, 0x5F	; 95
     9b4:	bf 2e       	mov	r11, r31
     9b6:	f0 2d       	mov	r31, r0
     9b8:	84 18       	sub	r8, r4
     9ba:	95 08       	sbc	r9, r5
     9bc:	a6 08       	sbc	r10, r6
     9be:	b7 08       	sbc	r11, r7
    //
	long i;
	float x2, y;
	const float threehalfs = 1.5F;

	x2 = norm2_v_rel * 0.5F;
     9c0:	20 e0       	ldi	r18, 0x00	; 0
     9c2:	30 e0       	ldi	r19, 0x00	; 0
     9c4:	40 e0       	ldi	r20, 0x00	; 0
     9c6:	5f e3       	ldi	r21, 0x3F	; 63
     9c8:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <__mulsf3>
	y  = norm2_v_rel;
	i  = * ( long * ) &y;                       // evil floating point bit level hacking
	i  = 0x5f3759df - ( i >> 1 );               // what the fuck?
	y  = * ( float * ) &i;
	y  = y * ( threehalfs - ( x2 * y * y ) );   // 1st iteration
     9cc:	a5 01       	movw	r20, r10
     9ce:	94 01       	movw	r18, r8
     9d0:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <__mulsf3>
     9d4:	9b 01       	movw	r18, r22
     9d6:	ac 01       	movw	r20, r24
     9d8:	c5 01       	movw	r24, r10
     9da:	b4 01       	movw	r22, r8
     9dc:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <__mulsf3>
     9e0:	9b 01       	movw	r18, r22
     9e2:	ac 01       	movw	r20, r24
     9e4:	60 e0       	ldi	r22, 0x00	; 0
     9e6:	70 e0       	ldi	r23, 0x00	; 0
     9e8:	80 ec       	ldi	r24, 0xC0	; 192
     9ea:	9f e3       	ldi	r25, 0x3F	; 63
     9ec:	0e 94 ce 0c 	call	0x199c	; 0x199c <__subsf3>
     9f0:	9b 01       	movw	r18, r22
     9f2:	ac 01       	movw	r20, r24
     9f4:	c5 01       	movw	r24, r10
     9f6:	b4 01       	movw	r22, r8
     9f8:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <__mulsf3>
     9fc:	4b 01       	movw	r8, r22
     9fe:	5c 01       	movw	r10, r24
	//	y  = y * ( threehalfs - ( x2 * y * y ) );   // 2nd iteration, this can be removed

    //
    // Multiply 1/sqrt(norm2) by the y so we get normalized y component
    //
    float normalized_y = v_rel.y*y;
     a00:	be 01       	movw	r22, r28
     a02:	dd 0f       	add	r29, r29
     a04:	88 0b       	sbc	r24, r24
     a06:	99 0b       	sbc	r25, r25
     a08:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <__floatsisf>
     a0c:	9b 01       	movw	r18, r22
     a0e:	ac 01       	movw	r20, r24
     a10:	c5 01       	movw	r24, r10
     a12:	b4 01       	movw	r22, r8
     a14:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <__mulsf3>
     a18:	4b 01       	movw	r8, r22
     a1a:	5c 01       	movw	r10, r24
    if (1 < normalized_y) normalized_y = 1;     // clamp since we are dealing with approximations
     a1c:	20 e0       	ldi	r18, 0x00	; 0
     a1e:	30 e0       	ldi	r19, 0x00	; 0
     a20:	40 e8       	ldi	r20, 0x80	; 128
     a22:	5f e3       	ldi	r21, 0x3F	; 63
     a24:	0e 94 21 0e 	call	0x1c42	; 0x1c42 <__gesf2>
     a28:	18 16       	cp	r1, r24
     a2a:	9c f0       	brlt	.+38     	; 0xa52 <Compute_Individual_Light_Settings+0x146>
    if (-1 > normalized_y) normalized_y = -1;   // clamp since we are dealing with approximations
     a2c:	20 e0       	ldi	r18, 0x00	; 0
     a2e:	30 e0       	ldi	r19, 0x00	; 0
     a30:	40 e8       	ldi	r20, 0x80	; 128
     a32:	5f eb       	ldi	r21, 0xBF	; 191
     a34:	c5 01       	movw	r24, r10
     a36:	b4 01       	movw	r22, r8
     a38:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <__cmpsf2>
     a3c:	88 23       	and	r24, r24
     a3e:	8c f4       	brge	.+34     	; 0xa62 <Compute_Individual_Light_Settings+0x156>
     a40:	0f 2e       	mov	r0, r31
     a42:	81 2c       	mov	r8, r1
     a44:	91 2c       	mov	r9, r1
     a46:	f0 e8       	ldi	r31, 0x80	; 128
     a48:	af 2e       	mov	r10, r31
     a4a:	ff eb       	ldi	r31, 0xBF	; 191
     a4c:	bf 2e       	mov	r11, r31
     a4e:	f0 2d       	mov	r31, r0
     a50:	08 c0       	rjmp	.+16     	; 0xa62 <Compute_Individual_Light_Settings+0x156>

    //
    // Multiply 1/sqrt(norm2) by the y so we get normalized y component
    //
    float normalized_y = v_rel.y*y;
    if (1 < normalized_y) normalized_y = 1;     // clamp since we are dealing with approximations
     a52:	0f 2e       	mov	r0, r31
     a54:	81 2c       	mov	r8, r1
     a56:	91 2c       	mov	r9, r1
     a58:	f0 e8       	ldi	r31, 0x80	; 128
     a5a:	af 2e       	mov	r10, r31
     a5c:	ff e3       	ldi	r31, 0x3F	; 63
     a5e:	bf 2e       	mov	r11, r31
     a60:	f0 2d       	mov	r31, r0
    //
    // We only care about our relative y component because our zero degree vector is <0,1>
    //  and the dot product is just the y component
    // Wolfram Alpha: plot 57*arccos(x) for x = {-1,1}
    //  acos ranges from 0 to 180 degrees
    uint16_t angle = 57*((-0.69813170079773212 * normalized_y * normalized_y - 0.87266462599716477) * normalized_y + 1.5707963267948966);
     a62:	22 ec       	ldi	r18, 0xC2	; 194
     a64:	38 eb       	ldi	r19, 0xB8	; 184
     a66:	42 e3       	ldi	r20, 0x32	; 50
     a68:	5f eb       	ldi	r21, 0xBF	; 191
     a6a:	c5 01       	movw	r24, r10
     a6c:	b4 01       	movw	r22, r8
     a6e:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <__mulsf3>
     a72:	9b 01       	movw	r18, r22
     a74:	ac 01       	movw	r20, r24
     a76:	c5 01       	movw	r24, r10
     a78:	b4 01       	movw	r22, r8
     a7a:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <__mulsf3>
     a7e:	23 ef       	ldi	r18, 0xF3	; 243
     a80:	36 e6       	ldi	r19, 0x66	; 102
     a82:	4f e5       	ldi	r20, 0x5F	; 95
     a84:	5f e3       	ldi	r21, 0x3F	; 63
     a86:	0e 94 ce 0c 	call	0x199c	; 0x199c <__subsf3>
     a8a:	9b 01       	movw	r18, r22
     a8c:	ac 01       	movw	r20, r24
     a8e:	c5 01       	movw	r24, r10
     a90:	b4 01       	movw	r22, r8
     a92:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <__mulsf3>
     a96:	2b ed       	ldi	r18, 0xDB	; 219
     a98:	3f e0       	ldi	r19, 0x0F	; 15
     a9a:	49 ec       	ldi	r20, 0xC9	; 201
     a9c:	5f e3       	ldi	r21, 0x3F	; 63
     a9e:	0e 94 cf 0c 	call	0x199e	; 0x199e <__addsf3>
     aa2:	20 e0       	ldi	r18, 0x00	; 0
     aa4:	30 e0       	ldi	r19, 0x00	; 0
     aa6:	44 e6       	ldi	r20, 0x64	; 100
     aa8:	52 e4       	ldi	r21, 0x42	; 66
     aaa:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <__mulsf3>
     aae:	0e 94 40 0d 	call	0x1a80	; 0x1a80 <__fixunssfsi>

    //
    // Output angle
    //
    if (0 > v_rel.x)
     ab2:	ff 20       	and	r15, r15
     ab4:	2c f4       	brge	.+10     	; 0xac0 <Compute_Individual_Light_Settings+0x1b4>
    {
        // The vector is in the left half
        // Subtract computed angle from 360 to get cw angle
        return DEGS_FULL_CIRCLE-angle;
     ab6:	c8 e6       	ldi	r28, 0x68	; 104
     ab8:	d1 e0       	ldi	r29, 0x01	; 1
     aba:	c6 1b       	sub	r28, r22
     abc:	d7 0b       	sbc	r29, r23
     abe:	01 c0       	rjmp	.+2      	; 0xac2 <Compute_Individual_Light_Settings+0x1b6>
    }
    else
    {
        // The vector is in the right half.
        // Leave computed angle between as is
        return angle;
     ac0:	eb 01       	movw	r28, r22
    // distance^2 from node to desired location
    Norm2_Desired_Relative = norm2_rect_vect(Vect_Desired_Relative);

    // COMPUTE:
    // the relative angle of the desired location to us
    Desired_Theta = compute_our_rel_angle(Vect_Desired_Relative, Norm2_Desired_Relative);
     ac2:	d0 93 66 01 	sts	0x0166, r29	; 0x800166 <Desired_Theta+0x1>
     ac6:	c0 93 65 01 	sts	0x0165, r28	; 0x800165 <Desired_Theta>

    // COMPUTE:
    //  Light range in degs
    if (p_Slave_Parameters->move_equipped)
     aca:	80 91 75 01 	lds	r24, 0x0175	; 0x800175 <Slave_Parameters+0xe>
     ace:	88 23       	and	r24, r24
     ad0:	b9 f0       	breq	.+46     	; 0xb00 <Compute_Individual_Light_Settings+0x1f4>
    {
        // Theta_min/max can be anything, treats equal angles as full 360 movement capable
        Light_Range = compute_cw_angular_distance(p_Slave_Parameters->theta_min, p_Slave_Parameters->theta_max)
     ad2:	0f 2e       	mov	r0, r31
     ad4:	f7 e6       	ldi	r31, 0x67	; 103
     ad6:	ef 2e       	mov	r14, r31
     ad8:	f1 e0       	ldi	r31, 0x01	; 1
     ada:	ff 2e       	mov	r15, r31
     adc:	f0 2d       	mov	r31, r0
     ade:	f7 01       	movw	r30, r14
     ae0:	66 81       	ldd	r22, Z+6	; 0x06
     ae2:	77 81       	ldd	r23, Z+7	; 0x07
     ae4:	84 81       	ldd	r24, Z+4	; 0x04
     ae6:	95 81       	ldd	r25, Z+5	; 0x05
     ae8:	0e 94 72 04 	call	0x8e4	; 0x8e4 <compute_cw_angular_distance>
                        + p_Slave_Parameters->fov;
     aec:	f7 01       	movw	r30, r14
     aee:	24 85       	ldd	r18, Z+12	; 0x0c
     af0:	35 85       	ldd	r19, Z+13	; 0x0d
     af2:	82 0f       	add	r24, r18
     af4:	93 1f       	adc	r25, r19
    // COMPUTE:
    //  Light range in degs
    if (p_Slave_Parameters->move_equipped)
    {
        // Theta_min/max can be anything, treats equal angles as full 360 movement capable
        Light_Range = compute_cw_angular_distance(p_Slave_Parameters->theta_min, p_Slave_Parameters->theta_max)
     af6:	90 93 64 01 	sts	0x0164, r25	; 0x800164 <Light_Range+0x1>
     afa:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <Light_Range>
     afe:	08 c0       	rjmp	.+16     	; 0xb10 <Compute_Individual_Light_Settings+0x204>
                        + p_Slave_Parameters->fov;
    }
    else
    {
        // The theta_min/max must be the same angle in slave_parameters
        Light_Range = p_Slave_Parameters->fov;
     b00:	80 91 73 01 	lds	r24, 0x0173	; 0x800173 <Slave_Parameters+0xc>
     b04:	90 91 74 01 	lds	r25, 0x0174	; 0x800174 <Slave_Parameters+0xd>
     b08:	90 93 64 01 	sts	0x0164, r25	; 0x800164 <Light_Range+0x1>
     b0c:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <Light_Range>
    }

    // COMPUTE:
    //  Theta_Light_Min = Theta_Node_Min - (Field_Of_View / 2)
    //  Theta_Light_Max = Theta_Node_Max + (Field_Of_View / 2)
    Theta_Light_Min = (p_Slave_Parameters->theta_min-(p_Slave_Parameters->fov/2)+DEGS_FULL_CIRCLE)%DEGS_FULL_CIRCLE;
     b10:	e7 e6       	ldi	r30, 0x67	; 103
     b12:	f1 e0       	ldi	r31, 0x01	; 1
     b14:	24 85       	ldd	r18, Z+12	; 0x0c
     b16:	35 85       	ldd	r19, Z+13	; 0x0d
     b18:	36 95       	lsr	r19
     b1a:	27 95       	ror	r18
     b1c:	84 81       	ldd	r24, Z+4	; 0x04
     b1e:	95 81       	ldd	r25, Z+5	; 0x05
     b20:	88 59       	subi	r24, 0x98	; 152
     b22:	9e 4f       	sbci	r25, 0xFE	; 254
     b24:	82 1b       	sub	r24, r18
     b26:	93 0b       	sbc	r25, r19
     b28:	0f 2e       	mov	r0, r31
     b2a:	f8 e6       	ldi	r31, 0x68	; 104
     b2c:	cf 2e       	mov	r12, r31
     b2e:	dd 24       	eor	r13, r13
     b30:	d3 94       	inc	r13
     b32:	f0 2d       	mov	r31, r0
     b34:	b6 01       	movw	r22, r12
     b36:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <__udivmodhi4>
     b3a:	7c 01       	movw	r14, r24
     b3c:	90 93 62 01 	sts	0x0162, r25	; 0x800162 <Theta_Light_Min+0x1>
     b40:	80 93 61 01 	sts	0x0161, r24	; 0x800161 <Theta_Light_Min>
     b44:	86 81       	ldd	r24, Z+6	; 0x06
     b46:	97 81       	ldd	r25, Z+7	; 0x07
     b48:	88 59       	subi	r24, 0x98	; 152
     b4a:	9e 4f       	sbci	r25, 0xFE	; 254
    Theta_Light_Max = (p_Slave_Parameters->theta_max+(p_Slave_Parameters->fov/2)+DEGS_FULL_CIRCLE)%DEGS_FULL_CIRCLE;
     b4c:	82 0f       	add	r24, r18
     b4e:	93 1f       	adc	r25, r19
     b50:	b6 01       	movw	r22, r12
     b52:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <__udivmodhi4>
     b56:	6c 01       	movw	r12, r24
     b58:	90 93 60 01 	sts	0x0160, r25	; 0x800160 <Theta_Light_Max+0x1>
     b5c:	80 93 5f 01 	sts	0x015F, r24	; 0x80015f <Theta_Light_Max>

    // CHECK TO SEE IF ANGLE IS BETWEEN MIN AND MAX:
    // COMPUTE:
    //  Distance from min to desired
    //  Distance from min to max
    if  (   (compute_cw_angular_distance(Theta_Light_Min, Desired_Theta)
     b60:	be 01       	movw	r22, r28
     b62:	c7 01       	movw	r24, r14
     b64:	0e 94 72 04 	call	0x8e4	; 0x8e4 <compute_cw_angular_distance>
     b68:	ec 01       	movw	r28, r24
            <=
            compute_cw_angular_distance(Theta_Light_Min, Theta_Light_Max))
     b6a:	b6 01       	movw	r22, r12
     b6c:	c7 01       	movw	r24, r14
     b6e:	0e 94 72 04 	call	0x8e4	; 0x8e4 <compute_cw_angular_distance>

    // CHECK TO SEE IF ANGLE IS BETWEEN MIN AND MAX:
    // COMPUTE:
    //  Distance from min to desired
    //  Distance from min to max
    if  (   (compute_cw_angular_distance(Theta_Light_Min, Desired_Theta)
     b72:	8c 17       	cp	r24, r28
     b74:	9d 07       	cpc	r25, r29
     b76:	40 f4       	brcc	.+16     	; 0xb88 <Compute_Individual_Light_Settings+0x27c>
            <=
            compute_cw_angular_distance(Theta_Light_Min, Theta_Light_Max))

            ||
     b78:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <Light_Range>
     b7c:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <Light_Range+0x1>
     b80:	88 36       	cpi	r24, 0x68	; 104
     b82:	91 40       	sbci	r25, 0x01	; 1
     b84:	08 f4       	brcc	.+2      	; 0xb88 <Compute_Individual_Light_Settings+0x27c>
     b86:	b9 c0       	rjmp	.+370    	; 0xcfa <Compute_Individual_Light_Settings+0x3ee>
        }
        else
        {
            // Leave as is. Valid light intensity.
        }
        Write_Intensity_Data(Result_Settings, 35);
     b88:	63 e2       	ldi	r22, 0x23	; 35
     b8a:	86 e5       	ldi	r24, 0x56	; 86
     b8c:	91 e0       	ldi	r25, 0x01	; 1
     b8e:	0e 94 cb 02 	call	0x596	; 0x596 <Write_Intensity_Data>

        // Interpolate position between min and max if this slave is equipped to move
        position_data_t temp_position = POSITION_NON_COMMAND;
        if (p_Slave_Parameters->move_equipped)
     b92:	80 91 75 01 	lds	r24, 0x0175	; 0x800175 <Slave_Parameters+0xe>
     b96:	88 23       	and	r24, r24
     b98:	09 f4       	brne	.+2      	; 0xb9c <Compute_Individual_Light_Settings+0x290>
     b9a:	a4 c0       	rjmp	.+328    	; 0xce4 <Compute_Individual_Light_Settings+0x3d8>
    position_data_t result = POSITION_NON_COMMAND;

    /* CALCULATE RANGE OF SLAVE IN DEGREES */
    // Calculate the range of degrees between min and max
    uint16_t slave_range_degs;
    slave_range_degs = compute_cw_angular_distance(p_Slave_Parameters->theta_min, p_Slave_Parameters->theta_max);
     b9c:	e7 e6       	ldi	r30, 0x67	; 103
     b9e:	f1 e0       	ldi	r31, 0x01	; 1
     ba0:	86 80       	ldd	r8, Z+6	; 0x06
     ba2:	97 80       	ldd	r9, Z+7	; 0x07
     ba4:	c4 81       	ldd	r28, Z+4	; 0x04
     ba6:	d5 81       	ldd	r29, Z+5	; 0x05
     ba8:	b4 01       	movw	r22, r8
     baa:	ce 01       	movw	r24, r28
     bac:	0e 94 72 04 	call	0x8e4	; 0x8e4 <compute_cw_angular_distance>
     bb0:	6c 01       	movw	r12, r24

    /* COMPUTE RATIO OF DESIRED ANGLE ABOVE THE MINIMUM ANGLE*/
    position_data_t position_range;
    // If the desired angle is outside of our move ability
    if  (   compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta)
     bb2:	a0 90 65 01 	lds	r10, 0x0165	; 0x800165 <Desired_Theta>
     bb6:	b0 90 66 01 	lds	r11, 0x0166	; 0x800166 <Desired_Theta+0x1>
     bba:	b5 01       	movw	r22, r10
     bbc:	ce 01       	movw	r24, r28
     bbe:	0e 94 72 04 	call	0x8e4	; 0x8e4 <compute_cw_angular_distance>
     bc2:	7c 01       	movw	r14, r24
     bc4:	8c 15       	cp	r24, r12
     bc6:	9d 05       	cpc	r25, r13
     bc8:	b0 f0       	brcs	.+44     	; 0xbf6 <Compute_Individual_Light_Settings+0x2ea>
            >=
            slave_range_degs
        )
    {
        // If the desired angle is closer to our min
        if  (   compute_cw_angular_distance(p_Slave_Parameters->theta_max, Desired_Theta)
     bca:	b5 01       	movw	r22, r10
     bcc:	c4 01       	movw	r24, r8
     bce:	0e 94 72 04 	call	0x8e4	; 0x8e4 <compute_cw_angular_distance>
     bd2:	7c 01       	movw	r14, r24
                >
                compute_cw_angular_distance(Desired_Theta, p_Slave_Parameters->theta_min)
     bd4:	be 01       	movw	r22, r28
     bd6:	c5 01       	movw	r24, r10
     bd8:	0e 94 72 04 	call	0x8e4	; 0x8e4 <compute_cw_angular_distance>
            >=
            slave_range_degs
        )
    {
        // If the desired angle is closer to our min
        if  (   compute_cw_angular_distance(p_Slave_Parameters->theta_max, Desired_Theta)
     bdc:	8e 15       	cp	r24, r14
     bde:	9f 05       	cpc	r25, r15
     be0:	28 f4       	brcc	.+10     	; 0xbec <Compute_Individual_Light_Settings+0x2e0>
                >
                compute_cw_angular_distance(Desired_Theta, p_Slave_Parameters->theta_min)
            )
        {
            // Return our min position
            result = p_Slave_Parameters->position_min;
     be2:	c0 91 6f 01 	lds	r28, 0x016F	; 0x80016f <Slave_Parameters+0x8>
     be6:	d0 91 70 01 	lds	r29, 0x0170	; 0x800170 <Slave_Parameters+0x9>
     bea:	74 c0       	rjmp	.+232    	; 0xcd4 <Compute_Individual_Light_Settings+0x3c8>
        }
        // Otherwise, the desired angle is closer to our max
        else
        {
            // Return our max position
            result = p_Slave_Parameters->position_max;
     bec:	c0 91 71 01 	lds	r28, 0x0171	; 0x800171 <Slave_Parameters+0xa>
     bf0:	d0 91 72 01 	lds	r29, 0x0172	; 0x800172 <Slave_Parameters+0xb>
     bf4:	6f c0       	rjmp	.+222    	; 0xcd4 <Compute_Individual_Light_Settings+0x3c8>
    // Otherwise, angle is actually between our min and max (going CW)
    //      so... interpolate
    else
    {
        // If positions are increasing from min to max
        if (p_Slave_Parameters->position_max > p_Slave_Parameters->position_min)
     bf6:	e7 e6       	ldi	r30, 0x67	; 103
     bf8:	f1 e0       	ldi	r31, 0x01	; 1
     bfa:	62 84       	ldd	r6, Z+10	; 0x0a
     bfc:	73 84       	ldd	r7, Z+11	; 0x0b
     bfe:	c0 85       	ldd	r28, Z+8	; 0x08
     c00:	d1 85       	ldd	r29, Z+9	; 0x09
     c02:	c6 15       	cp	r28, r6
     c04:	d7 05       	cpc	r29, r7
     c06:	90 f5       	brcc	.+100    	; 0xc6c <Compute_Individual_Light_Settings+0x360>
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are increasing, we add to min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_max-p_Slave_Parameters->position_min;
            result = p_Slave_Parameters->position_min + (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     c08:	be 01       	movw	r22, r28
     c0a:	80 e0       	ldi	r24, 0x00	; 0
     c0c:	90 e0       	ldi	r25, 0x00	; 0
     c0e:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <__floatunsisf>
     c12:	4b 01       	movw	r8, r22
     c14:	5c 01       	movw	r10, r24
     c16:	b7 01       	movw	r22, r14
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	90 e0       	ldi	r25, 0x00	; 0
        if (p_Slave_Parameters->position_max > p_Slave_Parameters->position_min)
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are increasing, we add to min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_max-p_Slave_Parameters->position_min;
     c1c:	93 01       	movw	r18, r6
     c1e:	2c 1b       	sub	r18, r28
     c20:	3d 0b       	sbc	r19, r29
            result = p_Slave_Parameters->position_min + (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     c22:	40 e0       	ldi	r20, 0x00	; 0
     c24:	50 e0       	ldi	r21, 0x00	; 0
     c26:	0e 94 e4 0e 	call	0x1dc8	; 0x1dc8 <__umulsidi3>
     c2a:	f2 2f       	mov	r31, r18
     c2c:	e3 2f       	mov	r30, r19
     c2e:	b4 2f       	mov	r27, r20
     c30:	a5 2f       	mov	r26, r21
     c32:	96 01       	movw	r18, r12
     c34:	40 e0       	ldi	r20, 0x00	; 0
     c36:	50 e0       	ldi	r21, 0x00	; 0
     c38:	6f 2f       	mov	r22, r31
     c3a:	7e 2f       	mov	r23, r30
     c3c:	8b 2f       	mov	r24, r27
     c3e:	9a 2f       	mov	r25, r26
     c40:	0e 94 c0 0e 	call	0x1d80	; 0x1d80 <__udivmodsi4>
     c44:	ca 01       	movw	r24, r20
     c46:	b9 01       	movw	r22, r18
     c48:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <__floatunsisf>
     c4c:	20 e0       	ldi	r18, 0x00	; 0
     c4e:	30 e0       	ldi	r19, 0x00	; 0
     c50:	40 e0       	ldi	r20, 0x00	; 0
     c52:	5f e3       	ldi	r21, 0x3F	; 63
     c54:	0e 94 cf 0c 	call	0x199e	; 0x199e <__addsf3>
     c58:	9b 01       	movw	r18, r22
     c5a:	ac 01       	movw	r20, r24
     c5c:	c5 01       	movw	r24, r10
     c5e:	b4 01       	movw	r22, r8
     c60:	0e 94 cf 0c 	call	0x199e	; 0x199e <__addsf3>
     c64:	0e 94 40 0d 	call	0x1a80	; 0x1a80 <__fixunssfsi>
     c68:	eb 01       	movw	r28, r22
     c6a:	34 c0       	rjmp	.+104    	; 0xcd4 <Compute_Individual_Light_Settings+0x3c8>
        }
        // If positions are decreasing from min to max
        else if (p_Slave_Parameters->position_min > p_Slave_Parameters->position_max)
     c6c:	6c 16       	cp	r6, r28
     c6e:	7d 06       	cpc	r7, r29
     c70:	88 f5       	brcc	.+98     	; 0xcd4 <Compute_Individual_Light_Settings+0x3c8>
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are decreasing, we subtract from min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_min-p_Slave_Parameters->position_max;
            result = p_Slave_Parameters->position_min - (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     c72:	be 01       	movw	r22, r28
     c74:	80 e0       	ldi	r24, 0x00	; 0
     c76:	90 e0       	ldi	r25, 0x00	; 0
     c78:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <__floatunsisf>
     c7c:	4b 01       	movw	r8, r22
     c7e:	5c 01       	movw	r10, r24
     c80:	b7 01       	movw	r22, r14
     c82:	80 e0       	ldi	r24, 0x00	; 0
     c84:	90 e0       	ldi	r25, 0x00	; 0
        else if (p_Slave_Parameters->position_min > p_Slave_Parameters->position_max)
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are decreasing, we subtract from min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_min-p_Slave_Parameters->position_max;
     c86:	c6 19       	sub	r28, r6
     c88:	d7 09       	sbc	r29, r7
            result = p_Slave_Parameters->position_min - (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     c8a:	9e 01       	movw	r18, r28
     c8c:	40 e0       	ldi	r20, 0x00	; 0
     c8e:	50 e0       	ldi	r21, 0x00	; 0
     c90:	0e 94 e4 0e 	call	0x1dc8	; 0x1dc8 <__umulsidi3>
     c94:	b2 2f       	mov	r27, r18
     c96:	a3 2f       	mov	r26, r19
     c98:	f4 2f       	mov	r31, r20
     c9a:	e5 2f       	mov	r30, r21
     c9c:	96 01       	movw	r18, r12
     c9e:	40 e0       	ldi	r20, 0x00	; 0
     ca0:	50 e0       	ldi	r21, 0x00	; 0
     ca2:	6b 2f       	mov	r22, r27
     ca4:	7a 2f       	mov	r23, r26
     ca6:	8f 2f       	mov	r24, r31
     ca8:	9e 2f       	mov	r25, r30
     caa:	0e 94 c0 0e 	call	0x1d80	; 0x1d80 <__udivmodsi4>
     cae:	ca 01       	movw	r24, r20
     cb0:	b9 01       	movw	r22, r18
     cb2:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <__floatunsisf>
     cb6:	20 e0       	ldi	r18, 0x00	; 0
     cb8:	30 e0       	ldi	r19, 0x00	; 0
     cba:	40 e0       	ldi	r20, 0x00	; 0
     cbc:	5f e3       	ldi	r21, 0x3F	; 63
     cbe:	0e 94 cf 0c 	call	0x199e	; 0x199e <__addsf3>
     cc2:	9b 01       	movw	r18, r22
     cc4:	ac 01       	movw	r20, r24
     cc6:	c5 01       	movw	r24, r10
     cc8:	b4 01       	movw	r22, r8
     cca:	0e 94 ce 0c 	call	0x199c	; 0x199c <__subsf3>
     cce:	0e 94 40 0d 	call	0x1a80	; 0x1a80 <__fixunssfsi>
     cd2:	eb 01       	movw	r28, r22
        }
    }

    // Check for position validity before returning
    // @TODO: We might want to still move it to the closest edge.
    if (Is_Servo_Position_Valid(p_Slave_Parameters, result)) 
     cd4:	be 01       	movw	r22, r28
     cd6:	87 e6       	ldi	r24, 0x67	; 103
     cd8:	91 e0       	ldi	r25, 0x01	; 1
     cda:	0e 94 c3 00 	call	0x186	; 0x186 <Is_Servo_Position_Valid>
     cde:	88 23       	and	r24, r24
     ce0:	21 f0       	breq	.+8      	; 0xcea <Compute_Individual_Light_Settings+0x3de>
     ce2:	05 c0       	rjmp	.+10     	; 0xcee <Compute_Individual_Light_Settings+0x3e2>
        }
        else
        {
            // This slave is not equipped to move so return a non-command, so the servo
            // doesn't move
            temp_position = POSITION_NON_COMMAND;
     ce4:	cf ef       	ldi	r28, 0xFF	; 255
     ce6:	df ef       	ldi	r29, 0xFF	; 255
     ce8:	02 c0       	rjmp	.+4      	; 0xcee <Compute_Individual_Light_Settings+0x3e2>
    {
        return result;
    }
    else
    {
        return POSITION_NON_COMMAND;
     cea:	cf ef       	ldi	r28, 0xFF	; 255
     cec:	df ef       	ldi	r29, 0xFF	; 255
        {
            // This slave is not equipped to move so return a non-command, so the servo
            // doesn't move
            temp_position = POSITION_NON_COMMAND;
        }
        Write_Position_Data(Result_Settings, temp_position);
     cee:	be 01       	movw	r22, r28
     cf0:	86 e5       	ldi	r24, 0x56	; 86
     cf2:	91 e0       	ldi	r25, 0x01	; 1
     cf4:	0e 94 ce 02 	call	0x59c	; 0x59c <Write_Position_Data>

            ||

            (DEGS_FULL_CIRCLE <= Light_Range)
        )
    {
     cf8:	0b c0       	rjmp	.+22     	; 0xd10 <Compute_Individual_Light_Settings+0x404>
    // Otherwise, this slave cannot put any light in the requested location
    else
    {
        // The desired position cannot be reached with light via this node.
        // Turn off the light and keep the servo where it is (send non command to servo)
        Write_Intensity_Data(Result_Settings, LIGHT_OFF);
     cfa:	60 e0       	ldi	r22, 0x00	; 0
     cfc:	86 e5       	ldi	r24, 0x56	; 86
     cfe:	91 e0       	ldi	r25, 0x01	; 1
     d00:	0e 94 cb 02 	call	0x596	; 0x596 <Write_Intensity_Data>
        Write_Position_Data(Result_Settings, POSITION_NON_COMMAND);
     d04:	6f ef       	ldi	r22, 0xFF	; 255
     d06:	7f ef       	ldi	r23, 0xFF	; 255
     d08:	86 e5       	ldi	r24, 0x56	; 86
     d0a:	91 e0       	ldi	r25, 0x01	; 1
     d0c:	0e 94 ce 02 	call	0x59c	; 0x59c <Write_Position_Data>
    // *Note: after this algorithm runs, the light intensity will be set,
    //  and the servo position may or may not be a real position,
    //  (either NON_COMMAND or a valid position)

    // Copy data to location provided by caller
    memcpy(p_cmd_data, Result_Settings, LIN_PACKET_LEN);
     d10:	80 91 56 01 	lds	r24, 0x0156	; 0x800156 <Result_Settings>
     d14:	90 91 57 01 	lds	r25, 0x0157	; 0x800157 <Result_Settings+0x1>
     d18:	a0 91 58 01 	lds	r26, 0x0158	; 0x800158 <Result_Settings+0x2>
     d1c:	f8 01       	movw	r30, r16
     d1e:	80 83       	st	Z, r24
     d20:	91 83       	std	Z+1, r25	; 0x01
     d22:	a2 83       	std	Z+2, r26	; 0x02
}
     d24:	df 91       	pop	r29
     d26:	cf 91       	pop	r28
     d28:	1f 91       	pop	r17
     d2a:	0f 91       	pop	r16
     d2c:	ff 90       	pop	r15
     d2e:	ef 90       	pop	r14
     d30:	df 90       	pop	r13
     d32:	cf 90       	pop	r12
     d34:	bf 90       	pop	r11
     d36:	af 90       	pop	r10
     d38:	9f 90       	pop	r9
     d3a:	8f 90       	pop	r8
     d3c:	7f 90       	pop	r7
     d3e:	6f 90       	pop	r6
     d40:	5f 90       	pop	r5
     d42:	4f 90       	pop	r4
     d44:	08 95       	ret

00000d46 <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
     d46:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
     d48:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
     d4a:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
     d4c:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
     d4e:	90 e8       	ldi	r25, 0x80	; 128
     d50:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     d54:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
     d58:	ed ec       	ldi	r30, 0xCD	; 205
     d5a:	f0 e0       	ldi	r31, 0x00	; 0
     d5c:	10 82       	st	Z, r1
     d5e:	ae ec       	ldi	r26, 0xCE	; 206
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
     d64:	25 2f       	mov	r18, r21
     d66:	33 27       	eor	r19, r19
     d68:	2c 93       	st	X, r18
     d6a:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
     d6c:	80 34       	cpi	r24, 0x40	; 64
     d6e:	21 f4       	brne	.+8      	; 0xd78 <lin_init+0x32>
    			Lin_1x_enable();
     d70:	88 e4       	ldi	r24, 0x48	; 72
     d72:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     d76:	05 c0       	rjmp	.+10     	; 0xd82 <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
     d78:	81 11       	cpse	r24, r1
     d7a:	0d c0       	rjmp	.+26     	; 0xd96 <lin_init+0x50>
    			Lin_2x_enable();
     d7c:	88 e0       	ldi	r24, 0x08	; 8
     d7e:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
     d82:	8f e0       	ldi	r24, 0x0F	; 15
     d84:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if (IS_MASTER_NODE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
     d88:	ec ec       	ldi	r30, 0xCC	; 204
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	80 81       	ld	r24, Z
     d8e:	80 68       	ori	r24, 0x80	; 128
     d90:	80 83       	st	Z, r24
    }
    
    return 1;
     d92:	81 e0       	ldi	r24, 0x01	; 1
     d94:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
     d96:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
     d98:	08 95       	ret

00000d9a <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
     d9a:	e8 ec       	ldi	r30, 0xC8	; 200
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	90 81       	ld	r25, Z
     da0:	9c 7f       	andi	r25, 0xFC	; 252
     da2:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. Break-in-Data behavior)
    				
    if (l_type == LIN_1X) {
     da4:	80 34       	cpi	r24, 0x40	; 64
     da6:	c1 f4       	brne	.+48     	; 0xdd8 <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
     da8:	e0 ed       	ldi	r30, 0xD0	; 208
     daa:	f0 e0       	ldi	r31, 0x00	; 0
     dac:	80 81       	ld	r24, Z
     dae:	80 7f       	andi	r24, 0xF0	; 240
     db0:	80 83       	st	Z, r24
     db2:	80 81       	ld	r24, Z
     db4:	6f 70       	andi	r22, 0x0F	; 15
     db6:	68 2b       	or	r22, r24
     db8:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
     dba:	80 81       	ld	r24, Z
     dbc:	8f 7c       	andi	r24, 0xCF	; 207
     dbe:	80 83       	st	Z, r24
     dc0:	80 81       	ld	r24, Z
     dc2:	50 e0       	ldi	r21, 0x00	; 0
     dc4:	4c 5f       	subi	r20, 0xFC	; 252
     dc6:	5f 4f       	sbci	r21, 0xFF	; 255
     dc8:	44 0f       	add	r20, r20
     dca:	55 1f       	adc	r21, r21
     dcc:	44 0f       	add	r20, r20
     dce:	55 1f       	adc	r21, r21
     dd0:	40 73       	andi	r20, 0x30	; 48
     dd2:	48 2b       	or	r20, r24
     dd4:	40 83       	st	Z, r20
     dd6:	0b c0       	rjmp	.+22     	; 0xdee <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
     dd8:	81 11       	cpse	r24, r1
     dda:	13 c0       	rjmp	.+38     	; 0xe02 <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
     ddc:	e0 ed       	ldi	r30, 0xD0	; 208
     dde:	f0 e0       	ldi	r31, 0x00	; 0
     de0:	80 81       	ld	r24, Z
     de2:	80 7c       	andi	r24, 0xC0	; 192
     de4:	80 83       	st	Z, r24
     de6:	80 81       	ld	r24, Z
     de8:	6f 73       	andi	r22, 0x3F	; 63
     dea:	68 2b       	or	r22, r24
     dec:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
     dee:	e8 ec       	ldi	r30, 0xC8	; 200
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
     df4:	8c 7f       	andi	r24, 0xFC	; 252
     df6:	80 83       	st	Z, r24
     df8:	80 81       	ld	r24, Z
     dfa:	81 60       	ori	r24, 0x01	; 1
     dfc:	80 83       	st	Z, r24
    return 1;
     dfe:	81 e0       	ldi	r24, 0x01	; 1
     e00:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
     e02:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
     e04:	08 95       	ret

00000e06 <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
     e06:	80 34       	cpi	r24, 0x40	; 64
     e08:	31 f4       	brne	.+12     	; 0xe16 <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
     e0a:	e8 ec       	ldi	r30, 0xC8	; 200
     e0c:	f0 e0       	ldi	r31, 0x00	; 0
     e0e:	80 81       	ld	r24, Z
     e10:	80 64       	ori	r24, 0x40	; 64
     e12:	80 83       	st	Z, r24
     e14:	09 c0       	rjmp	.+18     	; 0xe28 <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
     e16:	81 11       	cpse	r24, r1
     e18:	11 c0       	rjmp	.+34     	; 0xe3c <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
     e1a:	e8 ec       	ldi	r30, 0xC8	; 200
     e1c:	f0 e0       	ldi	r31, 0x00	; 0
     e1e:	80 81       	ld	r24, Z
     e20:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
     e22:	6f 70       	andi	r22, 0x0F	; 15
     e24:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
     e28:	e8 ec       	ldi	r30, 0xC8	; 200
     e2a:	f0 e0       	ldi	r31, 0x00	; 0
     e2c:	80 81       	ld	r24, Z
     e2e:	8c 7f       	andi	r24, 0xFC	; 252
     e30:	80 83       	st	Z, r24
     e32:	80 81       	ld	r24, Z
     e34:	82 60       	ori	r24, 0x02	; 2
     e36:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
     e38:	81 e0       	ldi	r24, 0x01	; 1
     e3a:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
     e3c:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
     e3e:	08 95       	ret

00000e40 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
     e40:	80 34       	cpi	r24, 0x40	; 64
     e42:	31 f4       	brne	.+12     	; 0xe50 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
     e44:	e8 ec       	ldi	r30, 0xC8	; 200
     e46:	f0 e0       	ldi	r31, 0x00	; 0
     e48:	80 81       	ld	r24, Z
     e4a:	80 64       	ori	r24, 0x40	; 64
     e4c:	80 83       	st	Z, r24
     e4e:	0b c0       	rjmp	.+22     	; 0xe66 <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
     e50:	81 11       	cpse	r24, r1
     e52:	25 c0       	rjmp	.+74     	; 0xe9e <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
     e54:	e8 ec       	ldi	r30, 0xC8	; 200
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	80 81       	ld	r24, Z
     e5a:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
     e5c:	84 2f       	mov	r24, r20
     e5e:	82 95       	swap	r24
     e60:	80 7f       	andi	r24, 0xF0	; 240
     e62:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
     e66:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
     e6a:	44 23       	and	r20, r20
     e6c:	71 f0       	breq	.+28     	; 0xe8a <lin_tx_response+0x4a>
     e6e:	fb 01       	movw	r30, r22
     e70:	41 50       	subi	r20, 0x01	; 1
     e72:	50 e0       	ldi	r21, 0x00	; 0
     e74:	4f 5f       	subi	r20, 0xFF	; 255
     e76:	5f 4f       	sbci	r21, 0xFF	; 255
     e78:	64 0f       	add	r22, r20
     e7a:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
     e7c:	a2 ed       	ldi	r26, 0xD2	; 210
     e7e:	b0 e0       	ldi	r27, 0x00	; 0
     e80:	81 91       	ld	r24, Z+
     e82:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
     e84:	e6 17       	cp	r30, r22
     e86:	f7 07       	cpc	r31, r23
     e88:	d9 f7       	brne	.-10     	; 0xe80 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
     e8a:	e8 ec       	ldi	r30, 0xC8	; 200
     e8c:	f0 e0       	ldi	r31, 0x00	; 0
     e8e:	80 81       	ld	r24, Z
     e90:	8c 7f       	andi	r24, 0xFC	; 252
     e92:	80 83       	st	Z, r24
     e94:	80 81       	ld	r24, Z
     e96:	83 60       	ori	r24, 0x03	; 3
     e98:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
     e9a:	81 e0       	ldi	r24, 0x01	; 1
     e9c:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
     e9e:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
     ea0:	08 95       	ret

00000ea2 <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
     ea2:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
     ea6:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
     ea8:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
     eac:	22 23       	and	r18, r18
     eae:	71 f0       	breq	.+28     	; 0xecc <lin_get_response+0x2a>
     eb0:	fc 01       	movw	r30, r24
     eb2:	21 50       	subi	r18, 0x01	; 1
     eb4:	30 e0       	ldi	r19, 0x00	; 0
     eb6:	2f 5f       	subi	r18, 0xFF	; 255
     eb8:	3f 4f       	sbci	r19, 0xFF	; 255
     eba:	82 0f       	add	r24, r18
     ebc:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
     ebe:	a2 ed       	ldi	r26, 0xD2	; 210
     ec0:	b0 e0       	ldi	r27, 0x00	; 0
     ec2:	2c 91       	ld	r18, X
     ec4:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
     ec6:	e8 17       	cp	r30, r24
     ec8:	f9 07       	cpc	r31, r25
     eca:	d9 f7       	brne	.-10     	; 0xec2 <lin_get_response+0x20>
     ecc:	08 95       	ret

00000ece <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
     ece:	90 91 76 01 	lds	r25, 0x0176	; 0x800176 <Parity>
     ed2:	81 e0       	ldi	r24, 0x01	; 1
     ed4:	89 27       	eor	r24, r25
     ed6:	80 93 76 01 	sts	0x0176, r24	; 0x800176 <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
     eda:	81 11       	cpse	r24, r1
     edc:	0a c0       	rjmp	.+20     	; 0xef2 <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
     ede:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
     ee0:	42 e0       	ldi	r20, 0x02	; 2
     ee2:	50 e0       	ldi	r21, 0x00	; 0
     ee4:	60 e0       	ldi	r22, 0x00	; 0
     ee6:	70 e0       	ldi	r23, 0x00	; 0
     ee8:	87 e7       	ldi	r24, 0x77	; 119
     eea:	91 e0       	ldi	r25, 0x01	; 1
     eec:	0e 94 18 0c 	call	0x1830	; 0x1830 <Start_Timer>
     ef0:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
     ef2:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     ef4:	43 e2       	ldi	r20, 0x23	; 35
     ef6:	50 e0       	ldi	r21, 0x00	; 0
     ef8:	60 e0       	ldi	r22, 0x00	; 0
     efa:	70 e0       	ldi	r23, 0x00	; 0
     efc:	87 e7       	ldi	r24, 0x77	; 119
     efe:	91 e0       	ldi	r25, 0x01	; 1
     f00:	0e 94 18 0c 	call	0x1830	; 0x1830 <Start_Timer>
     f04:	08 95       	ret

00000f06 <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
     f06:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
     f08:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
     f0a:	67 e6       	ldi	r22, 0x67	; 103
     f0c:	77 e0       	ldi	r23, 0x07	; 7
     f0e:	87 e7       	ldi	r24, 0x77	; 119
     f10:	91 e0       	ldi	r25, 0x01	; 1
     f12:	0e 94 cb 0b 	call	0x1796	; 0x1796 <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     f16:	43 e2       	ldi	r20, 0x23	; 35
     f18:	50 e0       	ldi	r21, 0x00	; 0
     f1a:	60 e0       	ldi	r22, 0x00	; 0
     f1c:	70 e0       	ldi	r23, 0x00	; 0
     f1e:	87 e7       	ldi	r24, 0x77	; 119
     f20:	91 e0       	ldi	r25, 0x01	; 1
     f22:	0e 94 18 0c 	call	0x1830	; 0x1830 <Start_Timer>
     f26:	08 95       	ret

00000f28 <main>:
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
     f28:	e1 e6       	ldi	r30, 0x61	; 97
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 e8       	ldi	r24, 0x80	; 128
     f2e:	80 83       	st	Z, r24
    CLKPR = 0;
     f30:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
     f32:	0e 94 e9 03 	call	0x7d2	; 0x7d2 <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
     f36:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
     f38:	0e 94 7c 03 	call	0x6f8	; 0x6f8 <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
     f3c:	80 e0       	ldi	r24, 0x00	; 0
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	08 95       	ret

00000f42 <ID_schedule_handler>:

****************************************************************************/
static void ID_schedule_handler(uint32_t unused)
{
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
     f42:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <Curr_Schedule_ID>
     f46:	0e 94 ac 08 	call	0x1158	; 0x1158 <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (SCHEDULE_END_ID == Curr_Schedule_ID)
     f4a:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <Curr_Schedule_ID>
     f4e:	83 31       	cpi	r24, 0x13	; 19
     f50:	21 f4       	brne	.+8      	; 0xf5a <ID_schedule_handler+0x18>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
     f52:	82 e0       	ldi	r24, 0x02	; 2
     f54:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <Curr_Schedule_ID>
     f58:	03 c0       	rjmp	.+6      	; 0xf60 <ID_schedule_handler+0x1e>
    }
    else
    {
        Curr_Schedule_ID++;
     f5a:	8f 5f       	subi	r24, 0xFF	; 255
     f5c:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <Curr_Schedule_ID>
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    // Update schedule id
    update_curr_schedule_id();
    // Restart timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
     f60:	45 e0       	ldi	r20, 0x05	; 5
     f62:	50 e0       	ldi	r21, 0x00	; 0
     f64:	60 e0       	ldi	r22, 0x00	; 0
     f66:	70 e0       	ldi	r23, 0x00	; 0
     f68:	83 e8       	ldi	r24, 0x83	; 131
     f6a:	91 e0       	ldi	r25, 0x01	; 1
     f6c:	0e 94 18 0c 	call	0x1830	; 0x1830 <Start_Timer>
     f70:	08 95       	ret

00000f72 <Init_Master_Service>:
    Description
        Initializes the master node

****************************************************************************/
void Init_Master_Service(void)
{
     f72:	cf 93       	push	r28
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
     f74:	10 92 bd 01 	sts	0x01BD, r1	; 0x8001bd <My_Node_ID>
     f78:	c1 e0       	ldi	r28, 0x01	; 1
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    {
        // Write non-commands
        Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), INTENSITY_NON_COMMAND);
     f7a:	6c 2f       	mov	r22, r28
     f7c:	82 ea       	ldi	r24, 0xA2	; 162
     f7e:	91 e0       	ldi	r25, 0x01	; 1
     f80:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <Get_Pointer_To_Slave_Data>
     f84:	6f ef       	ldi	r22, 0xFF	; 255
     f86:	0e 94 cb 02 	call	0x596	; 0x596 <Write_Intensity_Data>
        Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), POSITION_NON_COMMAND);
     f8a:	6c 2f       	mov	r22, r28
     f8c:	82 ea       	ldi	r24, 0xA2	; 162
     f8e:	91 e0       	ldi	r25, 0x01	; 1
     f90:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <Get_Pointer_To_Slave_Data>
     f94:	6f ef       	ldi	r22, 0xFF	; 255
     f96:	7f ef       	ldi	r23, 0xFF	; 255
     f98:	0e 94 ce 02 	call	0x59c	; 0x59c <Write_Position_Data>
     f9c:	cf 5f       	subi	r28, 0xFF	; 255

****************************************************************************/
static void clear_cmds(void)
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
     f9e:	ca 30       	cpi	r28, 0x0A	; 10
     fa0:	61 f7       	brne	.-40     	; 0xf7a <Init_Master_Service+0x8>

    // Initialize the data arrays to proper things
    clear_cmds();

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, p_My_Command_Data, p_My_Status_Data);
     fa2:	47 e8       	ldi	r20, 0x87	; 135
     fa4:	51 e0       	ldi	r21, 0x01	; 1
     fa6:	62 ea       	ldi	r22, 0xA2	; 162
     fa8:	71 e0       	ldi	r23, 0x01	; 1
     faa:	8d eb       	ldi	r24, 0xBD	; 189
     fac:	91 e0       	ldi	r25, 0x01	; 1
     fae:	0e 94 87 08 	call	0x110e	; 0x110e <MS_LIN_Initialize>

    // Register scheduling timer with ID_schedule_handler as 
    //      callback function
    Register_Timer(&Scheduling_Timer, ID_schedule_handler);
     fb2:	61 ea       	ldi	r22, 0xA1	; 161
     fb4:	77 e0       	ldi	r23, 0x07	; 7
     fb6:	83 e8       	ldi	r24, 0x83	; 131
     fb8:	91 e0       	ldi	r25, 0x01	; 1
     fba:	0e 94 cb 0b 	call	0x1796	; 0x1796 <Register_Timer>

    // Kick off scheduling timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
     fbe:	45 e0       	ldi	r20, 0x05	; 5
     fc0:	50 e0       	ldi	r21, 0x00	; 0
     fc2:	60 e0       	ldi	r22, 0x00	; 0
     fc4:	70 e0       	ldi	r23, 0x00	; 0
     fc6:	83 e8       	ldi	r24, 0x83	; 131
     fc8:	91 e0       	ldi	r25, 0x01	; 1
     fca:	0e 94 18 0c 	call	0x1830	; 0x1830 <Start_Timer>

    // Register CAN Init 1 timer with Post_Event()
    Register_Timer(&CAN_Init_1_Timer, Post_Event);
     fce:	61 e6       	ldi	r22, 0x61	; 97
     fd0:	73 e0       	ldi	r23, 0x03	; 3
     fd2:	86 e1       	ldi	r24, 0x16	; 22
     fd4:	91 e0       	ldi	r25, 0x01	; 1
     fd6:	0e 94 cb 0b 	call	0x1796	; 0x1796 <Register_Timer>

    // Kick off CAN Init 1 Timer
    Start_Timer(&CAN_Init_1_Timer, CAN_INIT_1_MS);
     fda:	48 ec       	ldi	r20, 0xC8	; 200
     fdc:	50 e0       	ldi	r21, 0x00	; 0
     fde:	60 e0       	ldi	r22, 0x00	; 0
     fe0:	70 e0       	ldi	r23, 0x00	; 0
     fe2:	86 e1       	ldi	r24, 0x16	; 22
     fe4:	91 e0       	ldi	r25, 0x01	; 1
     fe6:	0e 94 18 0c 	call	0x1830	; 0x1830 <Start_Timer>

    // Call 1st step of the CAN initialization
    // This will only start once we exit initialization context
    CAN_Initialize_1(a_p_CAN_Volatile_Msg);
     fea:	8c e0       	ldi	r24, 0x0C	; 12
     fec:	91 e0       	ldi	r25, 0x01	; 1
     fee:	0e 94 f6 01 	call	0x3ec	; 0x3ec <CAN_Initialize_1>

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
     ff2:	61 e6       	ldi	r22, 0x61	; 97
     ff4:	73 e0       	ldi	r23, 0x03	; 3
     ff6:	88 e0       	ldi	r24, 0x08	; 8
     ff8:	91 e0       	ldi	r25, 0x01	; 1
     ffa:	0e 94 cb 0b 	call	0x1796	; 0x1796 <Register_Timer>
    Start_Timer(&Testing_Timer, 5000);
     ffe:	48 e8       	ldi	r20, 0x88	; 136
    1000:	53 e1       	ldi	r21, 0x13	; 19
    1002:	60 e0       	ldi	r22, 0x00	; 0
    1004:	70 e0       	ldi	r23, 0x00	; 0
    1006:	88 e0       	ldi	r24, 0x08	; 8
    1008:	91 e0       	ldi	r25, 0x01	; 1
    100a:	0e 94 18 0c 	call	0x1830	; 0x1830 <Start_Timer>
    //Set_PWM_Duty_Cycle(pwm_channel_a, 10);
    PORTB &= ~(1<<PORTB2);
    100e:	2a 98       	cbi	0x05, 2	; 5
    DDRB |= (1<<PORTB2);
    1010:	22 9a       	sbi	0x04, 2	; 4
}
    1012:	cf 91       	pop	r28
    1014:	08 95       	ret

00001016 <Run_Master_Service>:
    Description
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
    1016:	8f 92       	push	r8
    1018:	9f 92       	push	r9
    101a:	af 92       	push	r10
    101c:	bf 92       	push	r11
    101e:	ef 92       	push	r14
    1020:	ff 92       	push	r15
    1022:	1f 93       	push	r17
    1024:	cf 93       	push	r28
    1026:	df 93       	push	r29
    1028:	1f 92       	push	r1
    102a:	cd b7       	in	r28, 0x3d	; 61
    102c:	de b7       	in	r29, 0x3e	; 62
    switch(event_mask)
    102e:	61 15       	cp	r22, r1
    1030:	21 e0       	ldi	r18, 0x01	; 1
    1032:	72 07       	cpc	r23, r18
    1034:	81 05       	cpc	r24, r1
    1036:	91 05       	cpc	r25, r1
    1038:	31 f0       	breq	.+12     	; 0x1046 <Run_Master_Service+0x30>
    103a:	61 15       	cp	r22, r1
    103c:	74 40       	sbci	r23, 0x04	; 4
    103e:	81 05       	cpc	r24, r1
    1040:	91 05       	cpc	r25, r1
    1042:	21 f0       	breq	.+8      	; 0x104c <Run_Master_Service+0x36>
    1044:	59 c0       	rjmp	.+178    	; 0x10f8 <Run_Master_Service+0xe2>

        case EVT_CAN_INIT_1_COMPLETE:
            // The time for CAN 1 has expired

            // Call step two of the CAN init
            CAN_Initialize_2();
    1046:	0e 94 43 02 	call	0x486	; 0x486 <CAN_Initialize_2>

            // Do not restart the timer!
            
            break;
    104a:	56 c0       	rjmp	.+172    	; 0x10f8 <Run_Master_Service+0xe2>
            break;

        case EVT_TEST_TIMEOUT:
            // Just a test

            if (0 != CAN_Volatile_Msg[0])
    104c:	80 91 7e 01 	lds	r24, 0x017E	; 0x80017e <CAN_Volatile_Msg>
    1050:	88 23       	and	r24, r24
    1052:	31 f0       	breq	.+12     	; 0x1060 <Run_Master_Service+0x4a>
            {
                position_counter = 400;
    1054:	80 e9       	ldi	r24, 0x90	; 144
    1056:	91 e0       	ldi	r25, 0x01	; 1
    1058:	90 93 07 01 	sts	0x0107, r25	; 0x800107 <position_counter+0x1>
    105c:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <position_counter>
            }
            
            // Restart test timer
            Start_Timer(&Testing_Timer, 400);
    1060:	40 e9       	ldi	r20, 0x90	; 144
    1062:	51 e0       	ldi	r21, 0x01	; 1
    1064:	60 e0       	ldi	r22, 0x00	; 0
    1066:	70 e0       	ldi	r23, 0x00	; 0
    1068:	88 e0       	ldi	r24, 0x08	; 8
    106a:	91 e0       	ldi	r25, 0x01	; 1
    106c:	0e 94 18 0c 	call	0x1830	; 0x1830 <Start_Timer>
            uint8_t TX_Away[1] = {0x11};
    1070:	81 e1       	ldi	r24, 0x11	; 17
    1072:	89 83       	std	Y+1, r24	; 0x01
            //uint8_t TX_Away[1] = {0xaa};
            ////////uint8_t TX_Away[5] = {0xaa, 0xbb, 0Xcc, 0xdd, 0xee};
            CAN_Send_Message(1, TX_Away);
    1074:	be 01       	movw	r22, r28
    1076:	6f 5f       	subi	r22, 0xFF	; 255
    1078:	7f 4f       	sbci	r23, 0xFF	; 255
    107a:	81 e0       	ldi	r24, 0x01	; 1
    107c:	0e 94 90 02 	call	0x520	; 0x520 <CAN_Send_Message>
                position_counter++;
            }
            */

            #if 1
            parity ^= 1;
    1080:	90 91 7b 01 	lds	r25, 0x017B	; 0x80017b <parity>
    1084:	81 e0       	ldi	r24, 0x01	; 1
    1086:	89 27       	eor	r24, r25
    1088:	80 93 7b 01 	sts	0x017B, r24	; 0x80017b <parity>
            if (parity)
    108c:	88 23       	and	r24, r24
    108e:	11 f0       	breq	.+4      	; 0x1094 <Run_Master_Service+0x7e>
            {
                PORTB |= (1<<PORTB2);
    1090:	2a 9a       	sbi	0x05, 2	; 5
    1092:	01 c0       	rjmp	.+2      	; 0x1096 <Run_Master_Service+0x80>
            }
            else
            {
                PORTB &= ~(1<<PORTB2);
    1094:	2a 98       	cbi	0x05, 2	; 5
    1096:	e0 91 7c 01 	lds	r30, 0x017C	; 0x80017c <test_counter>
    109a:	f0 91 7d 01 	lds	r31, 0x017D	; 0x80017d <test_counter+0x1>
    109e:	ee 0f       	add	r30, r30
    10a0:	ff 1f       	adc	r31, r31
    10a2:	ee 0f       	add	r30, r30
    10a4:	ff 1f       	adc	r31, r31
    10a6:	e5 5e       	subi	r30, 0xE5	; 229
    10a8:	fe 4f       	sbci	r31, 0xFE	; 254
    10aa:	80 80       	ld	r8, Z
    10ac:	91 80       	ldd	r9, Z+1	; 0x01
    10ae:	a2 80       	ldd	r10, Z+2	; 0x02
    10b0:	b3 80       	ldd	r11, Z+3	; 0x03
//             Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
            // Begin updating the commands, which will
            //      be sent in the background
//             Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 98);
//             Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 1589);
            update_cmds(test_positions[test_counter]);
    10b2:	11 e0       	ldi	r17, 0x01	; 1
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    {
        // Run algorithm to compute the individual light settings
        Compute_Individual_Light_Settings(Get_Pointer_To_Slave_Parameters(slave_num),
    10b4:	61 2f       	mov	r22, r17
    10b6:	82 ea       	ldi	r24, 0xA2	; 162
    10b8:	91 e0       	ldi	r25, 0x01	; 1
    10ba:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <Get_Pointer_To_Slave_Data>
    10be:	7c 01       	movw	r14, r24
    10c0:	81 2f       	mov	r24, r17
    10c2:	0e 94 83 09 	call	0x1306	; 0x1306 <Get_Pointer_To_Slave_Parameters>
    10c6:	a5 01       	movw	r20, r10
    10c8:	94 01       	movw	r18, r8
    10ca:	b7 01       	movw	r22, r14
    10cc:	0e 94 86 04 	call	0x90c	; 0x90c <Compute_Individual_Light_Settings>
    10d0:	1f 5f       	subi	r17, 0xFF	; 255

****************************************************************************/
static void update_cmds(rect_vect_t requested_location)
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    10d2:	1a 30       	cpi	r17, 0x0A	; 10
    10d4:	79 f7       	brne	.-34     	; 0x10b4 <Run_Master_Service+0x9e>
            update_cmds(test_positions[test_counter]);
            //Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),50);
            //Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),2250);
            //position_to_watch = Get_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            //intensity_to_watch = Get_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            test_counter++;
    10d6:	80 91 7c 01 	lds	r24, 0x017C	; 0x80017c <test_counter>
    10da:	90 91 7d 01 	lds	r25, 0x017D	; 0x80017d <test_counter+0x1>
    10de:	01 96       	adiw	r24, 0x01	; 1
            if (NUM_TEST_POSITIONS <= test_counter) test_counter = 0;
    10e0:	88 30       	cpi	r24, 0x08	; 8
    10e2:	91 05       	cpc	r25, r1
    10e4:	28 f4       	brcc	.+10     	; 0x10f0 <Run_Master_Service+0xda>
            update_cmds(test_positions[test_counter]);
            //Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),50);
            //Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),2250);
            //position_to_watch = Get_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            //intensity_to_watch = Get_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            test_counter++;
    10e6:	90 93 7d 01 	sts	0x017D, r25	; 0x80017d <test_counter+0x1>
    10ea:	80 93 7c 01 	sts	0x017C, r24	; 0x80017c <test_counter>
    10ee:	04 c0       	rjmp	.+8      	; 0x10f8 <Run_Master_Service+0xe2>
            if (NUM_TEST_POSITIONS <= test_counter) test_counter = 0;
    10f0:	10 92 7d 01 	sts	0x017D, r1	; 0x80017d <test_counter+0x1>
    10f4:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <test_counter>
            break;

        default:
            break;
    }
}
    10f8:	0f 90       	pop	r0
    10fa:	df 91       	pop	r29
    10fc:	cf 91       	pop	r28
    10fe:	1f 91       	pop	r17
    1100:	ff 90       	pop	r15
    1102:	ef 90       	pop	r14
    1104:	bf 90       	pop	r11
    1106:	af 90       	pop	r10
    1108:	9f 90       	pop	r9
    110a:	8f 90       	pop	r8
    110c:	08 95       	ret

0000110e <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
    110e:	ef 92       	push	r14
    1110:	ff 92       	push	r15
    1112:	0f 93       	push	r16
    1114:	1f 93       	push	r17
    1116:	cf 93       	push	r28
    1118:	df 93       	push	r29
    111a:	7c 01       	movw	r14, r24
    111c:	8b 01       	movw	r16, r22
    111e:	ea 01       	movw	r28, r20
    // ENABLE (ATA6617C: Pin 18) on our custom PCBs.
    // For the development boards we need to use an external wire jumper.
    // For the chip we use to interface with the modem, we can just disable
    // the entire LIN XCVR because we are using the LIN peripheral for UART
    // and thus do not need to use the XCVR.
    PORTB |= (1<<PINB0);
    1120:	28 9a       	sbi	0x05, 0	; 5
    DDRB |= (1<<PINB0);
    1122:	20 9a       	sbi	0x04, 0	; 4

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
    1124:	4c e0       	ldi	r20, 0x0C	; 12
    1126:	50 e0       	ldi	r21, 0x00	; 0
    1128:	60 e0       	ldi	r22, 0x00	; 0
    112a:	70 e0       	ldi	r23, 0x00	; 0
    112c:	80 e0       	ldi	r24, 0x00	; 0
    112e:	0e 94 a3 06 	call	0xd46	; 0xd46 <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
    1132:	f0 92 c4 01 	sts	0x01C4, r15	; 0x8001c4 <p_My_Node_ID+0x1>
    1136:	e0 92 c3 01 	sts	0x01C3, r14	; 0x8001c3 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
    113a:	10 93 c2 01 	sts	0x01C2, r17	; 0x8001c2 <p_My_Command_Data+0x1>
    113e:	00 93 c1 01 	sts	0x01C1, r16	; 0x8001c1 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
    1142:	d0 93 c0 01 	sts	0x01C0, r29	; 0x8001c0 <p_My_Status_Data+0x1>
    1146:	c0 93 bf 01 	sts	0x01BF, r28	; 0x8001bf <p_My_Status_Data>
}
    114a:	df 91       	pop	r29
    114c:	cf 91       	pop	r28
    114e:	1f 91       	pop	r17
    1150:	0f 91       	pop	r16
    1152:	ff 90       	pop	r15
    1154:	ef 90       	pop	r14
    1156:	08 95       	ret

00001158 <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
    1158:	40 e0       	ldi	r20, 0x00	; 0
    115a:	68 2f       	mov	r22, r24
    115c:	80 e0       	ldi	r24, 0x00	; 0
    115e:	0e 94 cd 06 	call	0xd9a	; 0xd9a <lin_tx_header>
    1162:	08 95       	ret

00001164 <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
    1164:	1f 92       	push	r1
    1166:	0f 92       	push	r0
    1168:	0f b6       	in	r0, 0x3f	; 63
    116a:	0f 92       	push	r0
    116c:	11 24       	eor	r1, r1
    116e:	2f 93       	push	r18
    1170:	3f 93       	push	r19
    1172:	4f 93       	push	r20
    1174:	5f 93       	push	r21
    1176:	6f 93       	push	r22
    1178:	7f 93       	push	r23
    117a:	8f 93       	push	r24
    117c:	9f 93       	push	r25
    117e:	af 93       	push	r26
    1180:	bf 93       	push	r27
    1182:	ef 93       	push	r30
    1184:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
    1186:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
    118a:	8f 70       	andi	r24, 0x0F	; 15
    118c:	82 30       	cpi	r24, 0x02	; 2
    118e:	09 f4       	brne	.+2      	; 0x1192 <__vector_12+0x2e>
    1190:	68 c0       	rjmp	.+208    	; 0x1262 <__vector_12+0xfe>
    1192:	84 30       	cpi	r24, 0x04	; 4
    1194:	21 f0       	breq	.+8      	; 0x119e <__vector_12+0x3a>
    1196:	81 30       	cpi	r24, 0x01	; 1
    1198:	09 f0       	breq	.+2      	; 0x119c <__vector_12+0x38>
    119a:	66 c0       	rjmp	.+204    	; 0x1268 <__vector_12+0x104>
    119c:	36 c0       	rjmp	.+108    	; 0x120a <__vector_12+0xa6>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
    119e:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
    11a2:	69 2f       	mov	r22, r25
    11a4:	6f 73       	andi	r22, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
    11a6:	e0 91 c3 01 	lds	r30, 0x01C3	; 0x8001c3 <p_My_Node_ID>
    11aa:	f0 91 c4 01 	lds	r31, 0x01C4	; 0x8001c4 <p_My_Node_ID+0x1>
    11ae:	80 81       	ld	r24, Z
    11b0:	68 13       	cpse	r22, r24
    11b2:	05 c0       	rjmp	.+10     	; 0x11be <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
    11b4:	63 e0       	ldi	r22, 0x03	; 3
    11b6:	80 e0       	ldi	r24, 0x00	; 0
    11b8:	0e 94 03 07 	call	0xe06	; 0xe06 <lin_rx_response>
    11bc:	22 c0       	rjmp	.+68     	; 0x1202 <__vector_12+0x9e>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
    11be:	28 2f       	mov	r18, r24
    11c0:	21 60       	ori	r18, 0x01	; 1
    11c2:	62 13       	cpse	r22, r18
    11c4:	09 c0       	rjmp	.+18     	; 0x11d8 <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is LIN_PACKET_LEN bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
    11c6:	60 91 bf 01 	lds	r22, 0x01BF	; 0x8001bf <p_My_Status_Data>
    11ca:	70 91 c0 01 	lds	r23, 0x01C0	; 0x8001c0 <p_My_Status_Data+0x1>
    11ce:	43 e0       	ldi	r20, 0x03	; 3
    11d0:	80 e0       	ldi	r24, 0x00	; 0
    11d2:	0e 94 20 07 	call	0xe40	; 0xe40 <lin_tx_response>
    11d6:	15 c0       	rjmp	.+42     	; 0x1202 <__vector_12+0x9e>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
    11d8:	81 11       	cpse	r24, r1
    11da:	13 c0       	rjmp	.+38     	; 0x1202 <__vector_12+0x9e>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
    11dc:	90 fd       	sbrc	r25, 0
    11de:	0d c0       	rjmp	.+26     	; 0x11fa <__vector_12+0x96>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is LIN_PACKET_LEN*n bytes long.
                // Where n is the number of slaves in the system.
                lin_tx_response((OUR_LIN_SPEC), Get_Pointer_To_Slave_Data(p_My_Command_Data, GET_SLAVE_NUMBER(temp_id)), (LIN_PACKET_LEN));
    11e0:	66 95       	lsr	r22
    11e2:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <p_My_Command_Data>
    11e6:	90 91 c2 01 	lds	r25, 0x01C2	; 0x8001c2 <p_My_Command_Data+0x1>
    11ea:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <Get_Pointer_To_Slave_Data>
    11ee:	43 e0       	ldi	r20, 0x03	; 3
    11f0:	bc 01       	movw	r22, r24
    11f2:	80 e0       	ldi	r24, 0x00	; 0
    11f4:	0e 94 20 07 	call	0xe40	; 0xe40 <lin_tx_response>
    11f8:	04 c0       	rjmp	.+8      	; 0x1202 <__vector_12+0x9e>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
    11fa:	63 e0       	ldi	r22, 0x03	; 3
    11fc:	80 e0       	ldi	r24, 0x00	; 0
    11fe:	0e 94 03 07 	call	0xe06	; 0xe06 <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
    1202:	84 e0       	ldi	r24, 0x04	; 4
    1204:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
    1208:	2f c0       	rjmp	.+94     	; 0x1268 <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
    120a:	e0 91 c3 01 	lds	r30, 0x01C3	; 0x8001c3 <p_My_Node_ID>
    120e:	f0 91 c4 01 	lds	r31, 0x01C4	; 0x8001c4 <p_My_Node_ID+0x1>
    1212:	80 81       	ld	r24, Z
    1214:	81 11       	cpse	r24, r1
    1216:	15 c0       	rjmp	.+42     	; 0x1242 <__vector_12+0xde>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(Get_Pointer_To_Slave_Data(p_My_Status_Data, GET_SLAVE_NUMBER(Lin_get_id())));
    1218:	60 91 d0 00 	lds	r22, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
    121c:	6f 73       	andi	r22, 0x3F	; 63
    121e:	70 e0       	ldi	r23, 0x00	; 0
    1220:	75 95       	asr	r23
    1222:	67 95       	ror	r22
    1224:	80 91 bf 01 	lds	r24, 0x01BF	; 0x8001bf <p_My_Status_Data>
    1228:	90 91 c0 01 	lds	r25, 0x01C0	; 0x8001c0 <p_My_Status_Data+0x1>
    122c:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <Get_Pointer_To_Slave_Data>
    1230:	0e 94 51 07 	call	0xea2	; 0xea2 <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
    1234:	60 e4       	ldi	r22, 0x40	; 64
    1236:	70 e0       	ldi	r23, 0x00	; 0
    1238:	80 e0       	ldi	r24, 0x00	; 0
    123a:	90 e0       	ldi	r25, 0x00	; 0
    123c:	0e 94 61 03 	call	0x6c2	; 0x6c2 <Post_Event>
    1240:	0c c0       	rjmp	.+24     	; 0x125a <__vector_12+0xf6>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
    1242:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <p_My_Command_Data>
    1246:	90 91 c2 01 	lds	r25, 0x01C2	; 0x8001c2 <p_My_Command_Data+0x1>
    124a:	0e 94 51 07 	call	0xea2	; 0xea2 <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
    124e:	61 e0       	ldi	r22, 0x01	; 1
    1250:	70 e0       	ldi	r23, 0x00	; 0
    1252:	80 e0       	ldi	r24, 0x00	; 0
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	0e 94 61 03 	call	0x6c2	; 0x6c2 <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
    125a:	81 e0       	ldi	r24, 0x01	; 1
    125c:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
    1260:	03 c0       	rjmp	.+6      	; 0x1268 <__vector_12+0x104>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
    1262:	82 e0       	ldi	r24, 0x02	; 2
    1264:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
    1268:	ff 91       	pop	r31
    126a:	ef 91       	pop	r30
    126c:	bf 91       	pop	r27
    126e:	af 91       	pop	r26
    1270:	9f 91       	pop	r25
    1272:	8f 91       	pop	r24
    1274:	7f 91       	pop	r23
    1276:	6f 91       	pop	r22
    1278:	5f 91       	pop	r21
    127a:	4f 91       	pop	r20
    127c:	3f 91       	pop	r19
    127e:	2f 91       	pop	r18
    1280:	0f 90       	pop	r0
    1282:	0f be       	out	0x3f, r0	; 63
    1284:	0f 90       	pop	r0
    1286:	1f 90       	pop	r1
    1288:	18 95       	reti

0000128a <__vector_13>:

ISR(LIN_ERR_vect)
{
    128a:	1f 92       	push	r1
    128c:	0f 92       	push	r0
    128e:	0f b6       	in	r0, 0x3f	; 63
    1290:	0f 92       	push	r0
    1292:	11 24       	eor	r1, r1
    1294:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    1296:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
    129a:	80 91 be 01 	lds	r24, 0x01BE	; 0x8001be <My_LIN_Error_Count>
    129e:	8f 5f       	subi	r24, 0xFF	; 255
    12a0:	80 93 be 01 	sts	0x01BE, r24	; 0x8001be <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
    12a4:	88 e0       	ldi	r24, 0x08	; 8
    12a6:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
    12aa:	8f 91       	pop	r24
    12ac:	0f 90       	pop	r0
    12ae:	0f be       	out	0x3f, r0	; 63
    12b0:	0f 90       	pop	r0
    12b2:	1f 90       	pop	r1
    12b4:	18 95       	reti

000012b6 <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    12b6:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12b8:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
    12ba:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
    12be:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
    12c2:	84 e2       	ldi	r24, 0x24	; 36
    12c4:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
    12c8:	84 b1       	in	r24, 0x04	; 4
    12ca:	88 61       	ori	r24, 0x18	; 24
    12cc:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
    12ce:	87 e8       	ldi	r24, 0x87	; 135
    12d0:	93 e1       	ldi	r25, 0x13	; 19
    12d2:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
    12d6:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
    12da:	8f ef       	ldi	r24, 0xFF	; 255
    12dc:	9f ef       	ldi	r25, 0xFF	; 255
    12de:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
    12e2:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
    12e6:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
    12ea:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
    12ee:	82 ef       	ldi	r24, 0xF2	; 242
    12f0:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
    12f4:	e1 e8       	ldi	r30, 0x81	; 129
    12f6:	f0 e0       	ldi	r31, 0x00	; 0
    12f8:	88 e1       	ldi	r24, 0x18	; 24
    12fa:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= TIMER_1_PRESCALE;
    12fc:	80 81       	ld	r24, Z
    12fe:	82 60       	ori	r24, 0x02	; 2
    1300:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1302:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    1304:	08 95       	ret

00001306 <Get_Pointer_To_Slave_Parameters>:
****************************************************************************/
const slave_parameters_t * Get_Pointer_To_Slave_Parameters(uint8_t slave_num)
{
    // Ensure the slave_base_id is within slave bounds
    if  (   (LOWEST_SLAVE_NUMBER > slave_num)
            ||
    1306:	9f ef       	ldi	r25, 0xFF	; 255
    1308:	98 0f       	add	r25, r24

****************************************************************************/
const slave_parameters_t * Get_Pointer_To_Slave_Parameters(uint8_t slave_num)
{
    // Ensure the slave_base_id is within slave bounds
    if  (   (LOWEST_SLAVE_NUMBER > slave_num)
    130a:	99 30       	cpi	r25, 0x09	; 9
    130c:	70 f4       	brcc	.+28     	; 0x132a <Get_Pointer_To_Slave_Parameters+0x24>
        // Return false
        return NULL;
    }

    // Return the pointer to the requested slave parameters
    return (&Slave_Parameters[0]+slave_num-LOWEST_SLAVE_NUMBER);
    130e:	28 2f       	mov	r18, r24
    1310:	30 e0       	ldi	r19, 0x00	; 0
    1312:	c9 01       	movw	r24, r18
    1314:	82 95       	swap	r24
    1316:	92 95       	swap	r25
    1318:	90 7f       	andi	r25, 0xF0	; 240
    131a:	98 27       	eor	r25, r24
    131c:	80 7f       	andi	r24, 0xF0	; 240
    131e:	98 27       	eor	r25, r24
    1320:	82 1b       	sub	r24, r18
    1322:	93 0b       	sbc	r25, r19
    1324:	8f 5b       	subi	r24, 0xBF	; 191
    1326:	9f 4f       	sbci	r25, 0xFF	; 255
    1328:	08 95       	ret
            ||
            (HIGHEST_SLAVE_NUMBER < slave_num)
        )
    {
        // Return false
        return NULL;
    132a:	80 e0       	ldi	r24, 0x00	; 0
    132c:	90 e0       	ldi	r25, 0x00	; 0
    }

    // Return the pointer to the requested slave parameters
    return (&Slave_Parameters[0]+slave_num-LOWEST_SLAVE_NUMBER);
}
    132e:	08 95       	ret

00001330 <SPI_Initialize>:
        Initializes the SPI module as a master/slave and sets SPI TX/RX buffer
        address

****************************************************************************/
void SPI_Initialize(void)
{
    1330:	cf 93       	push	r28
    1332:	df 93       	push	r29
    // Identify node type
    Master_Slave_Identifier = SPI_MASTER;
    1334:	10 92 20 02 	sts	0x0220, r1	; 0x800220 <Master_Slave_Identifier>
    
    if (SPI_MASTER == Master_Slave_Identifier)
    {
        // SPI Data Direction Register (DDR_SPI) = DDRA
        // Set MOSI, SS and SCK output, all others input
        DDR_SPI |= (1<<MOSI)|(1<<SCK)|(1<<SS);
    1338:	81 b1       	in	r24, 0x01	; 1
    133a:	80 67       	ori	r24, 0x70	; 112
    133c:	81 b9       	out	0x01, r24	; 1
		//DDR_SPI &= ~(1<<SS);

        // Enable interrupt on transmission complete, enable SPI and set as master,
        // set clock rate io_clk/4, MSB transmitted first, Sample on rising edge 
        SPCR = (1<<SPIE)|(1<<SPE)|(1<<MSTR);
    133e:	80 ed       	ldi	r24, 0xD0	; 208
    1340:	8c bd       	out	0x2c, r24	; 44

        // Raise SS from master at Init
        PORTA |= (1<<SS);
    1342:	16 9a       	sbi	0x02, 6	; 2

        // Reset indices
        Buffer_Index = 0;
    1344:	10 92 cf 01 	sts	0x01CF, r1	; 0x8001cf <Buffer_Index>
        TX_Index = 0;
    1348:	10 92 cc 01 	sts	0x01CC, r1	; 0x8001cc <TX_Index>
		RX_Index = 0;
    134c:	10 92 cd 01 	sts	0x01CD, r1	; 0x8001cd <RX_Index>
    1350:	e9 ee       	ldi	r30, 0xE9	; 233
    1352:	f1 e0       	ldi	r31, 0x01	; 1
    1354:	a0 ed       	ldi	r26, 0xD0	; 208
    1356:	b1 e0       	ldi	r27, 0x01	; 1
    1358:	24 ee       	ldi	r18, 0xE4	; 228
    135a:	31 e0       	ldi	r19, 0x01	; 1
    for (int row = 0; row < COMMAND_BUFFER_SIZE; row++)
    {
        // Set all bytes of Command_Buffer to 0xff = UNASSIGNED
        for (int col = 0; col < MAX_COMMAND_TX_SIZE; col++)
        {
            Command_Buffer[row][col] = 0xFF;    // Set as unassigned
    135c:	8f ef       	ldi	r24, 0xFF	; 255
    135e:	ef 01       	movw	r28, r30
    1360:	25 97       	sbiw	r28, 0x05	; 5
    1362:	88 83       	st	Y, r24
    1364:	21 96       	adiw	r28, 0x01	; 1
    1366:	88 83       	st	Y, r24
    1368:	21 96       	adiw	r28, 0x01	; 1
    136a:	88 83       	st	Y, r24
    136c:	21 96       	adiw	r28, 0x01	; 1
    136e:	88 83       	st	Y, r24
    1370:	21 96       	adiw	r28, 0x01	; 1
    1372:	88 83       	st	Y, r24
    1374:	80 83       	st	Z, r24
        }
        // Set all pointers of Receive List to NULL 
        for (int col = 0; col < MAX_COMMAND_RX_SIZE; col++)
        {
            Receive_List[row][col] = NULL;     // Set as unassigned
    1376:	1d 92       	st	X+, r1
    1378:	1d 92       	st	X+, r1
    137a:	36 96       	adiw	r30, 0x06	; 6

****************************************************************************/

static void Reset_Command_Receive_Buffer(void)
{
    for (int row = 0; row < COMMAND_BUFFER_SIZE; row++)
    137c:	a2 17       	cp	r26, r18
    137e:	b3 07       	cpc	r27, r19
    1380:	71 f7       	brne	.-36     	; 0x135e <SPI_Initialize+0x2e>
        TX_Index = 0;
        RX_Index = 0;

        Reset_Command_Receive_Buffer();
    }
}
    1382:	df 91       	pop	r29
    1384:	cf 91       	pop	r28
    1386:	08 95       	ret

00001388 <SPI_Start_Command>:

****************************************************************************/

void SPI_Start_Command (void)
{
	Expected_TX_Length = Command_Buffer[Buffer_Index][TX_LENGTH_BYTE];
    1388:	80 91 cf 01 	lds	r24, 0x01CF	; 0x8001cf <Buffer_Index>
    138c:	90 e0       	ldi	r25, 0x00	; 0
    138e:	fc 01       	movw	r30, r24
    1390:	ee 0f       	add	r30, r30
    1392:	ff 1f       	adc	r31, r31
    1394:	df 01       	movw	r26, r30
    1396:	a8 0f       	add	r26, r24
    1398:	b9 1f       	adc	r27, r25
    139a:	aa 0f       	add	r26, r26
    139c:	bb 1f       	adc	r27, r27
    139e:	ac 51       	subi	r26, 0x1C	; 28
    13a0:	be 4f       	sbci	r27, 0xFE	; 254
    13a2:	2c 91       	ld	r18, X
    13a4:	20 93 cb 01 	sts	0x01CB, r18	; 0x8001cb <Expected_TX_Length>
	Expected_RX_Length = Command_Buffer[Buffer_Index][RX_LENGTH_BYTE];
    13a8:	fd 01       	movw	r30, r26
    13aa:	81 81       	ldd	r24, Z+1	; 0x01
    13ac:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <Expected_RX_Length>
	
	// Set RX data index
	RX_Index = 0;
    13b0:	10 92 cd 01 	sts	0x01CD, r1	; 0x8001cd <RX_Index>
	
    // Set TX data index
    TX_Index = 0;
    13b4:	10 92 cc 01 	sts	0x01CC, r1	; 0x8001cc <TX_Index>
	
	// State in TX
	In_Tx = true;
    13b8:	81 e0       	ldi	r24, 0x01	; 1
    13ba:	80 93 c9 01 	sts	0x01C9, r24	; 0x8001c9 <In_Tx>

    //Debug line
    if (Expected_TX_Length == 0xff)
    13be:	2f 3f       	cpi	r18, 0xFF	; 255
    13c0:	99 f4       	brne	.+38     	; 0x13e8 <SPI_Start_Command+0x60>
    {
        counter_value++;
    13c2:	80 91 c5 01 	lds	r24, 0x01C5	; 0x8001c5 <counter_value>
    13c6:	90 91 c6 01 	lds	r25, 0x01C6	; 0x8001c6 <counter_value+0x1>
    13ca:	a0 91 c7 01 	lds	r26, 0x01C7	; 0x8001c7 <counter_value+0x2>
    13ce:	b0 91 c8 01 	lds	r27, 0x01C8	; 0x8001c8 <counter_value+0x3>
    13d2:	01 96       	adiw	r24, 0x01	; 1
    13d4:	a1 1d       	adc	r26, r1
    13d6:	b1 1d       	adc	r27, r1
    13d8:	80 93 c5 01 	sts	0x01C5, r24	; 0x8001c5 <counter_value>
    13dc:	90 93 c6 01 	sts	0x01C6, r25	; 0x8001c6 <counter_value+0x1>
    13e0:	a0 93 c7 01 	sts	0x01C7, r26	; 0x8001c7 <counter_value+0x2>
    13e4:	b0 93 c8 01 	sts	0x01C8, r27	; 0x8001c8 <counter_value+0x3>
    }

    // Set slave select low to indicate start of transmission
    PORTA &= ~(1<<SS);
    13e8:	16 98       	cbi	0x02, 6	; 2
    13ea:	08 95       	ret

000013ec <SPI_End_Command>:
****************************************************************************/

void SPI_End_Command (void)
{
    // Set slave select high to indicate end of transmission
    PORTA |= (1<<SS);
    13ec:	16 9a       	sbi	0x02, 6	; 2
    13ee:	08 95       	ret

000013f0 <SPI_Transmit>:
****************************************************************************/

void SPI_Transmit (void)
{
    // Send byte out
    SPDR = Command_Buffer[Buffer_Index][TX_Index + LENGTH_BYTES];
    13f0:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <Buffer_Index>
    13f4:	30 91 cc 01 	lds	r19, 0x01CC	; 0x8001cc <TX_Index>
    13f8:	82 2f       	mov	r24, r18
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	82 0f       	add	r24, r18
    13fe:	91 1d       	adc	r25, r1
    1400:	82 0f       	add	r24, r18
    1402:	91 1d       	adc	r25, r1
    1404:	fc 01       	movw	r30, r24
    1406:	ee 0f       	add	r30, r30
    1408:	ff 1f       	adc	r31, r31
    140a:	ec 51       	subi	r30, 0x1C	; 28
    140c:	fe 4f       	sbci	r31, 0xFE	; 254
    140e:	e3 0f       	add	r30, r19
    1410:	f1 1d       	adc	r31, r1
    1412:	82 81       	ldd	r24, Z+2	; 0x02
    1414:	8e bd       	out	0x2e, r24	; 46
	
	if (In_Tx)
    1416:	80 91 c9 01 	lds	r24, 0x01C9	; 0x8001c9 <In_Tx>
    141a:	88 23       	and	r24, r24
    141c:	31 f0       	breq	.+12     	; 0x142a <SPI_Transmit+0x3a>
	{
		// Increment Transmit Index
		TX_Index++;		
    141e:	80 91 cc 01 	lds	r24, 0x01CC	; 0x8001cc <TX_Index>
    1422:	8f 5f       	subi	r24, 0xFF	; 255
    1424:	80 93 cc 01 	sts	0x01CC, r24	; 0x8001cc <TX_Index>
    1428:	08 95       	ret
		/*
		// Increment Receive Index
		RX_Index++;
		*/
		// Increment Transmit Index
		TX_Index++;
    142a:	80 91 cc 01 	lds	r24, 0x01CC	; 0x8001cc <TX_Index>
    142e:	8f 5f       	subi	r24, 0xFF	; 255
    1430:	80 93 cc 01 	sts	0x01CC, r24	; 0x8001cc <TX_Index>
    1434:	08 95       	ret

00001436 <Write_SPI>:
    Description
        Fills in current command into SPI command buffer
****************************************************************************/

void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
    1436:	af 92       	push	r10
    1438:	bf 92       	push	r11
    143a:	cf 92       	push	r12
    143c:	df 92       	push	r13
    143e:	ef 92       	push	r14
    1440:	ff 92       	push	r15
    1442:	0f 93       	push	r16
    1444:	1f 93       	push	r17
    1446:	cf 93       	push	r28
    1448:	df 93       	push	r29
    144a:	d8 2e       	mov	r13, r24
    144c:	c6 2e       	mov	r12, r22
    144e:	ea 01       	movw	r28, r20
    1450:	79 01       	movw	r14, r18
	counter_value = query_counter();
    1452:	0e 94 1b 04 	call	0x836	; 0x836 <query_counter>
    1456:	60 93 c5 01 	sts	0x01C5, r22	; 0x8001c5 <counter_value>
    145a:	70 93 c6 01 	sts	0x01C6, r23	; 0x8001c6 <counter_value+0x1>
    145e:	80 93 c7 01 	sts	0x01C7, r24	; 0x8001c7 <counter_value+0x2>
    1462:	90 93 c8 01 	sts	0x01C8, r25	; 0x8001c8 <counter_value+0x3>
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    1466:	8d 2d       	mov	r24, r13
    1468:	90 e0       	ldi	r25, 0x00	; 0
    146a:	8c 01       	movw	r16, r24
    146c:	0e 5f       	subi	r16, 0xFE	; 254
    146e:	1f 4f       	sbci	r17, 0xFF	; 255
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
    1470:	20 91 ce 01 	lds	r18, 0x01CE	; 0x8001ce <Next_Available_Row>
    1474:	30 e0       	ldi	r19, 0x00	; 0
    1476:	de 01       	movw	r26, r28
    1478:	12 97       	sbiw	r26, 0x02	; 2
    147a:	c9 01       	movw	r24, r18
    147c:	88 0f       	add	r24, r24
    147e:	99 1f       	adc	r25, r25
    1480:	82 0f       	add	r24, r18
    1482:	93 1f       	adc	r25, r19
    1484:	88 0f       	add	r24, r24
    1486:	99 1f       	adc	r25, r25
    1488:	e0 e0       	ldi	r30, 0x00	; 0
    148a:	f0 e0       	ldi	r31, 0x00	; 0
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
    148c:	9c 01       	movw	r18, r24
    148e:	2c 51       	subi	r18, 0x1C	; 28
    1490:	3e 4f       	sbci	r19, 0xFE	; 254
    1492:	59 01       	movw	r10, r18
    1494:	2f 5f       	subi	r18, 0xFF	; 255
    1496:	3f 4f       	sbci	r19, 0xFF	; 255
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
    1498:	30 97       	sbiw	r30, 0x00	; 0
    149a:	19 f4       	brne	.+6      	; 0x14a2 <Write_SPI+0x6c>
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
    149c:	e5 01       	movw	r28, r10
    149e:	d8 82       	st	Y, r13
    14a0:	0e c0       	rjmp	.+28     	; 0x14be <Write_SPI+0x88>
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
    14a2:	e1 30       	cpi	r30, 0x01	; 1
    14a4:	f1 05       	cpc	r31, r1
    14a6:	19 f4       	brne	.+6      	; 0x14ae <Write_SPI+0x78>
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
    14a8:	e9 01       	movw	r28, r18
    14aa:	c8 82       	st	Y, r12
    14ac:	08 c0       	rjmp	.+16     	; 0x14be <Write_SPI+0x88>
        }
        // Fill in remaining data to TX
        else
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
    14ae:	6c 91       	ld	r22, X
    14b0:	af 01       	movw	r20, r30
    14b2:	48 0f       	add	r20, r24
    14b4:	59 1f       	adc	r21, r25
    14b6:	4c 51       	subi	r20, 0x1C	; 28
    14b8:	5e 4f       	sbci	r21, 0xFE	; 254
    14ba:	ea 01       	movw	r28, r20
    14bc:	68 83       	st	Y, r22
void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
	counter_value = query_counter();
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    14be:	31 96       	adiw	r30, 0x01	; 1
    14c0:	11 96       	adiw	r26, 0x01	; 1
    14c2:	e0 17       	cp	r30, r16
    14c4:	f1 07       	cpc	r31, r17
    14c6:	44 f3       	brlt	.-48     	; 0x1498 <Write_SPI+0x62>
    14c8:	32 c0       	rjmp	.+100    	; 0x152e <Write_SPI+0xf8>
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
        }
    }
    // If reached Command Buffer end
    if (Next_Available_Row == COMMAND_BUFFER_SIZE - 1)
    14ca:	80 91 ce 01 	lds	r24, 0x01CE	; 0x8001ce <Next_Available_Row>
    14ce:	89 30       	cpi	r24, 0x09	; 9
    14d0:	19 f4       	brne	.+6      	; 0x14d8 <Write_SPI+0xa2>
    {
        Next_Available_Row = 0;
    14d2:	10 92 ce 01 	sts	0x01CE, r1	; 0x8001ce <Next_Available_Row>
    14d6:	03 c0       	rjmp	.+6      	; 0x14de <Write_SPI+0xa8>
    }
    else
    {
        Next_Available_Row++;
    14d8:	8f 5f       	subi	r24, 0xFF	; 255
    14da:	80 93 ce 01 	sts	0x01CE, r24	; 0x8001ce <Next_Available_Row>
    }
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE && Command_Buffer[Buffer_Index][TX_LENGTH_BYTE] != 0xFF )
    14de:	0e 94 a2 0b 	call	0x1744	; 0x1744 <Query_SPI_State>
    14e2:	81 11       	cpse	r24, r1
    14e4:	27 c0       	rjmp	.+78     	; 0x1534 <Write_SPI+0xfe>
    14e6:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <Buffer_Index>
    14ea:	82 2f       	mov	r24, r18
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	82 0f       	add	r24, r18
    14f0:	91 1d       	adc	r25, r1
    14f2:	82 0f       	add	r24, r18
    14f4:	91 1d       	adc	r25, r1
    14f6:	88 0f       	add	r24, r24
    14f8:	99 1f       	adc	r25, r25
    14fa:	fc 01       	movw	r30, r24
    14fc:	ec 51       	subi	r30, 0x1C	; 28
    14fe:	fe 4f       	sbci	r31, 0xFE	; 254
    1500:	80 81       	ld	r24, Z
    1502:	8f 3f       	cpi	r24, 0xFF	; 255
    1504:	b9 f0       	breq	.+46     	; 0x1534 <Write_SPI+0xfe>
    {
        Post_Event(EVT_SPI_START);
    1506:	60 e0       	ldi	r22, 0x00	; 0
    1508:	70 e4       	ldi	r23, 0x40	; 64
    150a:	80 e0       	ldi	r24, 0x00	; 0
    150c:	90 e0       	ldi	r25, 0x00	; 0
    150e:	0e 94 61 03 	call	0x6c2	; 0x6c2 <Post_Event>
    1512:	10 c0       	rjmp	.+32     	; 0x1534 <Write_SPI+0xfe>
    if (RX_Length > 0)
    {
        for (int i = 0; i < RX_Length; i++)
        {
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
    1514:	f7 01       	movw	r30, r14
    1516:	80 81       	ld	r24, Z
    1518:	91 81       	ldd	r25, Z+1	; 0x01
    151a:	e0 91 ce 01 	lds	r30, 0x01CE	; 0x8001ce <Next_Available_Row>
    151e:	f0 e0       	ldi	r31, 0x00	; 0
    1520:	ee 0f       	add	r30, r30
    1522:	ff 1f       	adc	r31, r31
    1524:	e0 53       	subi	r30, 0x30	; 48
    1526:	fe 4f       	sbci	r31, 0xFE	; 254
    1528:	91 83       	std	Z+1, r25	; 0x01
    152a:	80 83       	st	Z, r24
    152c:	ce cf       	rjmp	.-100    	; 0x14ca <Write_SPI+0x94>
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
        }   
    }
    // Data is expected to be received
    if (RX_Length > 0)
    152e:	c1 10       	cpse	r12, r1
    1530:	f1 cf       	rjmp	.-30     	; 0x1514 <Write_SPI+0xde>
    1532:	cb cf       	rjmp	.-106    	; 0x14ca <Write_SPI+0x94>
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE && Command_Buffer[Buffer_Index][TX_LENGTH_BYTE] != 0xFF )
    {
        Post_Event(EVT_SPI_START);
    }
}
    1534:	df 91       	pop	r29
    1536:	cf 91       	pop	r28
    1538:	1f 91       	pop	r17
    153a:	0f 91       	pop	r16
    153c:	ff 90       	pop	r15
    153e:	ef 90       	pop	r14
    1540:	df 90       	pop	r13
    1542:	cf 90       	pop	r12
    1544:	bf 90       	pop	r11
    1546:	af 90       	pop	r10
    1548:	08 95       	ret

0000154a <__vector_14>:
        Handles SPI transmission completed interrupts

****************************************************************************/

ISR(SPI_STC_vect)
{
    154a:	1f 92       	push	r1
    154c:	0f 92       	push	r0
    154e:	0f b6       	in	r0, 0x3f	; 63
    1550:	0f 92       	push	r0
    1552:	11 24       	eor	r1, r1
    1554:	2f 93       	push	r18
    1556:	3f 93       	push	r19
    1558:	4f 93       	push	r20
    155a:	5f 93       	push	r21
    155c:	6f 93       	push	r22
    155e:	7f 93       	push	r23
    1560:	8f 93       	push	r24
    1562:	9f 93       	push	r25
    1564:	af 93       	push	r26
    1566:	bf 93       	push	r27
    1568:	ef 93       	push	r30
    156a:	ff 93       	push	r31
    if (Master_Slave_Identifier == SPI_MASTER)
    156c:	80 91 20 02 	lds	r24, 0x0220	; 0x800220 <Master_Slave_Identifier>
    1570:	81 11       	cpse	r24, r1
    1572:	87 c0       	rjmp	.+270    	; 0x1682 <__vector_14+0x138>
    {
        // Clear the SPI Interrupt Flag (is done by reading the SPSR Register)
        uint8_t SPSR_Status = SPSR;
    1574:	8d b5       	in	r24, 0x2d	; 45
        // Do nothing if statement to "use" the variable
        if (SPSR_Status);
		
		// Once a transmit has been completed
		if (In_Tx)
    1576:	80 91 c9 01 	lds	r24, 0x01C9	; 0x8001c9 <In_Tx>
    157a:	88 23       	and	r24, r24
    157c:	e1 f0       	breq	.+56     	; 0x15b6 <__vector_14+0x6c>
		{
            // If more bytes left to transmit post transmission event
			if (TX_Index <= Expected_TX_Length)
    157e:	90 91 cc 01 	lds	r25, 0x01CC	; 0x8001cc <TX_Index>
    1582:	80 91 cb 01 	lds	r24, 0x01CB	; 0x8001cb <Expected_TX_Length>
    1586:	89 17       	cp	r24, r25
    1588:	a0 f0       	brcs	.+40     	; 0x15b2 <__vector_14+0x68>
			{
				if ((TX_Index == Expected_TX_Length) && Expected_RX_Length == 0)
    158a:	98 13       	cpse	r25, r24
    158c:	07 c0       	rjmp	.+14     	; 0x159c <__vector_14+0x52>
    158e:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <Expected_RX_Length>
    1592:	81 11       	cpse	r24, r1
    1594:	03 c0       	rjmp	.+6      	; 0x159c <__vector_14+0x52>
				{
					In_Tx = false;									
    1596:	10 92 c9 01 	sts	0x01C9, r1	; 0x8001c9 <In_Tx>
    159a:	0d c0       	rjmp	.+26     	; 0x15b6 <__vector_14+0x6c>
				}
				else
				{
					Post_Event(EVT_SPI_SEND_BYTE);
    159c:	60 e0       	ldi	r22, 0x00	; 0
    159e:	70 e8       	ldi	r23, 0x80	; 128
    15a0:	80 e0       	ldi	r24, 0x00	; 0
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	0e 94 61 03 	call	0x6c2	; 0x6c2 <Post_Event>
			{
				In_Tx = false;
			}
		}
		
		if (!In_Tx)
    15a8:	80 91 c9 01 	lds	r24, 0x01C9	; 0x8001c9 <In_Tx>
    15ac:	81 11       	cpse	r24, r1
    15ae:	69 c0       	rjmp	.+210    	; 0x1682 <__vector_14+0x138>
    15b0:	02 c0       	rjmp	.+4      	; 0x15b6 <__vector_14+0x6c>
					Post_Event(EVT_SPI_SEND_BYTE);
				}
			}
			else
			{
				In_Tx = false;
    15b2:	10 92 c9 01 	sts	0x01C9, r1	; 0x8001c9 <In_Tx>
			}
		}
		
		if (!In_Tx)
		{
			if (Expected_RX_Length > 0)
    15b6:	90 91 ca 01 	lds	r25, 0x01CA	; 0x8001ca <Expected_RX_Length>
    15ba:	99 23       	and	r25, r25
    15bc:	e9 f0       	breq	.+58     	; 0x15f8 <__vector_14+0xae>
			{
				*(Receive_List[Buffer_Index][RX_Index]) = SPDR;
    15be:	80 91 cd 01 	lds	r24, 0x01CD	; 0x8001cd <RX_Index>
    15c2:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <Buffer_Index>
    15c6:	e8 2f       	mov	r30, r24
    15c8:	f0 e0       	ldi	r31, 0x00	; 0
    15ca:	e2 0f       	add	r30, r18
    15cc:	f1 1d       	adc	r31, r1
    15ce:	ee 0f       	add	r30, r30
    15d0:	ff 1f       	adc	r31, r31
    15d2:	e0 53       	subi	r30, 0x30	; 48
    15d4:	fe 4f       	sbci	r31, 0xFE	; 254
    15d6:	01 90       	ld	r0, Z+
    15d8:	f0 81       	ld	r31, Z
    15da:	e0 2d       	mov	r30, r0
    15dc:	2e b5       	in	r18, 0x2e	; 46
    15de:	20 83       	st	Z, r18
				RX_Index++;				
    15e0:	8f 5f       	subi	r24, 0xFF	; 255
    15e2:	80 93 cd 01 	sts	0x01CD, r24	; 0x8001cd <RX_Index>
			}
			if (RX_Index < Expected_RX_Length)
    15e6:	89 17       	cp	r24, r25
    15e8:	38 f4       	brcc	.+14     	; 0x15f8 <__vector_14+0xae>
			{
				Post_Event(EVT_SPI_RECV_BYTE);
    15ea:	60 e0       	ldi	r22, 0x00	; 0
    15ec:	70 e0       	ldi	r23, 0x00	; 0
    15ee:	81 e0       	ldi	r24, 0x01	; 1
    15f0:	90 e0       	ldi	r25, 0x00	; 0
    15f2:	0e 94 61 03 	call	0x6c2	; 0x6c2 <Post_Event>
    15f6:	45 c0       	rjmp	.+138    	; 0x1682 <__vector_14+0x138>
static void Update_Buffer_Index(void)
{
    // Set current row of command buffer to unassigned (0xFF)
    for (int i = 0; i < MAX_COMMAND_TX_SIZE; i++)
    {
        Command_Buffer[Buffer_Index][i] = 0xFF;
    15f8:	30 91 cf 01 	lds	r19, 0x01CF	; 0x8001cf <Buffer_Index>
    15fc:	83 2f       	mov	r24, r19
    15fe:	90 e0       	ldi	r25, 0x00	; 0
    1600:	ac 01       	movw	r20, r24
    1602:	44 0f       	add	r20, r20
    1604:	55 1f       	adc	r21, r21
    1606:	fa 01       	movw	r30, r20
    1608:	e8 0f       	add	r30, r24
    160a:	f9 1f       	adc	r31, r25
    160c:	ee 0f       	add	r30, r30
    160e:	ff 1f       	adc	r31, r31
    1610:	ec 51       	subi	r30, 0x1C	; 28
    1612:	fe 4f       	sbci	r31, 0xFE	; 254
    1614:	2f ef       	ldi	r18, 0xFF	; 255
    1616:	20 83       	st	Z, r18
    1618:	21 83       	std	Z+1, r18	; 0x01
    161a:	22 83       	std	Z+2, r18	; 0x02
    161c:	23 83       	std	Z+3, r18	; 0x03
    161e:	24 83       	std	Z+4, r18	; 0x04
    1620:	fa 01       	movw	r30, r20
    1622:	e8 0f       	add	r30, r24
    1624:	f9 1f       	adc	r31, r25
    1626:	ee 0f       	add	r30, r30
    1628:	ff 1f       	adc	r31, r31
    162a:	ec 51       	subi	r30, 0x1C	; 28
    162c:	fe 4f       	sbci	r31, 0xFE	; 254
    162e:	25 83       	std	Z+5, r18	; 0x05
    }
    // Point current receive list row to NULL
    for (int i = 0; i < MAX_COMMAND_RX_SIZE; i++)
    {
        Receive_List[Buffer_Index][i] = NULL;
    1630:	fa 01       	movw	r30, r20
    1632:	e0 53       	subi	r30, 0x30	; 48
    1634:	fe 4f       	sbci	r31, 0xFE	; 254
    1636:	11 82       	std	Z+1, r1	; 0x01
    1638:	10 82       	st	Z, r1
    }
    // If at end of buffer
    if (Buffer_Index == COMMAND_BUFFER_SIZE - 1)
    163a:	39 30       	cpi	r19, 0x09	; 9
    163c:	19 f4       	brne	.+6      	; 0x1644 <__vector_14+0xfa>
    {
        Buffer_Index = 0;
    163e:	10 92 cf 01 	sts	0x01CF, r1	; 0x8001cf <Buffer_Index>
    1642:	03 c0       	rjmp	.+6      	; 0x164a <__vector_14+0x100>
    }
    else
    {
        Buffer_Index++;
    1644:	3f 5f       	subi	r19, 0xFF	; 255
    1646:	30 93 cf 01 	sts	0x01CF, r19	; 0x8001cf <Buffer_Index>
    }
    // If buffer has pending transmits
    if (Command_Buffer[Buffer_Index][TX_LENGTH_BYTE] != 0xFF)
    164a:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <Buffer_Index>
    164e:	82 2f       	mov	r24, r18
    1650:	90 e0       	ldi	r25, 0x00	; 0
    1652:	82 0f       	add	r24, r18
    1654:	91 1d       	adc	r25, r1
    1656:	82 0f       	add	r24, r18
    1658:	91 1d       	adc	r25, r1
    165a:	88 0f       	add	r24, r24
    165c:	99 1f       	adc	r25, r25
    165e:	fc 01       	movw	r30, r24
    1660:	ec 51       	subi	r30, 0x1C	; 28
    1662:	fe 4f       	sbci	r31, 0xFE	; 254
    1664:	80 81       	ld	r24, Z
    1666:	8f 3f       	cpi	r24, 0xFF	; 255
    1668:	31 f0       	breq	.+12     	; 0x1676 <__vector_14+0x12c>
    {
        Post_Event(EVT_SPI_START);
    166a:	60 e0       	ldi	r22, 0x00	; 0
    166c:	70 e4       	ldi	r23, 0x40	; 64
    166e:	80 e0       	ldi	r24, 0x00	; 0
    1670:	90 e0       	ldi	r25, 0x00	; 0
    1672:	0e 94 61 03 	call	0x6c2	; 0x6c2 <Post_Event>
				Post_Event(EVT_SPI_RECV_BYTE);
			}
			else if (RX_Index >= Expected_RX_Length)
			{
                Update_Buffer_Index();
				Post_Event(EVT_SPI_END);
    1676:	60 e0       	ldi	r22, 0x00	; 0
    1678:	70 e0       	ldi	r23, 0x00	; 0
    167a:	82 e0       	ldi	r24, 0x02	; 2
    167c:	90 e0       	ldi	r25, 0x00	; 0
    167e:	0e 94 61 03 	call	0x6c2	; 0x6c2 <Post_Event>
    }
	else
	{
		// Not configured to be slave
	}
}
    1682:	ff 91       	pop	r31
    1684:	ef 91       	pop	r30
    1686:	bf 91       	pop	r27
    1688:	af 91       	pop	r26
    168a:	9f 91       	pop	r25
    168c:	8f 91       	pop	r24
    168e:	7f 91       	pop	r23
    1690:	6f 91       	pop	r22
    1692:	5f 91       	pop	r21
    1694:	4f 91       	pop	r20
    1696:	3f 91       	pop	r19
    1698:	2f 91       	pop	r18
    169a:	0f 90       	pop	r0
    169c:	0f be       	out	0x3f, r0	; 63
    169e:	0f 90       	pop	r0
    16a0:	1f 90       	pop	r1
    16a2:	18 95       	reti

000016a4 <Init_SPI_Service>:

****************************************************************************/
void Init_SPI_Service(void)
{
	// Start State Machine from normal state
	Current_State = NORMAL_STATE;
    16a4:	10 92 21 02 	sts	0x0221, r1	; 0x800221 <Current_State>

    // Initialize SPI
    SPI_Initialize();
    16a8:	0e 94 98 09 	call	0x1330	; 0x1330 <SPI_Initialize>
    16ac:	08 95       	ret

000016ae <Run_SPI_Service>:
        Processes events for SPI Message transmit/receive

****************************************************************************/
void Run_SPI_Service(uint32_t event_mask)
{
	switch(Current_State)
    16ae:	20 91 21 02 	lds	r18, 0x0221	; 0x800221 <Current_State>
    16b2:	21 30       	cpi	r18, 0x01	; 1
    16b4:	a9 f0       	breq	.+42     	; 0x16e0 <Run_SPI_Service+0x32>
    16b6:	18 f0       	brcs	.+6      	; 0x16be <Run_SPI_Service+0x10>
    16b8:	22 30       	cpi	r18, 0x02	; 2
    16ba:	89 f1       	breq	.+98     	; 0x171e <Run_SPI_Service+0x70>
    16bc:	08 95       	ret
    {	
		case NORMAL_STATE:
			if (EVT_SPI_START == event_mask)
    16be:	61 15       	cp	r22, r1
    16c0:	70 44       	sbci	r23, 0x40	; 64
    16c2:	81 05       	cpc	r24, r1
    16c4:	91 05       	cpc	r25, r1
    16c6:	e9 f5       	brne	.+122    	; 0x1742 <Run_SPI_Service+0x94>
			{			
                // Initialize SPI for particular command
                SPI_Start_Command();
    16c8:	0e 94 c4 09 	call	0x1388	; 0x1388 <SPI_Start_Command>
				// Switch to sending state
				Current_State = SENDING_STATE;
    16cc:	81 e0       	ldi	r24, 0x01	; 1
    16ce:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <Current_State>
				// Post event to initiate transition
				Post_Event(EVT_SPI_SEND_BYTE);
    16d2:	60 e0       	ldi	r22, 0x00	; 0
    16d4:	70 e8       	ldi	r23, 0x80	; 128
    16d6:	80 e0       	ldi	r24, 0x00	; 0
    16d8:	90 e0       	ldi	r25, 0x00	; 0
    16da:	0e 94 61 03 	call	0x6c2	; 0x6c2 <Post_Event>
    16de:	08 95       	ret
                // Do Nothing
            }	
			break;
		
		case SENDING_STATE:
			if (EVT_SPI_SEND_BYTE == event_mask)
    16e0:	61 15       	cp	r22, r1
    16e2:	20 e8       	ldi	r18, 0x80	; 128
    16e4:	72 07       	cpc	r23, r18
    16e6:	81 05       	cpc	r24, r1
    16e8:	91 05       	cpc	r25, r1
    16ea:	19 f4       	brne	.+6      	; 0x16f2 <Run_SPI_Service+0x44>
			{
    			SPI_Transmit();
    16ec:	0e 94 f8 09 	call	0x13f0	; 0x13f0 <SPI_Transmit>
    16f0:	08 95       	ret
			}
			else if (EVT_SPI_RECV_BYTE == event_mask)
    16f2:	61 15       	cp	r22, r1
    16f4:	71 05       	cpc	r23, r1
    16f6:	21 e0       	ldi	r18, 0x01	; 1
    16f8:	82 07       	cpc	r24, r18
    16fa:	91 05       	cpc	r25, r1
    16fc:	31 f4       	brne	.+12     	; 0x170a <Run_SPI_Service+0x5c>
			{
                SPI_Transmit();
    16fe:	0e 94 f8 09 	call	0x13f0	; 0x13f0 <SPI_Transmit>
				Current_State = RECEIVING_STATE;				
    1702:	82 e0       	ldi	r24, 0x02	; 2
    1704:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <Current_State>
    1708:	08 95       	ret
			}
			else if (EVT_SPI_END == event_mask)
    170a:	61 15       	cp	r22, r1
    170c:	71 05       	cpc	r23, r1
    170e:	82 40       	sbci	r24, 0x02	; 2
    1710:	91 05       	cpc	r25, r1
    1712:	b9 f4       	brne	.+46     	; 0x1742 <Run_SPI_Service+0x94>
			{
                SPI_End_Command();
    1714:	0e 94 f6 09 	call	0x13ec	; 0x13ec <SPI_End_Command>
				Current_State = NORMAL_STATE;
    1718:	10 92 21 02 	sts	0x0221, r1	; 0x800221 <Current_State>
    171c:	08 95       	ret
                // Do Nothing
            }
			break;
		
		case RECEIVING_STATE:
            if (EVT_SPI_RECV_BYTE == event_mask)
    171e:	61 15       	cp	r22, r1
    1720:	71 05       	cpc	r23, r1
    1722:	21 e0       	ldi	r18, 0x01	; 1
    1724:	82 07       	cpc	r24, r18
    1726:	91 05       	cpc	r25, r1
    1728:	19 f4       	brne	.+6      	; 0x1730 <Run_SPI_Service+0x82>
            {
                SPI_Transmit();
    172a:	0e 94 f8 09 	call	0x13f0	; 0x13f0 <SPI_Transmit>
    172e:	08 95       	ret
            }
            if (EVT_SPI_END == event_mask)
    1730:	61 15       	cp	r22, r1
    1732:	71 05       	cpc	r23, r1
    1734:	82 40       	sbci	r24, 0x02	; 2
    1736:	91 05       	cpc	r25, r1
    1738:	21 f4       	brne	.+8      	; 0x1742 <Run_SPI_Service+0x94>
            {
                SPI_End_Command();
    173a:	0e 94 f6 09 	call	0x13ec	; 0x13ec <SPI_End_Command>
                Current_State = NORMAL_STATE;
    173e:	10 92 21 02 	sts	0x0221, r1	; 0x800221 <Current_State>
    1742:	08 95       	ret

00001744 <Query_SPI_State>:
****************************************************************************/

SPI_State_t Query_SPI_State(void)
{
    return Current_State;
}
    1744:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <Current_State>
    1748:	08 95       	ret

0000174a <Init_Timer_Module>:

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ticksperms)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    174a:	e2 e2       	ldi	r30, 0x22	; 34
    174c:	f2 e0       	ldi	r31, 0x02	; 2
    174e:	a6 e2       	ldi	r26, 0x26	; 38
    1750:	b2 e0       	ldi	r27, 0x02	; 2
    1752:	83 e6       	ldi	r24, 0x63	; 99
    1754:	92 e0       	ldi	r25, 0x02	; 2
    1756:	11 82       	std	Z+1, r1	; 0x01
    1758:	10 82       	st	Z, r1
    175a:	13 82       	std	Z+3, r1	; 0x03
    175c:	12 82       	std	Z+2, r1	; 0x02
    175e:	1c 92       	st	X, r1
    1760:	15 82       	std	Z+5, r1	; 0x05
    1762:	16 82       	std	Z+6, r1	; 0x06
    1764:	17 82       	std	Z+7, r1	; 0x07
    1766:	10 86       	std	Z+8, r1	; 0x08
    1768:	11 86       	std	Z+9, r1	; 0x09
    176a:	12 86       	std	Z+10, r1	; 0x0a
    176c:	13 86       	std	Z+11, r1	; 0x0b
    176e:	14 86       	std	Z+12, r1	; 0x0c
    1770:	3d 96       	adiw	r30, 0x0d	; 13
    1772:	1d 96       	adiw	r26, 0x0d	; 13
    1774:	e8 17       	cp	r30, r24
    1776:	f9 07       	cpc	r31, r25
    1778:	71 f7       	brne	.-36     	; 0x1756 <Init_Timer_Module+0xc>
    177a:	15 bc       	out	0x25, r1	; 37
    177c:	16 bc       	out	0x26, r1	; 38
    177e:	18 bc       	out	0x28, r1	; 40
    1780:	88 b5       	in	r24, 0x28	; 40
    1782:	83 58       	subi	r24, 0x83	; 131
    1784:	88 bd       	out	0x28, r24	; 40
    1786:	82 e0       	ldi	r24, 0x02	; 2
    1788:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
    178c:	16 bc       	out	0x26, r1	; 38
    178e:	86 b5       	in	r24, 0x26	; 38
    1790:	83 60       	ori	r24, 0x03	; 3
    1792:	86 bd       	out	0x26, r24	; 38
    1794:	08 95       	ret

00001796 <Register_Timer>:
    1796:	cf 93       	push	r28
    1798:	df 93       	push	r29
    179a:	c0 91 22 02 	lds	r28, 0x0222	; 0x800222 <Timers>
    179e:	d0 91 23 02 	lds	r29, 0x0223	; 0x800223 <Timers+0x1>
    17a2:	c8 17       	cp	r28, r24
    17a4:	d9 07       	cpc	r29, r25
    17a6:	09 f4       	brne	.+2      	; 0x17aa <Register_Timer+0x14>
    17a8:	40 c0       	rjmp	.+128    	; 0x182a <Register_Timer+0x94>
    17aa:	a2 e2       	ldi	r26, 0x22	; 34
    17ac:	b2 e0       	ldi	r27, 0x02	; 2
    17ae:	46 e5       	ldi	r20, 0x56	; 86
    17b0:	52 e0       	ldi	r21, 0x02	; 2
    17b2:	fd 01       	movw	r30, r26
    17b4:	25 85       	ldd	r18, Z+13	; 0x0d
    17b6:	36 85       	ldd	r19, Z+14	; 0x0e
    17b8:	28 17       	cp	r18, r24
    17ba:	39 07       	cpc	r19, r25
    17bc:	b1 f1       	breq	.+108    	; 0x182a <Register_Timer+0x94>
    17be:	3d 96       	adiw	r30, 0x0d	; 13
    17c0:	e4 17       	cp	r30, r20
    17c2:	f5 07       	cpc	r31, r21
    17c4:	b9 f7       	brne	.-18     	; 0x17b4 <Register_Timer+0x1e>
    17c6:	2c c0       	rjmp	.+88     	; 0x1820 <Register_Timer+0x8a>
    17c8:	1d 96       	adiw	r26, 0x0d	; 13
    17ca:	4d 91       	ld	r20, X+
    17cc:	5c 91       	ld	r21, X
    17ce:	1e 97       	sbiw	r26, 0x0e	; 14
    17d0:	45 2b       	or	r20, r21
    17d2:	f9 f4       	brne	.+62     	; 0x1812 <Register_Timer+0x7c>
    17d4:	02 c0       	rjmp	.+4      	; 0x17da <Register_Timer+0x44>
    17d6:	20 e0       	ldi	r18, 0x00	; 0
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	f9 01       	movw	r30, r18
    17dc:	ee 0f       	add	r30, r30
    17de:	ff 1f       	adc	r31, r31
    17e0:	e2 0f       	add	r30, r18
    17e2:	f3 1f       	adc	r31, r19
    17e4:	ee 0f       	add	r30, r30
    17e6:	ff 1f       	adc	r31, r31
    17e8:	ee 0f       	add	r30, r30
    17ea:	ff 1f       	adc	r31, r31
    17ec:	2e 0f       	add	r18, r30
    17ee:	3f 1f       	adc	r19, r31
    17f0:	f9 01       	movw	r30, r18
    17f2:	ee 5d       	subi	r30, 0xDE	; 222
    17f4:	fd 4f       	sbci	r31, 0xFD	; 253
    17f6:	91 83       	std	Z+1, r25	; 0x01
    17f8:	80 83       	st	Z, r24
    17fa:	73 83       	std	Z+3, r23	; 0x03
    17fc:	62 83       	std	Z+2, r22	; 0x02
    17fe:	14 82       	std	Z+4, r1	; 0x04
    1800:	15 82       	std	Z+5, r1	; 0x05
    1802:	16 82       	std	Z+6, r1	; 0x06
    1804:	17 82       	std	Z+7, r1	; 0x07
    1806:	10 86       	std	Z+8, r1	; 0x08
    1808:	11 86       	std	Z+9, r1	; 0x09
    180a:	12 86       	std	Z+10, r1	; 0x0a
    180c:	13 86       	std	Z+11, r1	; 0x0b
    180e:	14 86       	std	Z+12, r1	; 0x0c
    1810:	0c c0       	rjmp	.+24     	; 0x182a <Register_Timer+0x94>
    1812:	2f 5f       	subi	r18, 0xFF	; 255
    1814:	3f 4f       	sbci	r19, 0xFF	; 255
    1816:	1d 96       	adiw	r26, 0x0d	; 13
    1818:	25 30       	cpi	r18, 0x05	; 5
    181a:	31 05       	cpc	r19, r1
    181c:	a9 f6       	brne	.-86     	; 0x17c8 <Register_Timer+0x32>
    181e:	05 c0       	rjmp	.+10     	; 0x182a <Register_Timer+0x94>
    1820:	cd 2b       	or	r28, r29
    1822:	c9 f2       	breq	.-78     	; 0x17d6 <Register_Timer+0x40>
    1824:	21 e0       	ldi	r18, 0x01	; 1
    1826:	30 e0       	ldi	r19, 0x00	; 0
    1828:	cf cf       	rjmp	.-98     	; 0x17c8 <Register_Timer+0x32>
    182a:	df 91       	pop	r29
    182c:	cf 91       	pop	r28
    182e:	08 95       	ret

00001830 <Start_Timer>:
    1830:	cf 92       	push	r12
    1832:	df 92       	push	r13
    1834:	ef 92       	push	r14
    1836:	ff 92       	push	r15
    1838:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <Timers>
    183c:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <Timers+0x1>
    1840:	28 17       	cp	r18, r24
    1842:	39 07       	cpc	r19, r25
    1844:	51 f0       	breq	.+20     	; 0x185a <Start_Timer+0x2a>
    1846:	e2 e2       	ldi	r30, 0x22	; 34
    1848:	f2 e0       	ldi	r31, 0x02	; 2
    184a:	21 e0       	ldi	r18, 0x01	; 1
    184c:	30 e0       	ldi	r19, 0x00	; 0
    184e:	a5 85       	ldd	r26, Z+13	; 0x0d
    1850:	b6 85       	ldd	r27, Z+14	; 0x0e
    1852:	a8 17       	cp	r26, r24
    1854:	b9 07       	cpc	r27, r25
    1856:	11 f5       	brne	.+68     	; 0x189c <Start_Timer+0x6c>
    1858:	02 c0       	rjmp	.+4      	; 0x185e <Start_Timer+0x2e>
    185a:	20 e0       	ldi	r18, 0x00	; 0
    185c:	30 e0       	ldi	r19, 0x00	; 0
    185e:	f9 01       	movw	r30, r18
    1860:	ee 0f       	add	r30, r30
    1862:	ff 1f       	adc	r31, r31
    1864:	e2 0f       	add	r30, r18
    1866:	f3 1f       	adc	r31, r19
    1868:	ee 0f       	add	r30, r30
    186a:	ff 1f       	adc	r31, r31
    186c:	ee 0f       	add	r30, r30
    186e:	ff 1f       	adc	r31, r31
    1870:	2e 0f       	add	r18, r30
    1872:	3f 1f       	adc	r19, r31
    1874:	f9 01       	movw	r30, r18
    1876:	ee 5d       	subi	r30, 0xDE	; 222
    1878:	fd 4f       	sbci	r31, 0xFD	; 253
    187a:	81 e0       	ldi	r24, 0x01	; 1
    187c:	84 83       	std	Z+4, r24	; 0x04
    187e:	15 82       	std	Z+5, r1	; 0x05
    1880:	16 82       	std	Z+6, r1	; 0x06
    1882:	17 82       	std	Z+7, r1	; 0x07
    1884:	10 86       	std	Z+8, r1	; 0x08
    1886:	6a 01       	movw	r12, r20
    1888:	7b 01       	movw	r14, r22
    188a:	cc 0c       	add	r12, r12
    188c:	dd 1c       	adc	r13, r13
    188e:	ee 1c       	adc	r14, r14
    1890:	ff 1c       	adc	r15, r15
    1892:	c1 86       	std	Z+9, r12	; 0x09
    1894:	d2 86       	std	Z+10, r13	; 0x0a
    1896:	e3 86       	std	Z+11, r14	; 0x0b
    1898:	f4 86       	std	Z+12, r15	; 0x0c
    189a:	06 c0       	rjmp	.+12     	; 0x18a8 <Start_Timer+0x78>
    189c:	2f 5f       	subi	r18, 0xFF	; 255
    189e:	3f 4f       	sbci	r19, 0xFF	; 255
    18a0:	3d 96       	adiw	r30, 0x0d	; 13
    18a2:	25 30       	cpi	r18, 0x05	; 5
    18a4:	31 05       	cpc	r19, r1
    18a6:	99 f6       	brne	.-90     	; 0x184e <Start_Timer+0x1e>
    18a8:	ff 90       	pop	r15
    18aa:	ef 90       	pop	r14
    18ac:	df 90       	pop	r13
    18ae:	cf 90       	pop	r12
    18b0:	08 95       	ret

000018b2 <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
    18b2:	1f 92       	push	r1
    18b4:	0f 92       	push	r0
    18b6:	0f b6       	in	r0, 0x3f	; 63
    18b8:	0f 92       	push	r0
    18ba:	11 24       	eor	r1, r1
    18bc:	ef 92       	push	r14
    18be:	ff 92       	push	r15
    18c0:	0f 93       	push	r16
    18c2:	1f 93       	push	r17
    18c4:	2f 93       	push	r18
    18c6:	3f 93       	push	r19
    18c8:	4f 93       	push	r20
    18ca:	5f 93       	push	r21
    18cc:	6f 93       	push	r22
    18ce:	7f 93       	push	r23
    18d0:	8f 93       	push	r24
    18d2:	9f 93       	push	r25
    18d4:	af 93       	push	r26
    18d6:	bf 93       	push	r27
    18d8:	cf 93       	push	r28
    18da:	df 93       	push	r29
    18dc:	ef 93       	push	r30
    18de:	ff 93       	push	r31
    //      then we will miss interrupts for ticks because they will be 
    //      disabled while we are here. Then we would have to wait for the
    //      timer to roll over which would cause time warp.

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
    18e0:	88 b5       	in	r24, 0x28	; 40
    18e2:	83 58       	subi	r24, 0x83	; 131
    18e4:	88 bd       	out	0x28, r24	; 40
    18e6:	06 e2       	ldi	r16, 0x26	; 38
    18e8:	12 e0       	ldi	r17, 0x02	; 2
    18ea:	c2 e2       	ldi	r28, 0x22	; 34
    18ec:	d2 e0       	ldi	r29, 0x02	; 2
    18ee:	0f 2e       	mov	r0, r31
    18f0:	f3 e6       	ldi	r31, 0x63	; 99
    18f2:	ef 2e       	mov	r14, r31
    18f4:	f2 e0       	ldi	r31, 0x02	; 2
    18f6:	ff 2e       	mov	r15, r31
    18f8:	f0 2d       	mov	r31, r0
    18fa:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
    18fc:	80 81       	ld	r24, Z
    18fe:	88 23       	and	r24, r24
    1900:	81 f1       	breq	.+96     	; 0x1962 <__vector_10+0xb0>
    1902:	9e 01       	movw	r18, r28
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
    1904:	89 85       	ldd	r24, Y+9	; 0x09
    1906:	9a 85       	ldd	r25, Y+10	; 0x0a
    1908:	ab 85       	ldd	r26, Y+11	; 0x0b
    190a:	bc 85       	ldd	r27, Y+12	; 0x0c
    190c:	00 97       	sbiw	r24, 0x00	; 0
    190e:	a1 05       	cpc	r26, r1
    1910:	b1 05       	cpc	r27, r1
    1912:	b9 f0       	breq	.+46     	; 0x1942 <__vector_10+0x90>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
    1914:	4d 81       	ldd	r20, Y+5	; 0x05
    1916:	5e 81       	ldd	r21, Y+6	; 0x06
    1918:	6f 81       	ldd	r22, Y+7	; 0x07
    191a:	78 85       	ldd	r23, Y+8	; 0x08
    191c:	4f 5f       	subi	r20, 0xFF	; 255
    191e:	5f 4f       	sbci	r21, 0xFF	; 255
    1920:	6f 4f       	sbci	r22, 0xFF	; 255
    1922:	7f 4f       	sbci	r23, 0xFF	; 255
    1924:	4d 83       	std	Y+5, r20	; 0x05
    1926:	5e 83       	std	Y+6, r21	; 0x06
    1928:	6f 83       	std	Y+7, r22	; 0x07
    192a:	78 87       	std	Y+8, r23	; 0x08
                Timers[i].ticks_remaining -= 1;
    192c:	01 97       	sbiw	r24, 0x01	; 1
    192e:	a1 09       	sbc	r26, r1
    1930:	b1 09       	sbc	r27, r1
    1932:	89 87       	std	Y+9, r24	; 0x09
    1934:	9a 87       	std	Y+10, r25	; 0x0a
    1936:	ab 87       	std	Y+11, r26	; 0x0b
    1938:	bc 87       	std	Y+12, r27	; 0x0c
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
    193a:	89 2b       	or	r24, r25
    193c:	8a 2b       	or	r24, r26
    193e:	8b 2b       	or	r24, r27
    1940:	81 f4       	brne	.+32     	; 0x1962 <__vector_10+0xb0>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
    1942:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
    1944:	d9 01       	movw	r26, r18
    1946:	12 96       	adiw	r26, 0x02	; 2
    1948:	ed 91       	ld	r30, X+
    194a:	fc 91       	ld	r31, X
    194c:	13 97       	sbiw	r26, 0x03	; 3
    194e:	30 97       	sbiw	r30, 0x00	; 0
    1950:	41 f0       	breq	.+16     	; 0x1962 <__vector_10+0xb0>
                {
                    // Execute callback
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
    1952:	8d 91       	ld	r24, X+
    1954:	9c 91       	ld	r25, X
    1956:	dc 01       	movw	r26, r24
    1958:	6d 91       	ld	r22, X+
    195a:	7d 91       	ld	r23, X+
    195c:	8d 91       	ld	r24, X+
    195e:	9c 91       	ld	r25, X
    1960:	09 95       	icall
    1962:	03 5f       	subi	r16, 0xF3	; 243
    1964:	1f 4f       	sbci	r17, 0xFF	; 255
    1966:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    1968:	ce 15       	cp	r28, r14
    196a:	df 05       	cpc	r29, r15
    196c:	31 f6       	brne	.-116    	; 0x18fa <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
    196e:	ff 91       	pop	r31
    1970:	ef 91       	pop	r30
    1972:	df 91       	pop	r29
    1974:	cf 91       	pop	r28
    1976:	bf 91       	pop	r27
    1978:	af 91       	pop	r26
    197a:	9f 91       	pop	r25
    197c:	8f 91       	pop	r24
    197e:	7f 91       	pop	r23
    1980:	6f 91       	pop	r22
    1982:	5f 91       	pop	r21
    1984:	4f 91       	pop	r20
    1986:	3f 91       	pop	r19
    1988:	2f 91       	pop	r18
    198a:	1f 91       	pop	r17
    198c:	0f 91       	pop	r16
    198e:	ff 90       	pop	r15
    1990:	ef 90       	pop	r14
    1992:	0f 90       	pop	r0
    1994:	0f be       	out	0x3f, r0	; 63
    1996:	0f 90       	pop	r0
    1998:	1f 90       	pop	r1
    199a:	18 95       	reti

0000199c <__subsf3>:
    199c:	50 58       	subi	r21, 0x80	; 128

0000199e <__addsf3>:
    199e:	bb 27       	eor	r27, r27
    19a0:	aa 27       	eor	r26, r26
    19a2:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <__addsf3x>
    19a6:	0c 94 e7 0d 	jmp	0x1bce	; 0x1bce <__fp_round>
    19aa:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <__fp_pscA>
    19ae:	38 f0       	brcs	.+14     	; 0x19be <__addsf3+0x20>
    19b0:	0e 94 e0 0d 	call	0x1bc0	; 0x1bc0 <__fp_pscB>
    19b4:	20 f0       	brcs	.+8      	; 0x19be <__addsf3+0x20>
    19b6:	39 f4       	brne	.+14     	; 0x19c6 <__addsf3+0x28>
    19b8:	9f 3f       	cpi	r25, 0xFF	; 255
    19ba:	19 f4       	brne	.+6      	; 0x19c2 <__addsf3+0x24>
    19bc:	26 f4       	brtc	.+8      	; 0x19c6 <__addsf3+0x28>
    19be:	0c 94 d6 0d 	jmp	0x1bac	; 0x1bac <__fp_nan>
    19c2:	0e f4       	brtc	.+2      	; 0x19c6 <__addsf3+0x28>
    19c4:	e0 95       	com	r30
    19c6:	e7 fb       	bst	r30, 7
    19c8:	0c 94 d0 0d 	jmp	0x1ba0	; 0x1ba0 <__fp_inf>

000019cc <__addsf3x>:
    19cc:	e9 2f       	mov	r30, r25
    19ce:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <__fp_split3>
    19d2:	58 f3       	brcs	.-42     	; 0x19aa <__addsf3+0xc>
    19d4:	ba 17       	cp	r27, r26
    19d6:	62 07       	cpc	r22, r18
    19d8:	73 07       	cpc	r23, r19
    19da:	84 07       	cpc	r24, r20
    19dc:	95 07       	cpc	r25, r21
    19de:	20 f0       	brcs	.+8      	; 0x19e8 <__addsf3x+0x1c>
    19e0:	79 f4       	brne	.+30     	; 0x1a00 <__addsf3x+0x34>
    19e2:	a6 f5       	brtc	.+104    	; 0x1a4c <__addsf3x+0x80>
    19e4:	0c 94 1a 0e 	jmp	0x1c34	; 0x1c34 <__fp_zero>
    19e8:	0e f4       	brtc	.+2      	; 0x19ec <__addsf3x+0x20>
    19ea:	e0 95       	com	r30
    19ec:	0b 2e       	mov	r0, r27
    19ee:	ba 2f       	mov	r27, r26
    19f0:	a0 2d       	mov	r26, r0
    19f2:	0b 01       	movw	r0, r22
    19f4:	b9 01       	movw	r22, r18
    19f6:	90 01       	movw	r18, r0
    19f8:	0c 01       	movw	r0, r24
    19fa:	ca 01       	movw	r24, r20
    19fc:	a0 01       	movw	r20, r0
    19fe:	11 24       	eor	r1, r1
    1a00:	ff 27       	eor	r31, r31
    1a02:	59 1b       	sub	r21, r25
    1a04:	99 f0       	breq	.+38     	; 0x1a2c <__addsf3x+0x60>
    1a06:	59 3f       	cpi	r21, 0xF9	; 249
    1a08:	50 f4       	brcc	.+20     	; 0x1a1e <__addsf3x+0x52>
    1a0a:	50 3e       	cpi	r21, 0xE0	; 224
    1a0c:	68 f1       	brcs	.+90     	; 0x1a68 <__addsf3x+0x9c>
    1a0e:	1a 16       	cp	r1, r26
    1a10:	f0 40       	sbci	r31, 0x00	; 0
    1a12:	a2 2f       	mov	r26, r18
    1a14:	23 2f       	mov	r18, r19
    1a16:	34 2f       	mov	r19, r20
    1a18:	44 27       	eor	r20, r20
    1a1a:	58 5f       	subi	r21, 0xF8	; 248
    1a1c:	f3 cf       	rjmp	.-26     	; 0x1a04 <__addsf3x+0x38>
    1a1e:	46 95       	lsr	r20
    1a20:	37 95       	ror	r19
    1a22:	27 95       	ror	r18
    1a24:	a7 95       	ror	r26
    1a26:	f0 40       	sbci	r31, 0x00	; 0
    1a28:	53 95       	inc	r21
    1a2a:	c9 f7       	brne	.-14     	; 0x1a1e <__addsf3x+0x52>
    1a2c:	7e f4       	brtc	.+30     	; 0x1a4c <__addsf3x+0x80>
    1a2e:	1f 16       	cp	r1, r31
    1a30:	ba 0b       	sbc	r27, r26
    1a32:	62 0b       	sbc	r22, r18
    1a34:	73 0b       	sbc	r23, r19
    1a36:	84 0b       	sbc	r24, r20
    1a38:	ba f0       	brmi	.+46     	; 0x1a68 <__addsf3x+0x9c>
    1a3a:	91 50       	subi	r25, 0x01	; 1
    1a3c:	a1 f0       	breq	.+40     	; 0x1a66 <__addsf3x+0x9a>
    1a3e:	ff 0f       	add	r31, r31
    1a40:	bb 1f       	adc	r27, r27
    1a42:	66 1f       	adc	r22, r22
    1a44:	77 1f       	adc	r23, r23
    1a46:	88 1f       	adc	r24, r24
    1a48:	c2 f7       	brpl	.-16     	; 0x1a3a <__addsf3x+0x6e>
    1a4a:	0e c0       	rjmp	.+28     	; 0x1a68 <__addsf3x+0x9c>
    1a4c:	ba 0f       	add	r27, r26
    1a4e:	62 1f       	adc	r22, r18
    1a50:	73 1f       	adc	r23, r19
    1a52:	84 1f       	adc	r24, r20
    1a54:	48 f4       	brcc	.+18     	; 0x1a68 <__addsf3x+0x9c>
    1a56:	87 95       	ror	r24
    1a58:	77 95       	ror	r23
    1a5a:	67 95       	ror	r22
    1a5c:	b7 95       	ror	r27
    1a5e:	f7 95       	ror	r31
    1a60:	9e 3f       	cpi	r25, 0xFE	; 254
    1a62:	08 f0       	brcs	.+2      	; 0x1a66 <__addsf3x+0x9a>
    1a64:	b0 cf       	rjmp	.-160    	; 0x19c6 <__addsf3+0x28>
    1a66:	93 95       	inc	r25
    1a68:	88 0f       	add	r24, r24
    1a6a:	08 f0       	brcs	.+2      	; 0x1a6e <__addsf3x+0xa2>
    1a6c:	99 27       	eor	r25, r25
    1a6e:	ee 0f       	add	r30, r30
    1a70:	97 95       	ror	r25
    1a72:	87 95       	ror	r24
    1a74:	08 95       	ret

00001a76 <__cmpsf2>:
    1a76:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <__fp_cmp>
    1a7a:	08 f4       	brcc	.+2      	; 0x1a7e <__cmpsf2+0x8>
    1a7c:	81 e0       	ldi	r24, 0x01	; 1
    1a7e:	08 95       	ret

00001a80 <__fixunssfsi>:
    1a80:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <__fp_splitA>
    1a84:	88 f0       	brcs	.+34     	; 0x1aa8 <__fixunssfsi+0x28>
    1a86:	9f 57       	subi	r25, 0x7F	; 127
    1a88:	98 f0       	brcs	.+38     	; 0x1ab0 <__fixunssfsi+0x30>
    1a8a:	b9 2f       	mov	r27, r25
    1a8c:	99 27       	eor	r25, r25
    1a8e:	b7 51       	subi	r27, 0x17	; 23
    1a90:	b0 f0       	brcs	.+44     	; 0x1abe <__fixunssfsi+0x3e>
    1a92:	e1 f0       	breq	.+56     	; 0x1acc <__fixunssfsi+0x4c>
    1a94:	66 0f       	add	r22, r22
    1a96:	77 1f       	adc	r23, r23
    1a98:	88 1f       	adc	r24, r24
    1a9a:	99 1f       	adc	r25, r25
    1a9c:	1a f0       	brmi	.+6      	; 0x1aa4 <__fixunssfsi+0x24>
    1a9e:	ba 95       	dec	r27
    1aa0:	c9 f7       	brne	.-14     	; 0x1a94 <__fixunssfsi+0x14>
    1aa2:	14 c0       	rjmp	.+40     	; 0x1acc <__fixunssfsi+0x4c>
    1aa4:	b1 30       	cpi	r27, 0x01	; 1
    1aa6:	91 f0       	breq	.+36     	; 0x1acc <__fixunssfsi+0x4c>
    1aa8:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <__fp_zero>
    1aac:	b1 e0       	ldi	r27, 0x01	; 1
    1aae:	08 95       	ret
    1ab0:	0c 94 1a 0e 	jmp	0x1c34	; 0x1c34 <__fp_zero>
    1ab4:	67 2f       	mov	r22, r23
    1ab6:	78 2f       	mov	r23, r24
    1ab8:	88 27       	eor	r24, r24
    1aba:	b8 5f       	subi	r27, 0xF8	; 248
    1abc:	39 f0       	breq	.+14     	; 0x1acc <__fixunssfsi+0x4c>
    1abe:	b9 3f       	cpi	r27, 0xF9	; 249
    1ac0:	cc f3       	brlt	.-14     	; 0x1ab4 <__fixunssfsi+0x34>
    1ac2:	86 95       	lsr	r24
    1ac4:	77 95       	ror	r23
    1ac6:	67 95       	ror	r22
    1ac8:	b3 95       	inc	r27
    1aca:	d9 f7       	brne	.-10     	; 0x1ac2 <__fixunssfsi+0x42>
    1acc:	3e f4       	brtc	.+14     	; 0x1adc <__fixunssfsi+0x5c>
    1ace:	90 95       	com	r25
    1ad0:	80 95       	com	r24
    1ad2:	70 95       	com	r23
    1ad4:	61 95       	neg	r22
    1ad6:	7f 4f       	sbci	r23, 0xFF	; 255
    1ad8:	8f 4f       	sbci	r24, 0xFF	; 255
    1ada:	9f 4f       	sbci	r25, 0xFF	; 255
    1adc:	08 95       	ret

00001ade <__floatunsisf>:
    1ade:	e8 94       	clt
    1ae0:	09 c0       	rjmp	.+18     	; 0x1af4 <__floatsisf+0x12>

00001ae2 <__floatsisf>:
    1ae2:	97 fb       	bst	r25, 7
    1ae4:	3e f4       	brtc	.+14     	; 0x1af4 <__floatsisf+0x12>
    1ae6:	90 95       	com	r25
    1ae8:	80 95       	com	r24
    1aea:	70 95       	com	r23
    1aec:	61 95       	neg	r22
    1aee:	7f 4f       	sbci	r23, 0xFF	; 255
    1af0:	8f 4f       	sbci	r24, 0xFF	; 255
    1af2:	9f 4f       	sbci	r25, 0xFF	; 255
    1af4:	99 23       	and	r25, r25
    1af6:	a9 f0       	breq	.+42     	; 0x1b22 <__floatsisf+0x40>
    1af8:	f9 2f       	mov	r31, r25
    1afa:	96 e9       	ldi	r25, 0x96	; 150
    1afc:	bb 27       	eor	r27, r27
    1afe:	93 95       	inc	r25
    1b00:	f6 95       	lsr	r31
    1b02:	87 95       	ror	r24
    1b04:	77 95       	ror	r23
    1b06:	67 95       	ror	r22
    1b08:	b7 95       	ror	r27
    1b0a:	f1 11       	cpse	r31, r1
    1b0c:	f8 cf       	rjmp	.-16     	; 0x1afe <__floatsisf+0x1c>
    1b0e:	fa f4       	brpl	.+62     	; 0x1b4e <__floatsisf+0x6c>
    1b10:	bb 0f       	add	r27, r27
    1b12:	11 f4       	brne	.+4      	; 0x1b18 <__floatsisf+0x36>
    1b14:	60 ff       	sbrs	r22, 0
    1b16:	1b c0       	rjmp	.+54     	; 0x1b4e <__floatsisf+0x6c>
    1b18:	6f 5f       	subi	r22, 0xFF	; 255
    1b1a:	7f 4f       	sbci	r23, 0xFF	; 255
    1b1c:	8f 4f       	sbci	r24, 0xFF	; 255
    1b1e:	9f 4f       	sbci	r25, 0xFF	; 255
    1b20:	16 c0       	rjmp	.+44     	; 0x1b4e <__floatsisf+0x6c>
    1b22:	88 23       	and	r24, r24
    1b24:	11 f0       	breq	.+4      	; 0x1b2a <__floatsisf+0x48>
    1b26:	96 e9       	ldi	r25, 0x96	; 150
    1b28:	11 c0       	rjmp	.+34     	; 0x1b4c <__floatsisf+0x6a>
    1b2a:	77 23       	and	r23, r23
    1b2c:	21 f0       	breq	.+8      	; 0x1b36 <__floatsisf+0x54>
    1b2e:	9e e8       	ldi	r25, 0x8E	; 142
    1b30:	87 2f       	mov	r24, r23
    1b32:	76 2f       	mov	r23, r22
    1b34:	05 c0       	rjmp	.+10     	; 0x1b40 <__floatsisf+0x5e>
    1b36:	66 23       	and	r22, r22
    1b38:	71 f0       	breq	.+28     	; 0x1b56 <__floatsisf+0x74>
    1b3a:	96 e8       	ldi	r25, 0x86	; 134
    1b3c:	86 2f       	mov	r24, r22
    1b3e:	70 e0       	ldi	r23, 0x00	; 0
    1b40:	60 e0       	ldi	r22, 0x00	; 0
    1b42:	2a f0       	brmi	.+10     	; 0x1b4e <__floatsisf+0x6c>
    1b44:	9a 95       	dec	r25
    1b46:	66 0f       	add	r22, r22
    1b48:	77 1f       	adc	r23, r23
    1b4a:	88 1f       	adc	r24, r24
    1b4c:	da f7       	brpl	.-10     	; 0x1b44 <__floatsisf+0x62>
    1b4e:	88 0f       	add	r24, r24
    1b50:	96 95       	lsr	r25
    1b52:	87 95       	ror	r24
    1b54:	97 f9       	bld	r25, 7
    1b56:	08 95       	ret

00001b58 <__fp_cmp>:
    1b58:	99 0f       	add	r25, r25
    1b5a:	00 08       	sbc	r0, r0
    1b5c:	55 0f       	add	r21, r21
    1b5e:	aa 0b       	sbc	r26, r26
    1b60:	e0 e8       	ldi	r30, 0x80	; 128
    1b62:	fe ef       	ldi	r31, 0xFE	; 254
    1b64:	16 16       	cp	r1, r22
    1b66:	17 06       	cpc	r1, r23
    1b68:	e8 07       	cpc	r30, r24
    1b6a:	f9 07       	cpc	r31, r25
    1b6c:	c0 f0       	brcs	.+48     	; 0x1b9e <__fp_cmp+0x46>
    1b6e:	12 16       	cp	r1, r18
    1b70:	13 06       	cpc	r1, r19
    1b72:	e4 07       	cpc	r30, r20
    1b74:	f5 07       	cpc	r31, r21
    1b76:	98 f0       	brcs	.+38     	; 0x1b9e <__fp_cmp+0x46>
    1b78:	62 1b       	sub	r22, r18
    1b7a:	73 0b       	sbc	r23, r19
    1b7c:	84 0b       	sbc	r24, r20
    1b7e:	95 0b       	sbc	r25, r21
    1b80:	39 f4       	brne	.+14     	; 0x1b90 <__fp_cmp+0x38>
    1b82:	0a 26       	eor	r0, r26
    1b84:	61 f0       	breq	.+24     	; 0x1b9e <__fp_cmp+0x46>
    1b86:	23 2b       	or	r18, r19
    1b88:	24 2b       	or	r18, r20
    1b8a:	25 2b       	or	r18, r21
    1b8c:	21 f4       	brne	.+8      	; 0x1b96 <__fp_cmp+0x3e>
    1b8e:	08 95       	ret
    1b90:	0a 26       	eor	r0, r26
    1b92:	09 f4       	brne	.+2      	; 0x1b96 <__fp_cmp+0x3e>
    1b94:	a1 40       	sbci	r26, 0x01	; 1
    1b96:	a6 95       	lsr	r26
    1b98:	8f ef       	ldi	r24, 0xFF	; 255
    1b9a:	81 1d       	adc	r24, r1
    1b9c:	81 1d       	adc	r24, r1
    1b9e:	08 95       	ret

00001ba0 <__fp_inf>:
    1ba0:	97 f9       	bld	r25, 7
    1ba2:	9f 67       	ori	r25, 0x7F	; 127
    1ba4:	80 e8       	ldi	r24, 0x80	; 128
    1ba6:	70 e0       	ldi	r23, 0x00	; 0
    1ba8:	60 e0       	ldi	r22, 0x00	; 0
    1baa:	08 95       	ret

00001bac <__fp_nan>:
    1bac:	9f ef       	ldi	r25, 0xFF	; 255
    1bae:	80 ec       	ldi	r24, 0xC0	; 192
    1bb0:	08 95       	ret

00001bb2 <__fp_pscA>:
    1bb2:	00 24       	eor	r0, r0
    1bb4:	0a 94       	dec	r0
    1bb6:	16 16       	cp	r1, r22
    1bb8:	17 06       	cpc	r1, r23
    1bba:	18 06       	cpc	r1, r24
    1bbc:	09 06       	cpc	r0, r25
    1bbe:	08 95       	ret

00001bc0 <__fp_pscB>:
    1bc0:	00 24       	eor	r0, r0
    1bc2:	0a 94       	dec	r0
    1bc4:	12 16       	cp	r1, r18
    1bc6:	13 06       	cpc	r1, r19
    1bc8:	14 06       	cpc	r1, r20
    1bca:	05 06       	cpc	r0, r21
    1bcc:	08 95       	ret

00001bce <__fp_round>:
    1bce:	09 2e       	mov	r0, r25
    1bd0:	03 94       	inc	r0
    1bd2:	00 0c       	add	r0, r0
    1bd4:	11 f4       	brne	.+4      	; 0x1bda <__fp_round+0xc>
    1bd6:	88 23       	and	r24, r24
    1bd8:	52 f0       	brmi	.+20     	; 0x1bee <__fp_round+0x20>
    1bda:	bb 0f       	add	r27, r27
    1bdc:	40 f4       	brcc	.+16     	; 0x1bee <__fp_round+0x20>
    1bde:	bf 2b       	or	r27, r31
    1be0:	11 f4       	brne	.+4      	; 0x1be6 <__fp_round+0x18>
    1be2:	60 ff       	sbrs	r22, 0
    1be4:	04 c0       	rjmp	.+8      	; 0x1bee <__fp_round+0x20>
    1be6:	6f 5f       	subi	r22, 0xFF	; 255
    1be8:	7f 4f       	sbci	r23, 0xFF	; 255
    1bea:	8f 4f       	sbci	r24, 0xFF	; 255
    1bec:	9f 4f       	sbci	r25, 0xFF	; 255
    1bee:	08 95       	ret

00001bf0 <__fp_split3>:
    1bf0:	57 fd       	sbrc	r21, 7
    1bf2:	90 58       	subi	r25, 0x80	; 128
    1bf4:	44 0f       	add	r20, r20
    1bf6:	55 1f       	adc	r21, r21
    1bf8:	59 f0       	breq	.+22     	; 0x1c10 <__fp_splitA+0x10>
    1bfa:	5f 3f       	cpi	r21, 0xFF	; 255
    1bfc:	71 f0       	breq	.+28     	; 0x1c1a <__fp_splitA+0x1a>
    1bfe:	47 95       	ror	r20

00001c00 <__fp_splitA>:
    1c00:	88 0f       	add	r24, r24
    1c02:	97 fb       	bst	r25, 7
    1c04:	99 1f       	adc	r25, r25
    1c06:	61 f0       	breq	.+24     	; 0x1c20 <__fp_splitA+0x20>
    1c08:	9f 3f       	cpi	r25, 0xFF	; 255
    1c0a:	79 f0       	breq	.+30     	; 0x1c2a <__fp_splitA+0x2a>
    1c0c:	87 95       	ror	r24
    1c0e:	08 95       	ret
    1c10:	12 16       	cp	r1, r18
    1c12:	13 06       	cpc	r1, r19
    1c14:	14 06       	cpc	r1, r20
    1c16:	55 1f       	adc	r21, r21
    1c18:	f2 cf       	rjmp	.-28     	; 0x1bfe <__fp_split3+0xe>
    1c1a:	46 95       	lsr	r20
    1c1c:	f1 df       	rcall	.-30     	; 0x1c00 <__fp_splitA>
    1c1e:	08 c0       	rjmp	.+16     	; 0x1c30 <__fp_splitA+0x30>
    1c20:	16 16       	cp	r1, r22
    1c22:	17 06       	cpc	r1, r23
    1c24:	18 06       	cpc	r1, r24
    1c26:	99 1f       	adc	r25, r25
    1c28:	f1 cf       	rjmp	.-30     	; 0x1c0c <__fp_splitA+0xc>
    1c2a:	86 95       	lsr	r24
    1c2c:	71 05       	cpc	r23, r1
    1c2e:	61 05       	cpc	r22, r1
    1c30:	08 94       	sec
    1c32:	08 95       	ret

00001c34 <__fp_zero>:
    1c34:	e8 94       	clt

00001c36 <__fp_szero>:
    1c36:	bb 27       	eor	r27, r27
    1c38:	66 27       	eor	r22, r22
    1c3a:	77 27       	eor	r23, r23
    1c3c:	cb 01       	movw	r24, r22
    1c3e:	97 f9       	bld	r25, 7
    1c40:	08 95       	ret

00001c42 <__gesf2>:
    1c42:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <__fp_cmp>
    1c46:	08 f4       	brcc	.+2      	; 0x1c4a <__gesf2+0x8>
    1c48:	8f ef       	ldi	r24, 0xFF	; 255
    1c4a:	08 95       	ret

00001c4c <__mulsf3>:
    1c4c:	0e 94 38 0e 	call	0x1c70	; 0x1c70 <__mulsf3x>
    1c50:	0c 94 e7 0d 	jmp	0x1bce	; 0x1bce <__fp_round>
    1c54:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <__fp_pscA>
    1c58:	38 f0       	brcs	.+14     	; 0x1c68 <__mulsf3+0x1c>
    1c5a:	0e 94 e0 0d 	call	0x1bc0	; 0x1bc0 <__fp_pscB>
    1c5e:	20 f0       	brcs	.+8      	; 0x1c68 <__mulsf3+0x1c>
    1c60:	95 23       	and	r25, r21
    1c62:	11 f0       	breq	.+4      	; 0x1c68 <__mulsf3+0x1c>
    1c64:	0c 94 d0 0d 	jmp	0x1ba0	; 0x1ba0 <__fp_inf>
    1c68:	0c 94 d6 0d 	jmp	0x1bac	; 0x1bac <__fp_nan>
    1c6c:	0c 94 1b 0e 	jmp	0x1c36	; 0x1c36 <__fp_szero>

00001c70 <__mulsf3x>:
    1c70:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <__fp_split3>
    1c74:	78 f3       	brcs	.-34     	; 0x1c54 <__mulsf3+0x8>

00001c76 <__mulsf3_pse>:
    1c76:	99 23       	and	r25, r25
    1c78:	c9 f3       	breq	.-14     	; 0x1c6c <__mulsf3+0x20>
    1c7a:	55 23       	and	r21, r21
    1c7c:	b9 f3       	breq	.-18     	; 0x1c6c <__mulsf3+0x20>
    1c7e:	95 0f       	add	r25, r21
    1c80:	50 e0       	ldi	r21, 0x00	; 0
    1c82:	55 1f       	adc	r21, r21
    1c84:	aa 27       	eor	r26, r26
    1c86:	ee 27       	eor	r30, r30
    1c88:	ff 27       	eor	r31, r31
    1c8a:	bb 27       	eor	r27, r27
    1c8c:	00 24       	eor	r0, r0
    1c8e:	08 94       	sec
    1c90:	67 95       	ror	r22
    1c92:	20 f4       	brcc	.+8      	; 0x1c9c <__mulsf3_pse+0x26>
    1c94:	e2 0f       	add	r30, r18
    1c96:	f3 1f       	adc	r31, r19
    1c98:	b4 1f       	adc	r27, r20
    1c9a:	0a 1e       	adc	r0, r26
    1c9c:	22 0f       	add	r18, r18
    1c9e:	33 1f       	adc	r19, r19
    1ca0:	44 1f       	adc	r20, r20
    1ca2:	aa 1f       	adc	r26, r26
    1ca4:	66 95       	lsr	r22
    1ca6:	a9 f7       	brne	.-22     	; 0x1c92 <__mulsf3_pse+0x1c>
    1ca8:	77 95       	ror	r23
    1caa:	30 f4       	brcc	.+12     	; 0x1cb8 <__mulsf3_pse+0x42>
    1cac:	f3 0f       	add	r31, r19
    1cae:	b4 1f       	adc	r27, r20
    1cb0:	0a 1e       	adc	r0, r26
    1cb2:	12 1e       	adc	r1, r18
    1cb4:	08 f4       	brcc	.+2      	; 0x1cb8 <__mulsf3_pse+0x42>
    1cb6:	63 95       	inc	r22
    1cb8:	33 0f       	add	r19, r19
    1cba:	44 1f       	adc	r20, r20
    1cbc:	aa 1f       	adc	r26, r26
    1cbe:	22 1f       	adc	r18, r18
    1cc0:	76 95       	lsr	r23
    1cc2:	99 f7       	brne	.-26     	; 0x1caa <__mulsf3_pse+0x34>
    1cc4:	87 95       	ror	r24
    1cc6:	20 f4       	brcc	.+8      	; 0x1cd0 <__mulsf3_pse+0x5a>
    1cc8:	b4 0f       	add	r27, r20
    1cca:	0a 1e       	adc	r0, r26
    1ccc:	12 1e       	adc	r1, r18
    1cce:	63 1f       	adc	r22, r19
    1cd0:	44 0f       	add	r20, r20
    1cd2:	aa 1f       	adc	r26, r26
    1cd4:	22 1f       	adc	r18, r18
    1cd6:	33 1f       	adc	r19, r19
    1cd8:	86 95       	lsr	r24
    1cda:	a9 f7       	brne	.-22     	; 0x1cc6 <__mulsf3_pse+0x50>
    1cdc:	86 2f       	mov	r24, r22
    1cde:	71 2d       	mov	r23, r1
    1ce0:	60 2d       	mov	r22, r0
    1ce2:	11 24       	eor	r1, r1
    1ce4:	9f 57       	subi	r25, 0x7F	; 127
    1ce6:	50 40       	sbci	r21, 0x00	; 0
    1ce8:	9a f0       	brmi	.+38     	; 0x1d10 <__mulsf3_pse+0x9a>
    1cea:	f1 f0       	breq	.+60     	; 0x1d28 <__mulsf3_pse+0xb2>
    1cec:	88 23       	and	r24, r24
    1cee:	4a f0       	brmi	.+18     	; 0x1d02 <__mulsf3_pse+0x8c>
    1cf0:	ee 0f       	add	r30, r30
    1cf2:	ff 1f       	adc	r31, r31
    1cf4:	bb 1f       	adc	r27, r27
    1cf6:	66 1f       	adc	r22, r22
    1cf8:	77 1f       	adc	r23, r23
    1cfa:	88 1f       	adc	r24, r24
    1cfc:	91 50       	subi	r25, 0x01	; 1
    1cfe:	50 40       	sbci	r21, 0x00	; 0
    1d00:	a9 f7       	brne	.-22     	; 0x1cec <__mulsf3_pse+0x76>
    1d02:	9e 3f       	cpi	r25, 0xFE	; 254
    1d04:	51 05       	cpc	r21, r1
    1d06:	80 f0       	brcs	.+32     	; 0x1d28 <__mulsf3_pse+0xb2>
    1d08:	0c 94 d0 0d 	jmp	0x1ba0	; 0x1ba0 <__fp_inf>
    1d0c:	0c 94 1b 0e 	jmp	0x1c36	; 0x1c36 <__fp_szero>
    1d10:	5f 3f       	cpi	r21, 0xFF	; 255
    1d12:	e4 f3       	brlt	.-8      	; 0x1d0c <__mulsf3_pse+0x96>
    1d14:	98 3e       	cpi	r25, 0xE8	; 232
    1d16:	d4 f3       	brlt	.-12     	; 0x1d0c <__mulsf3_pse+0x96>
    1d18:	86 95       	lsr	r24
    1d1a:	77 95       	ror	r23
    1d1c:	67 95       	ror	r22
    1d1e:	b7 95       	ror	r27
    1d20:	f7 95       	ror	r31
    1d22:	e7 95       	ror	r30
    1d24:	9f 5f       	subi	r25, 0xFF	; 255
    1d26:	c1 f7       	brne	.-16     	; 0x1d18 <__mulsf3_pse+0xa2>
    1d28:	fe 2b       	or	r31, r30
    1d2a:	88 0f       	add	r24, r24
    1d2c:	91 1d       	adc	r25, r1
    1d2e:	96 95       	lsr	r25
    1d30:	87 95       	ror	r24
    1d32:	97 f9       	bld	r25, 7
    1d34:	08 95       	ret

00001d36 <__mulhi3>:
    1d36:	00 24       	eor	r0, r0
    1d38:	55 27       	eor	r21, r21
    1d3a:	04 c0       	rjmp	.+8      	; 0x1d44 <__mulhi3+0xe>
    1d3c:	08 0e       	add	r0, r24
    1d3e:	59 1f       	adc	r21, r25
    1d40:	88 0f       	add	r24, r24
    1d42:	99 1f       	adc	r25, r25
    1d44:	00 97       	sbiw	r24, 0x00	; 0
    1d46:	29 f0       	breq	.+10     	; 0x1d52 <__mulhi3+0x1c>
    1d48:	76 95       	lsr	r23
    1d4a:	67 95       	ror	r22
    1d4c:	b8 f3       	brcs	.-18     	; 0x1d3c <__mulhi3+0x6>
    1d4e:	71 05       	cpc	r23, r1
    1d50:	b9 f7       	brne	.-18     	; 0x1d40 <__mulhi3+0xa>
    1d52:	80 2d       	mov	r24, r0
    1d54:	95 2f       	mov	r25, r21
    1d56:	08 95       	ret

00001d58 <__udivmodhi4>:
    1d58:	aa 1b       	sub	r26, r26
    1d5a:	bb 1b       	sub	r27, r27
    1d5c:	51 e1       	ldi	r21, 0x11	; 17
    1d5e:	07 c0       	rjmp	.+14     	; 0x1d6e <__udivmodhi4_ep>

00001d60 <__udivmodhi4_loop>:
    1d60:	aa 1f       	adc	r26, r26
    1d62:	bb 1f       	adc	r27, r27
    1d64:	a6 17       	cp	r26, r22
    1d66:	b7 07       	cpc	r27, r23
    1d68:	10 f0       	brcs	.+4      	; 0x1d6e <__udivmodhi4_ep>
    1d6a:	a6 1b       	sub	r26, r22
    1d6c:	b7 0b       	sbc	r27, r23

00001d6e <__udivmodhi4_ep>:
    1d6e:	88 1f       	adc	r24, r24
    1d70:	99 1f       	adc	r25, r25
    1d72:	5a 95       	dec	r21
    1d74:	a9 f7       	brne	.-22     	; 0x1d60 <__udivmodhi4_loop>
    1d76:	80 95       	com	r24
    1d78:	90 95       	com	r25
    1d7a:	bc 01       	movw	r22, r24
    1d7c:	cd 01       	movw	r24, r26
    1d7e:	08 95       	ret

00001d80 <__udivmodsi4>:
    1d80:	a1 e2       	ldi	r26, 0x21	; 33
    1d82:	1a 2e       	mov	r1, r26
    1d84:	aa 1b       	sub	r26, r26
    1d86:	bb 1b       	sub	r27, r27
    1d88:	fd 01       	movw	r30, r26
    1d8a:	0d c0       	rjmp	.+26     	; 0x1da6 <__udivmodsi4_ep>

00001d8c <__udivmodsi4_loop>:
    1d8c:	aa 1f       	adc	r26, r26
    1d8e:	bb 1f       	adc	r27, r27
    1d90:	ee 1f       	adc	r30, r30
    1d92:	ff 1f       	adc	r31, r31
    1d94:	a2 17       	cp	r26, r18
    1d96:	b3 07       	cpc	r27, r19
    1d98:	e4 07       	cpc	r30, r20
    1d9a:	f5 07       	cpc	r31, r21
    1d9c:	20 f0       	brcs	.+8      	; 0x1da6 <__udivmodsi4_ep>
    1d9e:	a2 1b       	sub	r26, r18
    1da0:	b3 0b       	sbc	r27, r19
    1da2:	e4 0b       	sbc	r30, r20
    1da4:	f5 0b       	sbc	r31, r21

00001da6 <__udivmodsi4_ep>:
    1da6:	66 1f       	adc	r22, r22
    1da8:	77 1f       	adc	r23, r23
    1daa:	88 1f       	adc	r24, r24
    1dac:	99 1f       	adc	r25, r25
    1dae:	1a 94       	dec	r1
    1db0:	69 f7       	brne	.-38     	; 0x1d8c <__udivmodsi4_loop>
    1db2:	60 95       	com	r22
    1db4:	70 95       	com	r23
    1db6:	80 95       	com	r24
    1db8:	90 95       	com	r25
    1dba:	9b 01       	movw	r18, r22
    1dbc:	ac 01       	movw	r20, r24
    1dbe:	bd 01       	movw	r22, r26
    1dc0:	cf 01       	movw	r24, r30
    1dc2:	08 95       	ret

00001dc4 <__mulsidi3>:
    1dc4:	68 94       	set
    1dc6:	00 13       	cpse	r16, r16

00001dc8 <__umulsidi3>:
    1dc8:	e8 94       	clt
    1dca:	a0 e0       	ldi	r26, 0x00	; 0
    1dcc:	b0 e0       	ldi	r27, 0x00	; 0
    1dce:	eb ee       	ldi	r30, 0xEB	; 235
    1dd0:	fe e0       	ldi	r31, 0x0E	; 14
    1dd2:	0c 94 0a 0f 	jmp	0x1e14	; 0x1e14 <__prologue_saves__+0x10>
    1dd6:	ef ef       	ldi	r30, 0xFF	; 255
    1dd8:	e7 f9       	bld	r30, 7
    1dda:	59 01       	movw	r10, r18
    1ddc:	6a 01       	movw	r12, r20
    1dde:	5e 23       	and	r21, r30
    1de0:	55 0f       	add	r21, r21
    1de2:	ee 08       	sbc	r14, r14
    1de4:	fe 2c       	mov	r15, r14
    1de6:	87 01       	movw	r16, r14
    1de8:	9b 01       	movw	r18, r22
    1dea:	ac 01       	movw	r20, r24
    1dec:	9e 23       	and	r25, r30
    1dee:	99 0f       	add	r25, r25
    1df0:	66 0b       	sbc	r22, r22
    1df2:	76 2f       	mov	r23, r22
    1df4:	cb 01       	movw	r24, r22
    1df6:	0e 94 39 0f 	call	0x1e72	; 0x1e72 <__muldi3>
    1dfa:	cd b7       	in	r28, 0x3d	; 61
    1dfc:	de b7       	in	r29, 0x3e	; 62
    1dfe:	ea e0       	ldi	r30, 0x0A	; 10
    1e00:	0c 94 26 0f 	jmp	0x1e4c	; 0x1e4c <__epilogue_restores__+0x10>

00001e04 <__prologue_saves__>:
    1e04:	2f 92       	push	r2
    1e06:	3f 92       	push	r3
    1e08:	4f 92       	push	r4
    1e0a:	5f 92       	push	r5
    1e0c:	6f 92       	push	r6
    1e0e:	7f 92       	push	r7
    1e10:	8f 92       	push	r8
    1e12:	9f 92       	push	r9
    1e14:	af 92       	push	r10
    1e16:	bf 92       	push	r11
    1e18:	cf 92       	push	r12
    1e1a:	df 92       	push	r13
    1e1c:	ef 92       	push	r14
    1e1e:	ff 92       	push	r15
    1e20:	0f 93       	push	r16
    1e22:	1f 93       	push	r17
    1e24:	cf 93       	push	r28
    1e26:	df 93       	push	r29
    1e28:	cd b7       	in	r28, 0x3d	; 61
    1e2a:	de b7       	in	r29, 0x3e	; 62
    1e2c:	ca 1b       	sub	r28, r26
    1e2e:	db 0b       	sbc	r29, r27
    1e30:	0f b6       	in	r0, 0x3f	; 63
    1e32:	f8 94       	cli
    1e34:	de bf       	out	0x3e, r29	; 62
    1e36:	0f be       	out	0x3f, r0	; 63
    1e38:	cd bf       	out	0x3d, r28	; 61
    1e3a:	09 94       	ijmp

00001e3c <__epilogue_restores__>:
    1e3c:	2a 88       	ldd	r2, Y+18	; 0x12
    1e3e:	39 88       	ldd	r3, Y+17	; 0x11
    1e40:	48 88       	ldd	r4, Y+16	; 0x10
    1e42:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e44:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e46:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e48:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e4a:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e4c:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e4e:	b9 84       	ldd	r11, Y+9	; 0x09
    1e50:	c8 84       	ldd	r12, Y+8	; 0x08
    1e52:	df 80       	ldd	r13, Y+7	; 0x07
    1e54:	ee 80       	ldd	r14, Y+6	; 0x06
    1e56:	fd 80       	ldd	r15, Y+5	; 0x05
    1e58:	0c 81       	ldd	r16, Y+4	; 0x04
    1e5a:	1b 81       	ldd	r17, Y+3	; 0x03
    1e5c:	aa 81       	ldd	r26, Y+2	; 0x02
    1e5e:	b9 81       	ldd	r27, Y+1	; 0x01
    1e60:	ce 0f       	add	r28, r30
    1e62:	d1 1d       	adc	r29, r1
    1e64:	0f b6       	in	r0, 0x3f	; 63
    1e66:	f8 94       	cli
    1e68:	de bf       	out	0x3e, r29	; 62
    1e6a:	0f be       	out	0x3f, r0	; 63
    1e6c:	cd bf       	out	0x3d, r28	; 61
    1e6e:	ed 01       	movw	r28, r26
    1e70:	08 95       	ret

00001e72 <__muldi3>:
    1e72:	df 93       	push	r29
    1e74:	cf 93       	push	r28
    1e76:	9f 92       	push	r9
    1e78:	a0 e4       	ldi	r26, 0x40	; 64
    1e7a:	9a 2e       	mov	r9, r26
    1e7c:	00 24       	eor	r0, r0
    1e7e:	d0 01       	movw	r26, r0
    1e80:	e0 01       	movw	r28, r0
    1e82:	f0 01       	movw	r30, r0
    1e84:	16 95       	lsr	r17
    1e86:	07 95       	ror	r16
    1e88:	f7 94       	ror	r15
    1e8a:	e7 94       	ror	r14
    1e8c:	d7 94       	ror	r13
    1e8e:	c7 94       	ror	r12
    1e90:	b7 94       	ror	r11
    1e92:	a7 94       	ror	r10
    1e94:	48 f4       	brcc	.+18     	; 0x1ea8 <__muldi3+0x36>
    1e96:	10 68       	ori	r17, 0x80	; 128
    1e98:	a2 0f       	add	r26, r18
    1e9a:	b3 1f       	adc	r27, r19
    1e9c:	c4 1f       	adc	r28, r20
    1e9e:	d5 1f       	adc	r29, r21
    1ea0:	e6 1f       	adc	r30, r22
    1ea2:	f7 1f       	adc	r31, r23
    1ea4:	08 1e       	adc	r0, r24
    1ea6:	19 1e       	adc	r1, r25
    1ea8:	22 0f       	add	r18, r18
    1eaa:	33 1f       	adc	r19, r19
    1eac:	44 1f       	adc	r20, r20
    1eae:	55 1f       	adc	r21, r21
    1eb0:	66 1f       	adc	r22, r22
    1eb2:	77 1f       	adc	r23, r23
    1eb4:	88 1f       	adc	r24, r24
    1eb6:	99 1f       	adc	r25, r25
    1eb8:	9a 94       	dec	r9
    1eba:	21 f7       	brne	.-56     	; 0x1e84 <__muldi3+0x12>
    1ebc:	9d 01       	movw	r18, r26
    1ebe:	ae 01       	movw	r20, r28
    1ec0:	bf 01       	movw	r22, r30
    1ec2:	c0 01       	movw	r24, r0
    1ec4:	11 24       	eor	r1, r1
    1ec6:	9f 90       	pop	r9
    1ec8:	cf 91       	pop	r28
    1eca:	df 91       	pop	r29
    1ecc:	08 95       	ret

00001ece <memcpy_P>:
    1ece:	fb 01       	movw	r30, r22
    1ed0:	dc 01       	movw	r26, r24
    1ed2:	02 c0       	rjmp	.+4      	; 0x1ed8 <memcpy_P+0xa>
    1ed4:	05 90       	lpm	r0, Z+
    1ed6:	0d 92       	st	X+, r0
    1ed8:	41 50       	subi	r20, 0x01	; 1
    1eda:	50 40       	sbci	r21, 0x00	; 0
    1edc:	d8 f7       	brcc	.-10     	; 0x1ed4 <memcpy_P+0x6>
    1ede:	08 95       	ret

00001ee0 <_exit>:
    1ee0:	f8 94       	cli

00001ee2 <__stop_program>:
    1ee2:	ff cf       	rjmp	.-2      	; 0x1ee2 <__stop_program>
