###############################################################
#  Generated by:      Cadence Encounter 10.13-s272_1
#  OS:                Linux x86_64(Host ID ws34)
#  Generated on:      Thu May 26 20:42:34 2016
#  Design:            square_root_finder
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix square_root_finder_postRoute -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin low_reg_1_/CK 
Endpoint:   low_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q   (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.217
+ Hold                         -0.029
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.392
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.205 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.097 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.033 |   0.141 |   -0.064 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.206 |    0.002 | 
     | g_reg_1_   | CK ^ -> Q v | DFFRHQX4  | 0.114 |   0.320 |    0.115 | 
     | U432       | A v -> Y ^  | INVX4     | 0.043 |   0.363 |    0.159 | 
     | U574       | B0 ^ -> Y v | OAI2BB2X1 | 0.029 |   0.392 |    0.188 | 
     | low_reg_1_ | D v         | DFFRHQX1  | 0.000 |   0.392 |    0.188 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.205 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.313 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.346 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.411 | 
     | low_reg_1_ | CK ^       | DFFRHQX1  | 0.010 |   0.217 |    0.422 | 
     +------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin low_reg_0_/CK 
Endpoint:   low_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q   (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.029
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.392
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.206 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.098 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.033 |   0.141 |   -0.064 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.206 |    0.001 | 
     | g_reg_0_   | CK ^ -> Q v | DFFRHQX4  | 0.114 |   0.320 |    0.115 | 
     | U433       | A v -> Y ^  | INVX4     | 0.043 |   0.363 |    0.158 | 
     | U578       | B0 ^ -> Y v | OAI2BB2X1 | 0.029 |   0.392 |    0.186 | 
     | low_reg_0_ | D v         | DFFRHQX1  | 0.000 |   0.392 |    0.186 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.206 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.313 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.347 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.412 | 
     | low_reg_0_ | CK ^       | DFFRHQX1  | 0.009 |   0.216 |    0.421 | 
     +------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin up_reg_1_/CK 
Endpoint:   up_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.398
  Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.214 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.106 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.033 |   0.141 |   -0.073 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.206 |   -0.008 | 
     | g_reg_1_   | CK ^ -> Q v | DFFRHQX4  | 0.114 |   0.320 |    0.106 | 
     | U432       | A v -> Y ^  | INVX4     | 0.043 |   0.363 |    0.149 | 
     | U575       | B1 ^ -> Y v | OAI2BB2X1 | 0.035 |   0.398 |    0.184 | 
     | up_reg_1_  | D v         | DFFRHQX1  | 0.000 |   0.398 |    0.184 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.214 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.322 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.355 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.420 | 
     | up_reg_1_  | CK ^       | DFFRHQX1  | 0.009 |   0.215 |    0.429 | 
     +------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin up_reg_0_/CK 
Endpoint:   up_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.398
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.215 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.107 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.033 |   0.141 |   -0.073 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.206 |   -0.008 | 
     | g_reg_0_   | CK ^ -> Q v | DFFRHQX4  | 0.114 |   0.320 |    0.106 | 
     | U433       | A v -> Y ^  | INVX4     | 0.043 |   0.363 |    0.149 | 
     | U579       | B1 ^ -> Y v | OAI2BB2X1 | 0.035 |   0.398 |    0.184 | 
     | up_reg_0_  | D v         | DFFRHQX1  | 0.000 |   0.398 |    0.184 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.215 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.323 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.356 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.421 | 
     | up_reg_0_  | CK ^       | DFFRHQX1  | 0.008 |   0.215 |    0.429 | 
     +------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin g_reg_0_/CK 
Endpoint:   g_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                 0.191
  Arrival Time                  0.415
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.224 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.116 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.033 |   0.141 |   -0.082 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.206 |   -0.017 | 
     | g_reg_0_   | CK ^ -> Q v | DFFRHQX4  | 0.114 |   0.320 |    0.097 | 
     | U433       | A v -> Y ^  | INVX4     | 0.043 |   0.363 |    0.140 | 
     | U399       | A1 ^ -> Y v | OAI21XL   | 0.051 |   0.414 |    0.191 | 
     | g_reg_0_   | D v         | DFFRHQX4  | 0.000 |   0.415 |    0.191 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.224 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.331 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.365 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.430 | 
     | g_reg_0_   | CK ^       | DFFRHQX4  | 0.010 |   0.216 |    0.440 | 
     +------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin low_reg_2_/CK 
Endpoint:   low_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_2_/Q   (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.211
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.407
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.228 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.120 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.033 |   0.141 |   -0.086 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.206 |   -0.021 | 
     | g_reg_2_   | CK ^ -> Q v | DFFRHQX4  | 0.108 |   0.315 |    0.087 | 
     | U431       | A v -> Y ^  | INVX2     | 0.061 |   0.376 |    0.148 | 
     | U572       | B0 ^ -> Y v | OAI2BB2X1 | 0.031 |   0.407 |    0.179 | 
     | low_reg_2_ | D v         | DFFRHQX1  | 0.000 |   0.407 |    0.180 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.228 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.335 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.369 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.434 | 
     | low_reg_2_ | CK ^       | DFFRHQX1  | 0.005 |   0.211 |    0.439 | 
     +------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin up_reg_2_/CK 
Endpoint:   up_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_2_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.213
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.410
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.229 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.121 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.033 |   0.141 |   -0.087 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.206 |   -0.022 | 
     | g_reg_2_   | CK ^ -> Q v | DFFRHQX4  | 0.108 |   0.315 |    0.086 | 
     | U431       | A v -> Y ^  | INVX2     | 0.061 |   0.376 |    0.147 | 
     | U573       | B1 ^ -> Y v | OAI2BB2X1 | 0.035 |   0.410 |    0.182 | 
     | up_reg_2_  | D v         | DFFRHQX1  | 0.000 |   0.410 |    0.182 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.229 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.337 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.370 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.435 | 
     | up_reg_2_  | CK ^       | DFFRHQX1  | 0.006 |   0.213 |    0.441 | 
     +------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin g_reg_2_/CK 
Endpoint:   g_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_2_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.430
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.242 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.134 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.033 |   0.141 |   -0.101 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.206 |   -0.036 | 
     | g_reg_2_   | CK ^ -> Q v | DFFRHQX4  | 0.108 |   0.315 |    0.073 | 
     | U431       | A v -> Y ^  | INVX2     | 0.061 |   0.376 |    0.133 | 
     | U393       | A1 ^ -> Y v | OAI21XL   | 0.054 |   0.430 |    0.188 | 
     | g_reg_2_   | D v         | DFFRHQX4  | 0.000 |   0.430 |    0.188 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.242 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.350 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.383 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.449 | 
     | g_reg_2_   | CK ^       | DFFRHQX4  | 0.008 |   0.214 |    0.456 | 
     +------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin g_reg_1_/CK 
Endpoint:   g_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.435
  Slack Time                    0.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.250 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.142 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.033 |   0.141 |   -0.108 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.206 |   -0.043 | 
     | g_reg_1_   | CK ^ -> Q v | DFFRHQX4  | 0.114 |   0.320 |    0.071 | 
     | U432       | A v -> Y ^  | INVX4     | 0.043 |   0.363 |    0.114 | 
     | U395       | A1 ^ -> Y v | OAI21XL   | 0.071 |   0.435 |    0.185 | 
     | g_reg_1_   | D v         | DFFRHQX4  | 0.000 |   0.435 |    0.185 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.250 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.358 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.391 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.456 | 
     | g_reg_1_   | CK ^       | DFFRHQX4  | 0.009 |   0.216 |    0.465 | 
     +------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin up_reg_14_/CK 
Endpoint:   up_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_14_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 0.190
  Arrival Time                  0.451
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.261 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.154 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.120 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.207 |   -0.054 | 
     | up_reg_14_ | CK ^ -> Q v | DFFSRHQX1 | 0.158 |   0.365 |    0.104 | 
     | U514       | A v -> Y ^  | INVX1     | 0.048 |   0.414 |    0.152 | 
     | U513       | C1 ^ -> Y v | OAI222XL  | 0.038 |   0.451 |    0.190 | 
     | up_reg_14_ | D v         | DFFSRHQX1 | 0.000 |   0.451 |    0.190 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.261 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.369 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.403 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.207 |    0.469 | 
     | up_reg_14_ | CK ^       | DFFSRHQX1 | 0.009 |   0.216 |    0.478 | 
     +------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin up_reg_18_/CK 
Endpoint:   up_reg_18_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_18_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.448
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.262 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.154 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.120 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.207 |   -0.055 | 
     | up_reg_18_ | CK ^ -> Q v | DFFSRHQX1 | 0.158 |   0.366 |    0.104 | 
     | U506       | A v -> Y ^  | INVX1     | 0.047 |   0.412 |    0.150 | 
     | U505       | C1 ^ -> Y v | OAI222XL  | 0.036 |   0.448 |    0.186 | 
     | up_reg_18_ | D v         | DFFSRHQX1 | 0.000 |   0.448 |    0.186 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.262 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.370 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.404 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.207 |    0.469 | 
     | up_reg_18_ | CK ^       | DFFSRHQX1 | 0.005 |   0.212 |    0.474 | 
     +------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin up_reg_9_/CK 
Endpoint:   up_reg_9_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_9_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.027
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.449
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.263 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.155 | 
     | clk__L2_I3 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.121 | 
     | clk__L3_I3 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.211 |   -0.053 | 
     | up_reg_9_  | CK ^ -> Q v | DFFSRHQX1 | 0.153 |   0.363 |    0.100 | 
     | U524       | A v -> Y ^  | INVX1     | 0.046 |   0.409 |    0.146 | 
     | U523       | C1 ^ -> Y v | OAI222XL  | 0.039 |   0.448 |    0.185 | 
     | up_reg_9_  | D v         | DFFSRHQX1 | 0.000 |   0.449 |    0.185 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.263 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.371 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.406 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.474 | 
     | up_reg_9_  | CK ^       | DFFSRHQX1 | 0.001 |   0.212 |    0.475 | 
     +------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin up_reg_19_/CK 
Endpoint:   up_reg_19_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_19_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.450
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.264 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.156 | 
     | clk__L2_I3 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.121 | 
     | clk__L3_I3 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.211 |   -0.053 | 
     | up_reg_19_ | CK ^ -> Q v | DFFSRHQX1 | 0.158 |   0.369 |    0.105 | 
     | U504       | A v -> Y ^  | INVX1     | 0.045 |   0.414 |    0.151 | 
     | U503       | C1 ^ -> Y v | OAI222XL  | 0.035 |   0.450 |    0.186 | 
     | up_reg_19_ | D v         | DFFSRHQX1 | 0.000 |   0.450 |    0.186 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.264 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.371 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.406 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.474 | 
     | up_reg_19_ | CK ^       | DFFSRHQX1 | 0.001 |   0.212 |    0.475 | 
     +------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin up_reg_10_/CK 
Endpoint:   up_reg_10_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_10_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.451
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.265 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.157 | 
     | clk__L2_I3 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.122 | 
     | clk__L3_I3 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.211 |   -0.054 | 
     | up_reg_10_ | CK ^ -> Q v | DFFSRHQX1 | 0.156 |   0.367 |    0.102 | 
     | U522       | A v -> Y ^  | INVX1     | 0.047 |   0.414 |    0.149 | 
     | U521       | C1 ^ -> Y v | OAI222XL  | 0.037 |   0.451 |    0.186 | 
     | up_reg_10_ | D v         | DFFSRHQX1 | 0.000 |   0.451 |    0.186 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.265 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.373 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.407 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.476 | 
     | up_reg_10_ | CK ^       | DFFSRHQX1 | 0.001 |   0.212 |    0.477 | 
     +------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin up_reg_17_/CK 
Endpoint:   up_reg_17_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_17_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.027
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.453
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.265 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.157 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.124 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.207 |   -0.058 | 
     | up_reg_17_ | CK ^ -> Q v | DFFSRHQX1 | 0.158 |   0.365 |    0.100 | 
     | U508       | A v -> Y ^  | INVX1     | 0.049 |   0.414 |    0.149 | 
     | U507       | C1 ^ -> Y v | OAI222XL  | 0.039 |   0.453 |    0.188 | 
     | up_reg_17_ | D v         | DFFSRHQX1 | 0.000 |   0.453 |    0.188 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.265 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.373 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.407 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.207 |    0.473 | 
     | up_reg_17_ | CK ^       | DFFSRHQX1 | 0.007 |   0.214 |    0.479 | 
     +------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin up_reg_11_/CK 
Endpoint:   up_reg_11_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_11_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.210
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.451
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.266 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.158 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.124 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.207 |   -0.058 | 
     | up_reg_11_ | CK ^ -> Q v | DFFSRHQX1 | 0.161 |   0.368 |    0.102 | 
     | U520       | A v -> Y ^  | INVX1     | 0.047 |   0.415 |    0.149 | 
     | U519       | C1 ^ -> Y v | OAI222XL  | 0.035 |   0.450 |    0.185 | 
     | up_reg_11_ | D v         | DFFSRHQX1 | 0.000 |   0.451 |    0.185 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.266 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.374 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.407 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.207 |    0.473 | 
     | up_reg_11_ | CK ^       | DFFSRHQX1 | 0.003 |   0.210 |    0.476 | 
     +------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin up_reg_6_/CK 
Endpoint:   up_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_6_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.455
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.266 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.158 | 
     | clk__L2_I3 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.124 | 
     | clk__L3_I3 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.211 |   -0.055 | 
     | up_reg_6_  | CK ^ -> Q v | DFFSRHQX1 | 0.161 |   0.372 |    0.106 | 
     | U530       | A v -> Y ^  | INVX1     | 0.047 |   0.419 |    0.153 | 
     | U529       | C1 ^ -> Y v | OAI222XL  | 0.037 |   0.455 |    0.189 | 
     | up_reg_6_  | D v         | DFFSRHQX1 | 0.000 |   0.455 |    0.189 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.266 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.374 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.409 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.477 | 
     | up_reg_6_  | CK ^       | DFFSRHQX1 | 0.004 |   0.215 |    0.481 | 
     +------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin up_reg_16_/CK 
Endpoint:   up_reg_16_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_16_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.456
  Slack Time                    0.267
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.268 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.160 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.126 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.207 |   -0.060 | 
     | up_reg_16_ | CK ^ -> Q v | DFFSRHQX1 | 0.163 |   0.370 |    0.103 | 
     | U510       | A v -> Y ^  | INVX1     | 0.048 |   0.418 |    0.150 | 
     | U509       | C1 ^ -> Y v | OAI222XL  | 0.038 |   0.456 |    0.188 | 
     | up_reg_16_ | D v         | DFFSRHQX1 | 0.000 |   0.456 |    0.188 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.268 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.375 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.409 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.207 |    0.475 | 
     | up_reg_16_ | CK ^       | DFFSRHQX1 | 0.007 |   0.215 |    0.482 | 
     +------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin up_reg_20_/CK 
Endpoint:   up_reg_20_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_20_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.217
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 0.191
  Arrival Time                  0.459
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.268 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.160 | 
     | clk__L2_I3 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.126 | 
     | clk__L3_I3 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.211 |   -0.058 | 
     | up_reg_20_ | CK ^ -> Q v | DFFSRHQX1 | 0.163 |   0.374 |    0.106 | 
     | U502       | A v -> Y ^  | INVX1     | 0.048 |   0.422 |    0.154 | 
     | U501       | C1 ^ -> Y v | OAI222XL  | 0.037 |   0.459 |    0.191 | 
     | up_reg_20_ | D v         | DFFSRHQX1 | 0.000 |   0.459 |    0.191 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.268 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.376 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.411 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.479 | 
     | up_reg_20_ | CK ^       | DFFSRHQX1 | 0.006 |   0.217 |    0.485 | 
     +------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin up_reg_7_/CK 
Endpoint:   up_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_7_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.221
+ Hold                         -0.028
+ Phase Shift                   0.000
= Required Time                 0.193
  Arrival Time                  0.462
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.270 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.162 | 
     | clk__L2_I2 | A v -> Y ^  | CLKINVX8  | 0.036 |   0.144 |   -0.126 | 
     | clk__L3_I2 | A ^ -> Y ^  | CLKBUFX20 | 0.067 |   0.210 |   -0.060 | 
     | up_reg_7_  | CK ^ -> Q v | DFFSRHQX1 | 0.163 |   0.373 |    0.103 | 
     | U528       | A v -> Y ^  | INVX1     | 0.046 |   0.419 |    0.149 | 
     | U527       | C1 ^ -> Y v | OAI222XL  | 0.043 |   0.462 |    0.192 | 
     | up_reg_7_  | D v         | DFFSRHQX1 | 0.000 |   0.462 |    0.193 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.270 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.378 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.036 |   0.144 |    0.413 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.067 |   0.210 |    0.480 | 
     | up_reg_7_  | CK ^       | DFFSRHQX1 | 0.011 |   0.221 |    0.490 | 
     +------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin low_reg_9_/CK 
Endpoint:   low_reg_9_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_9_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.457
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.272 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.164 | 
     | clk__L2_I3 | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.129 | 
     | clk__L3_I3 | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.061 | 
     | low_reg_9_ | CK ^ -> Q v  | DFFRHQX1  | 0.154 |   0.365 |    0.093 | 
     | U559       | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.457 |    0.185 | 
     | low_reg_9_ | D v          | DFFRHQX1  | 0.000 |   0.457 |    0.185 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.272 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.380 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.414 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.483 | 
     | low_reg_9_ | CK ^       | DFFRHQX1  | 0.006 |   0.217 |    0.488 | 
     +------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin low_reg_12_/CK 
Endpoint:   low_reg_12_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_12_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.453
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.272 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.164 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.130 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.061 | 
     | low_reg_12_ | CK ^ -> Q v  | DFFRHQX1  | 0.150 |   0.361 |    0.089 | 
     | U556        | A0N v -> Y v | OAI2BB2X1 | 0.092 |   0.453 |    0.181 | 
     | low_reg_12_ | D v          | DFFRHQX1  | 0.000 |   0.453 |    0.181 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.272 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.380 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.414 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.483 | 
     | low_reg_12_ | CK ^       | DFFRHQX1  | 0.001 |   0.212 |    0.484 | 
     +-------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin up_reg_12_/CK 
Endpoint:   up_reg_12_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_12_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.210
+ Hold                         -0.027
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.456
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.272 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.164 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.131 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.207 |   -0.065 | 
     | up_reg_12_ | CK ^ -> Q v | DFFSRHQX1 | 0.159 |   0.367 |    0.095 | 
     | U518       | A v -> Y ^  | INVX1     | 0.048 |   0.415 |    0.143 | 
     | U517       | C1 ^ -> Y v | OAI222XL  | 0.040 |   0.455 |    0.183 | 
     | up_reg_12_ | D v         | DFFSRHQX1 | 0.000 |   0.456 |    0.183 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.272 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.380 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.414 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.207 |    0.480 | 
     | up_reg_12_ | CK ^       | DFFSRHQX1 | 0.003 |   0.210 |    0.483 | 
     +------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin low_reg_30_/CK 
Endpoint:   low_reg_30_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_30_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.218
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.460
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.273 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.165 | 
     | clk__L2_I2  | A v -> Y ^   | CLKINVX8  | 0.036 |   0.144 |   -0.129 | 
     | clk__L3_I2  | A ^ -> Y ^   | CLKBUFX20 | 0.067 |   0.210 |   -0.063 | 
     | low_reg_30_ | CK ^ -> Q v  | DFFRHQX1  | 0.157 |   0.367 |    0.095 | 
     | U577        | A0N v -> Y v | OAI2BB2X1 | 0.092 |   0.460 |    0.187 | 
     | low_reg_30_ | D v          | DFFRHQX1  | 0.000 |   0.460 |    0.187 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.273 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.380 | 
     | clk__L2_I2  | A v -> Y ^ | CLKINVX8  | 0.036 |   0.143 |    0.416 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUFX20 | 0.067 |   0.210 |    0.483 | 
     | low_reg_30_ | CK ^       | DFFRHQX1  | 0.008 |   0.218 |    0.491 | 
     +-------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin up_reg_13_/CK 
Endpoint:   up_reg_13_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_13_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.028
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.462
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.273 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.165 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.131 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.207 |   -0.065 | 
     | up_reg_13_ | CK ^ -> Q v | DFFSRHQX1 | 0.165 |   0.373 |    0.100 | 
     | U516       | A v -> Y ^  | INVX1     | 0.047 |   0.420 |    0.147 | 
     | U515       | C1 ^ -> Y v | OAI222XL  | 0.042 |   0.461 |    0.189 | 
     | up_reg_13_ | D v         | DFFSRHQX1 | 0.000 |   0.462 |    0.189 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.273 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.381 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.414 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.207 |    0.480 | 
     | up_reg_13_ | CK ^       | DFFSRHQX1 | 0.009 |   0.217 |    0.489 | 
     +------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin low_reg_21_/CK 
Endpoint:   low_reg_21_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_21_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.455
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.273 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.165 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.130 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.062 | 
     | low_reg_21_ | CK ^ -> Q v  | DFFRHQX1  | 0.152 |   0.363 |    0.090 | 
     | U550        | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.455 |    0.183 | 
     | low_reg_21_ | D v          | DFFRHQX1  | 0.000 |   0.455 |    0.183 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.273 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.381 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.415 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.484 | 
     | low_reg_21_ | CK ^       | DFFRHQX1  | 0.003 |   0.214 |    0.486 | 
     +-------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin low_reg_24_/CK 
Endpoint:   low_reg_24_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_24_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.221
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.190
  Arrival Time                  0.464
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.274 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.166 | 
     | clk__L2_I2  | A v -> Y ^   | CLKINVX8  | 0.036 |   0.143 |   -0.131 | 
     | clk__L3_I2  | A ^ -> Y ^   | CLKBUFX20 | 0.067 |   0.210 |   -0.064 | 
     | low_reg_24_ | CK ^ -> Q v  | DFFRHQX1  | 0.161 |   0.371 |    0.097 | 
     | U545        | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.464 |    0.190 | 
     | low_reg_24_ | D v          | DFFRHQX1  | 0.000 |   0.464 |    0.190 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.274 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.382 | 
     | clk__L2_I2  | A v -> Y ^ | CLKINVX8  | 0.036 |   0.144 |    0.418 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUFX20 | 0.067 |   0.210 |    0.484 | 
     | low_reg_24_ | CK ^       | DFFRHQX1  | 0.011 |   0.221 |    0.495 | 
     +-------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin low_reg_27_/CK 
Endpoint:   low_reg_27_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_27_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.458
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.274 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.166 | 
     | clk__L2_I2  | A v -> Y ^   | CLKINVX8  | 0.036 |   0.144 |   -0.131 | 
     | clk__L3_I2  | A ^ -> Y ^   | CLKBUFX20 | 0.067 |   0.210 |   -0.064 | 
     | low_reg_27_ | CK ^ -> Q v  | DFFRHQX1  | 0.155 |   0.365 |    0.091 | 
     | U539        | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.458 |    0.183 | 
     | low_reg_27_ | D v          | DFFRHQX1  | 0.000 |   0.458 |    0.183 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.274 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.382 | 
     | clk__L2_I2  | A v -> Y ^ | CLKINVX8  | 0.036 |   0.144 |    0.418 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUFX20 | 0.067 |   0.210 |    0.484 | 
     | low_reg_27_ | CK ^       | DFFRHQX1  | 0.004 |   0.214 |    0.488 | 
     +-------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin up_reg_30_/CK 
Endpoint:   up_reg_30_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_30_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.219
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.462
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.274 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.167 | 
     | clk__L2_I2 | A v -> Y ^   | CLKINVX8  | 0.036 |   0.144 |   -0.131 | 
     | clk__L3_I2 | A ^ -> Y ^   | CLKBUFX20 | 0.067 |   0.210 |   -0.064 | 
     | up_reg_30_ | CK ^ -> Q v  | DFFRHQX1  | 0.160 |   0.370 |    0.095 | 
     | U576       | A0N v -> Y v | OAI2BB2X1 | 0.092 |   0.462 |    0.188 | 
     | up_reg_30_ | D v          | DFFRHQX1  | 0.000 |   0.462 |    0.188 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.274 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.382 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.036 |   0.143 |    0.418 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.067 |   0.210 |    0.485 | 
     | up_reg_30_ | CK ^       | DFFRHQX1  | 0.009 |   0.219 |    0.493 | 
     +------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin low_reg_14_/CK 
Endpoint:   low_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_14_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.210
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.178
  Arrival Time                  0.453
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.275 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.167 | 
     | clk__L2_I1  | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.133 | 
     | clk__L3_I1  | A ^ -> Y ^   | CLKBUFX20 | 0.066 |   0.207 |   -0.067 | 
     | low_reg_14_ | CK ^ -> Q v  | DFFRHQX1  | 0.150 |   0.358 |    0.083 | 
     | U565        | A0N v -> Y v | OAI2BB2X1 | 0.095 |   0.453 |    0.178 | 
     | low_reg_14_ | D v          | DFFRHQX1  | 0.000 |   0.453 |    0.178 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.275 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.383 | 
     | clk__L2_I1  | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.416 | 
     | clk__L3_I1  | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.207 |    0.482 | 
     | low_reg_14_ | CK ^       | DFFRHQX1  | 0.003 |   0.210 |    0.485 | 
     +-------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin low_reg_23_/CK 
Endpoint:   low_reg_23_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_23_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.211
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.454
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.275 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.167 | 
     | clk__L2_I0  | A v -> Y ^   | CLKINVX8  | 0.033 |   0.141 |   -0.133 | 
     | clk__L3_I0  | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.206 |   -0.068 | 
     | low_reg_23_ | CK ^ -> Q v  | DFFRHQX1  | 0.153 |   0.359 |    0.084 | 
     | U547        | A0N v -> Y v | OAI2BB2X1 | 0.095 |   0.454 |    0.179 | 
     | low_reg_23_ | D v          | DFFRHQX1  | 0.000 |   0.454 |    0.179 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.275 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.383 | 
     | clk__L2_I0  | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.416 | 
     | clk__L3_I0  | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.481 | 
     | low_reg_23_ | CK ^       | DFFRHQX1  | 0.005 |   0.211 |    0.486 | 
     +-------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin up_reg_8_/CK 
Endpoint:   up_reg_8_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_8_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.220
+ Hold                         -0.027
+ Phase Shift                   0.000
= Required Time                 0.193
  Arrival Time                  0.468
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.275 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.167 | 
     | clk__L2_I2 | A v -> Y ^  | CLKINVX8  | 0.036 |   0.144 |   -0.131 | 
     | clk__L3_I2 | A ^ -> Y ^  | CLKBUFX20 | 0.067 |   0.210 |   -0.065 | 
     | up_reg_8_  | CK ^ -> Q v | DFFSRHQX1 | 0.169 |   0.379 |    0.104 | 
     | U526       | A v -> Y ^  | INVX1     | 0.048 |   0.427 |    0.153 | 
     | U525       | C1 ^ -> Y v | OAI222XL  | 0.040 |   0.468 |    0.193 | 
     | up_reg_8_  | D v         | DFFSRHQX1 | 0.000 |   0.468 |    0.193 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.275 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.383 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.036 |   0.144 |    0.418 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.067 |   0.210 |    0.485 | 
     | up_reg_8_  | CK ^       | DFFSRHQX1 | 0.010 |   0.220 |    0.495 | 
     +------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin up_reg_23_/CK 
Endpoint:   up_reg_23_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_23_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.459
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.275 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.167 | 
     | clk__L2_I2 | A v -> Y ^   | CLKINVX8  | 0.036 |   0.144 |   -0.131 | 
     | clk__L3_I2 | A ^ -> Y ^   | CLKBUFX20 | 0.067 |   0.210 |   -0.065 | 
     | up_reg_23_ | CK ^ -> Q v  | DFFRHQX1  | 0.156 |   0.366 |    0.091 | 
     | U546       | A0N v -> Y v | OAI2BB2X1 | 0.094 |   0.459 |    0.184 | 
     | up_reg_23_ | D v          | DFFRHQX1  | 0.000 |   0.459 |    0.185 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.275 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.383 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.036 |   0.144 |    0.419 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.067 |   0.210 |    0.485 | 
     | up_reg_23_ | CK ^       | DFFRHQX1  | 0.006 |   0.216 |    0.491 | 
     +------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin up_reg_21_/CK 
Endpoint:   up_reg_21_/D  (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_21_/QN (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.217
+ Hold                         -0.010
+ Phase Shift                   0.000
= Required Time                 0.206
  Arrival Time                  0.482
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.275 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.167 | 
     | clk__L2_I3 | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.133 | 
     | clk__L3_I3 | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.064 | 
     | up_reg_21_ | CK ^ -> QN ^ | DFFSRXL   | 0.230 |   0.441 |    0.166 | 
     | U500       | C1 ^ -> Y v  | OAI222XL  | 0.041 |   0.482 |    0.206 | 
     | up_reg_21_ | D v          | DFFSRXL   | 0.000 |   0.482 |    0.206 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.275 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.383 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.418 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.486 | 
     | up_reg_21_ | CK ^       | DFFSRXL   | 0.006 |   0.217 |    0.492 | 
     +------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin low_reg_5_/CK 
Endpoint:   low_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_5_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.217
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.461
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.275 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.167 | 
     | clk__L2_I0 | A v -> Y ^   | CLKINVX8  | 0.033 |   0.141 |   -0.134 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.206 |   -0.069 | 
     | low_reg_5_ | CK ^ -> Q v  | DFFRHQX1  | 0.162 |   0.368 |    0.093 | 
     | U563       | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.461 |    0.186 | 
     | low_reg_5_ | D v          | DFFRHQX1  | 0.000 |   0.461 |    0.186 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.275 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.383 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.416 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.482 | 
     | low_reg_5_ | CK ^       | DFFRHQX1  | 0.011 |   0.217 |    0.492 | 
     +------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin low_reg_13_/CK 
Endpoint:   low_reg_13_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_13_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.210
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.178
  Arrival Time                  0.453
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.276 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.168 | 
     | clk__L2_I1  | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.134 | 
     | clk__L3_I1  | A ^ -> Y ^   | CLKBUFX20 | 0.066 |   0.207 |   -0.068 | 
     | low_reg_13_ | CK ^ -> Q v  | DFFRHQX1  | 0.149 |   0.356 |    0.081 | 
     | U566        | A0N v -> Y v | OAI2BB2X1 | 0.097 |   0.453 |    0.178 | 
     | low_reg_13_ | D v          | DFFRHQX1  | 0.000 |   0.453 |    0.178 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.276 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.384 | 
     | clk__L2_I1  | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.418 | 
     | clk__L3_I1  | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.207 |    0.483 | 
     | low_reg_13_ | CK ^       | DFFRHQX1  | 0.003 |   0.210 |    0.486 | 
     +-------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin low_reg_25_/CK 
Endpoint:   low_reg_25_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_25_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.220
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.467
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.278 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.170 | 
     | clk__L2_I2  | A v -> Y ^   | CLKINVX8  | 0.036 |   0.143 |   -0.134 | 
     | clk__L3_I2  | A ^ -> Y ^   | CLKBUFX20 | 0.067 |   0.210 |   -0.068 | 
     | low_reg_25_ | CK ^ -> Q v  | DFFRHQX1  | 0.163 |   0.373 |    0.095 | 
     | U543        | A0N v -> Y v | OAI2BB2X1 | 0.094 |   0.467 |    0.189 | 
     | low_reg_25_ | D v          | DFFRHQX1  | 0.000 |   0.467 |    0.189 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.278 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.386 | 
     | clk__L2_I2  | A v -> Y ^ | CLKINVX8  | 0.036 |   0.143 |    0.421 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUFX20 | 0.067 |   0.210 |    0.488 | 
     | low_reg_25_ | CK ^       | DFFRHQX1  | 0.010 |   0.220 |    0.498 | 
     +-------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin up_reg_4_/CK 
Endpoint:   up_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_4_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.211
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.458
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.278 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.170 | 
     | clk__L2_I0 | A v -> Y ^   | CLKINVX8  | 0.033 |   0.141 |   -0.137 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.206 |   -0.072 | 
     | up_reg_4_  | CK ^ -> Q v  | DFFRHQX1  | 0.156 |   0.362 |    0.084 | 
     | U569       | A0N v -> Y v | OAI2BB2X1 | 0.095 |   0.457 |    0.179 | 
     | up_reg_4_  | D v          | DFFRHQX1  | 0.000 |   0.458 |    0.179 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.278 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.386 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.420 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.485 | 
     | up_reg_4_  | CK ^       | DFFRHQX1  | 0.004 |   0.211 |    0.489 | 
     +------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin low_reg_22_/CK 
Endpoint:   low_reg_22_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_22_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.461
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.278 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.170 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.136 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.068 | 
     | low_reg_22_ | CK ^ -> Q v  | DFFRHQX1  | 0.154 |   0.365 |    0.086 | 
     | U549        | A0N v -> Y v | OAI2BB2X1 | 0.096 |   0.461 |    0.182 | 
     | low_reg_22_ | D v          | DFFRHQX1  | 0.000 |   0.461 |    0.182 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.278 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.386 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.421 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.489 | 
     | low_reg_22_ | CK ^       | DFFRHQX1  | 0.004 |   0.214 |    0.493 | 
     +-------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin low_reg_28_/CK 
Endpoint:   low_reg_28_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_28_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.462
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.279 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.171 | 
     | clk__L2_I2  | A v -> Y ^   | CLKINVX8  | 0.036 |   0.143 |   -0.135 | 
     | clk__L3_I2  | A ^ -> Y ^   | CLKBUFX20 | 0.067 |   0.210 |   -0.069 | 
     | low_reg_28_ | CK ^ -> Q v  | DFFRHQX1  | 0.155 |   0.365 |    0.087 | 
     | U537        | A0N v -> Y v | OAI2BB2X1 | 0.097 |   0.462 |    0.183 | 
     | low_reg_28_ | D v          | DFFRHQX1  | 0.000 |   0.462 |    0.183 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.279 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.387 | 
     | clk__L2_I2  | A v -> Y ^ | CLKINVX8  | 0.036 |   0.144 |    0.422 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUFX20 | 0.067 |   0.210 |    0.489 | 
     | low_reg_28_ | CK ^       | DFFRHQX1  | 0.005 |   0.215 |    0.494 | 
     +-------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin low_reg_6_/CK 
Endpoint:   low_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_6_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.462
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.279 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.171 | 
     | clk__L2_I3 | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.136 | 
     | clk__L3_I3 | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.068 | 
     | low_reg_6_ | CK ^ -> Q v  | DFFRHQX1  | 0.157 |   0.367 |    0.089 | 
     | U562       | A0N v -> Y v | OAI2BB2X1 | 0.094 |   0.462 |    0.183 | 
     | low_reg_6_ | D v          | DFFRHQX1  | 0.000 |   0.462 |    0.183 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.279 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.387 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.421 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.489 | 
     | low_reg_6_ | CK ^       | DFFRHQX1  | 0.004 |   0.214 |    0.493 | 
     +------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin low_reg_10_/CK 
Endpoint:   low_reg_10_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_10_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.464
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.279 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.171 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.137 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.068 | 
     | low_reg_10_ | CK ^ -> Q v  | DFFRHQX1  | 0.156 |   0.367 |    0.088 | 
     | U558        | A0N v -> Y v | OAI2BB2X1 | 0.097 |   0.464 |    0.184 | 
     | low_reg_10_ | D v          | DFFRHQX1  | 0.000 |   0.464 |    0.184 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.279 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.387 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.422 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.490 | 
     | low_reg_10_ | CK ^       | DFFRHQX1  | 0.006 |   0.216 |    0.496 | 
     +-------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin low_reg_4_/CK 
Endpoint:   low_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_4_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.217
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.466
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.280 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.172 | 
     | clk__L2_I0 | A v -> Y ^   | CLKINVX8  | 0.033 |   0.141 |   -0.139 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.206 |   -0.074 | 
     | low_reg_4_ | CK ^ -> Q v  | DFFRHQX1  | 0.165 |   0.371 |    0.091 | 
     | U568       | A0N v -> Y v | OAI2BB2X1 | 0.095 |   0.466 |    0.186 | 
     | low_reg_4_ | D v          | DFFRHQX1  | 0.000 |   0.466 |    0.186 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.280 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.388 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.421 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.486 | 
     | low_reg_4_ | CK ^       | DFFRHQX1  | 0.011 |   0.217 |    0.497 | 
     +------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin low_reg_11_/CK 
Endpoint:   low_reg_11_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_11_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.460
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.280 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.172 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.138 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.069 | 
     | low_reg_11_ | CK ^ -> Q v  | DFFRHQX1  | 0.154 |   0.365 |    0.085 | 
     | U557        | A0N v -> Y v | OAI2BB2X1 | 0.096 |   0.460 |    0.180 | 
     | low_reg_11_ | D v          | DFFRHQX1  | 0.000 |   0.460 |    0.180 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.280 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.388 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.422 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.491 | 
     | low_reg_11_ | CK ^       | DFFRHQX1  | 0.001 |   0.212 |    0.492 | 
     +-------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin low_reg_20_/CK 
Endpoint:   low_reg_20_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_20_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.213
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.461
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.280 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.172 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.138 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.069 | 
     | low_reg_20_ | CK ^ -> Q v  | DFFRHQX1  | 0.153 |   0.363 |    0.083 | 
     | U551        | A0N v -> Y v | OAI2BB2X1 | 0.098 |   0.461 |    0.181 | 
     | low_reg_20_ | D v          | DFFRHQX1  | 0.000 |   0.461 |    0.181 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.280 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.388 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.423 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.491 | 
     | low_reg_20_ | CK ^       | DFFRHQX1  | 0.002 |   0.213 |    0.493 | 
     +-------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin low_reg_17_/CK 
Endpoint:   low_reg_17_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_17_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.213
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.461
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.280 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.172 | 
     | clk__L2_I1  | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.139 | 
     | clk__L3_I1  | A ^ -> Y ^   | CLKBUFX20 | 0.066 |   0.207 |   -0.073 | 
     | low_reg_17_ | CK ^ -> Q v  | DFFRHQX1  | 0.157 |   0.365 |    0.084 | 
     | U554        | A0N v -> Y v | OAI2BB2X1 | 0.097 |   0.461 |    0.181 | 
     | low_reg_17_ | D v          | DFFRHQX1  | 0.000 |   0.461 |    0.181 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.280 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.388 | 
     | clk__L2_I1  | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.422 | 
     | clk__L3_I1  | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.207 |    0.488 | 
     | low_reg_17_ | CK ^       | DFFRHQX1  | 0.006 |   0.213 |    0.493 | 
     +-------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin up_reg_29_/CK 
Endpoint:   up_reg_29_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_29_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.465
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.281 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.173 | 
     | clk__L2_I0 | A v -> Y ^   | CLKINVX8  | 0.033 |   0.141 |   -0.139 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.206 |   -0.074 | 
     | up_reg_29_ | CK ^ -> Q v  | DFFRHQX1  | 0.164 |   0.370 |    0.090 | 
     | U534       | A0N v -> Y v | OAI2BB2X1 | 0.095 |   0.465 |    0.184 | 
     | up_reg_29_ | D v          | DFFRHQX1  | 0.000 |   0.465 |    0.184 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.280 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.388 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.422 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.487 | 
     | up_reg_29_ | CK ^       | DFFRHQX1  | 0.009 |   0.215 |    0.496 | 
     +------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin low_reg_7_/CK 
Endpoint:   low_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_7_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.463
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.281 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.173 | 
     | clk__L2_I3 | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.138 | 
     | clk__L3_I3 | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.070 | 
     | low_reg_7_ | CK ^ -> Q v  | DFFRHQX1  | 0.155 |   0.365 |    0.085 | 
     | U561       | A0N v -> Y v | OAI2BB2X1 | 0.098 |   0.463 |    0.183 | 
     | low_reg_7_ | D v          | DFFRHQX1  | 0.000 |   0.463 |    0.183 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.281 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.389 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.423 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.491 | 
     | low_reg_7_ | CK ^       | DFFRHQX1  | 0.004 |   0.215 |    0.496 | 
     +------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin low_reg_3_/CK 
Endpoint:   low_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_3_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.217
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.467
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.281 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.173 | 
     | clk__L2_I0 | A v -> Y ^   | CLKINVX8  | 0.033 |   0.141 |   -0.140 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.206 |   -0.074 | 
     | low_reg_3_ | CK ^ -> Q v  | DFFRHQX1  | 0.165 |   0.371 |    0.090 | 
     | U570       | A0N v -> Y v | OAI2BB2X1 | 0.095 |   0.466 |    0.186 | 
     | low_reg_3_ | D v          | DFFRHQX1  | 0.000 |   0.467 |    0.186 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.281 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.389 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.033 |   0.141 |    0.422 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.206 |    0.487 | 
     | low_reg_3_ | CK ^       | DFFRHQX1  | 0.011 |   0.217 |    0.498 | 
     +------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin up_reg_22_/CK 
Endpoint:   up_reg_22_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_22_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.221
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.190
  Arrival Time                  0.471
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.282 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.174 | 
     | clk__L2_I2 | A v -> Y ^   | CLKINVX8  | 0.036 |   0.143 |   -0.138 | 
     | clk__L3_I2 | A ^ -> Y ^   | CLKBUFX20 | 0.067 |   0.210 |   -0.072 | 
     | up_reg_22_ | CK ^ -> Q v  | DFFRHQX1  | 0.166 |   0.376 |    0.094 | 
     | U548       | A0N v -> Y v | OAI2BB2X1 | 0.095 |   0.471 |    0.190 | 
     | up_reg_22_ | D v          | DFFRHQX1  | 0.000 |   0.471 |    0.190 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.282 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.390 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.036 |   0.144 |    0.425 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.067 |   0.210 |    0.492 | 
     | up_reg_22_ | CK ^       | DFFRHQX1  | 0.011 |   0.221 |    0.502 | 
     +------------------------------------------------------------------+ 

