/**
 * \file IfxCan_bf.h
 * \brief
 * \copyright Copyright (c) 2023 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_MCMCAN/V0.2.2.1.1
 * Specification: latest @ 2023-12-03 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET : V13.1.1.1.17
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Can_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Can_Registers
 * 
 */
#ifndef IFXCAN_BF_H
#define IFXCAN_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Can_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_CAN_CLC_Bits.DISR */
#define IFX_CAN_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_CAN_CLC_Bits.DISR */
#define IFX_CAN_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_CAN_CLC_Bits.DISR */
#define IFX_CAN_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_CAN_CLC_Bits.DISS */
#define IFX_CAN_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_CAN_CLC_Bits.DISS */
#define IFX_CAN_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_CLC_Bits.DISS */
#define IFX_CAN_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_CAN_CLC_Bits.EDIS */
#define IFX_CAN_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_CAN_CLC_Bits.EDIS */
#define IFX_CAN_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_CLC_Bits.EDIS */
#define IFX_CAN_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_CAN_OCS_Bits.TGS */
#define IFX_CAN_OCS_TGS_LEN (2u)

/** \brief Mask for Ifx_CAN_OCS_Bits.TGS */
#define IFX_CAN_OCS_TGS_MSK (0x3u)

/** \brief Offset for Ifx_CAN_OCS_Bits.TGS */
#define IFX_CAN_OCS_TGS_OFF (0u)

/** \brief Length for Ifx_CAN_OCS_Bits.TGB */
#define IFX_CAN_OCS_TGB_LEN (1u)

/** \brief Mask for Ifx_CAN_OCS_Bits.TGB */
#define IFX_CAN_OCS_TGB_MSK (0x1u)

/** \brief Offset for Ifx_CAN_OCS_Bits.TGB */
#define IFX_CAN_OCS_TGB_OFF (2u)

/** \brief Length for Ifx_CAN_OCS_Bits.TG_P */
#define IFX_CAN_OCS_TG_P_LEN (1u)

/** \brief Mask for Ifx_CAN_OCS_Bits.TG_P */
#define IFX_CAN_OCS_TG_P_MSK (0x1u)

/** \brief Offset for Ifx_CAN_OCS_Bits.TG_P */
#define IFX_CAN_OCS_TG_P_OFF (3u)

/** \brief Length for Ifx_CAN_OCS_Bits.SUS */
#define IFX_CAN_OCS_SUS_LEN (4u)

/** \brief Mask for Ifx_CAN_OCS_Bits.SUS */
#define IFX_CAN_OCS_SUS_MSK (0xfu)

/** \brief Offset for Ifx_CAN_OCS_Bits.SUS */
#define IFX_CAN_OCS_SUS_OFF (24u)

/** \brief Length for Ifx_CAN_OCS_Bits.SUS_P */
#define IFX_CAN_OCS_SUS_P_LEN (1u)

/** \brief Mask for Ifx_CAN_OCS_Bits.SUS_P */
#define IFX_CAN_OCS_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_CAN_OCS_Bits.SUS_P */
#define IFX_CAN_OCS_SUS_P_OFF (28u)

/** \brief Length for Ifx_CAN_OCS_Bits.SUSSTA */
#define IFX_CAN_OCS_SUSSTA_LEN (1u)

/** \brief Mask for Ifx_CAN_OCS_Bits.SUSSTA */
#define IFX_CAN_OCS_SUSSTA_MSK (0x1u)

/** \brief Offset for Ifx_CAN_OCS_Bits.SUSSTA */
#define IFX_CAN_OCS_SUSSTA_OFF (29u)

/** \brief Length for Ifx_CAN_ID_Bits.MOD_REV */
#define IFX_CAN_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_CAN_ID_Bits.MOD_REV */
#define IFX_CAN_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_CAN_ID_Bits.MOD_REV */
#define IFX_CAN_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_CAN_ID_Bits.MOD_TYPE */
#define IFX_CAN_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_CAN_ID_Bits.MOD_TYPE */
#define IFX_CAN_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_CAN_ID_Bits.MOD_TYPE */
#define IFX_CAN_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_CAN_ID_Bits.MOD_NUM */
#define IFX_CAN_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_CAN_ID_Bits.MOD_NUM */
#define IFX_CAN_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_ID_Bits.MOD_NUM */
#define IFX_CAN_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_CAN_RST_CTRLA_Bits.KRST */
#define IFX_CAN_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_CTRLA_Bits.KRST */
#define IFX_CAN_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_CTRLA_Bits.KRST */
#define IFX_CAN_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_CAN_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_CAN_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_CAN_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_CAN_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_CAN_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_CAN_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_CAN_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_CAN_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_CAN_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_CAN_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_CAN_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_CAN_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_CAN_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_CAN_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_CAN_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_CAN_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_CAN_RST_CTRLB_Bits.KRST */
#define IFX_CAN_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_CTRLB_Bits.KRST */
#define IFX_CAN_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_CTRLB_Bits.KRST */
#define IFX_CAN_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_CAN_RST_CTRLB_Bits.STATCLR */
#define IFX_CAN_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_CTRLB_Bits.STATCLR */
#define IFX_CAN_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_CTRLB_Bits.STATCLR */
#define IFX_CAN_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_CAN_RST_STAT_Bits.KRST */
#define IFX_CAN_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_STAT_Bits.KRST */
#define IFX_CAN_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_STAT_Bits.KRST */
#define IFX_CAN_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_CAN_RST_STAT_Bits.GRST0 */
#define IFX_CAN_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_STAT_Bits.GRST0 */
#define IFX_CAN_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_STAT_Bits.GRST0 */
#define IFX_CAN_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_CAN_RST_STAT_Bits.GRST1 */
#define IFX_CAN_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_STAT_Bits.GRST1 */
#define IFX_CAN_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_STAT_Bits.GRST1 */
#define IFX_CAN_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_CAN_RST_STAT_Bits.GRST2 */
#define IFX_CAN_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_STAT_Bits.GRST2 */
#define IFX_CAN_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_STAT_Bits.GRST2 */
#define IFX_CAN_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_CAN_RST_STAT_Bits.GRST3 */
#define IFX_CAN_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_CAN_RST_STAT_Bits.GRST3 */
#define IFX_CAN_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RST_STAT_Bits.GRST3 */
#define IFX_CAN_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_CAN_PROT_Bits.STATE */
#define IFX_CAN_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_CAN_PROT_Bits.STATE */
#define IFX_CAN_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_CAN_PROT_Bits.STATE */
#define IFX_CAN_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_CAN_PROT_Bits.SWEN */
#define IFX_CAN_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_CAN_PROT_Bits.SWEN */
#define IFX_CAN_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_PROT_Bits.SWEN */
#define IFX_CAN_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_CAN_PROT_Bits.VM */
#define IFX_CAN_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_CAN_PROT_Bits.VM */
#define IFX_CAN_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_CAN_PROT_Bits.VM */
#define IFX_CAN_PROT_VM_OFF (16u)

/** \brief Length for Ifx_CAN_PROT_Bits.VMEN */
#define IFX_CAN_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_CAN_PROT_Bits.VMEN */
#define IFX_CAN_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_PROT_Bits.VMEN */
#define IFX_CAN_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_CAN_PROT_Bits.PRS */
#define IFX_CAN_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_CAN_PROT_Bits.PRS */
#define IFX_CAN_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CAN_PROT_Bits.PRS */
#define IFX_CAN_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_CAN_PROT_Bits.PRSEN */
#define IFX_CAN_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CAN_PROT_Bits.PRSEN */
#define IFX_CAN_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_PROT_Bits.PRSEN */
#define IFX_CAN_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_CAN_PROT_Bits.TAGID */
#define IFX_CAN_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_CAN_PROT_Bits.TAGID */
#define IFX_CAN_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_PROT_Bits.TAGID */
#define IFX_CAN_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_CAN_PROT_Bits.ODEF */
#define IFX_CAN_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_CAN_PROT_Bits.ODEF */
#define IFX_CAN_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_PROT_Bits.ODEF */
#define IFX_CAN_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_CAN_PROT_Bits.OWEN */
#define IFX_CAN_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_CAN_PROT_Bits.OWEN */
#define IFX_CAN_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_PROT_Bits.OWEN */
#define IFX_CAN_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN00 */
#define IFX_CAN_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN00 */
#define IFX_CAN_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN00 */
#define IFX_CAN_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN01 */
#define IFX_CAN_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN01 */
#define IFX_CAN_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN01 */
#define IFX_CAN_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN02 */
#define IFX_CAN_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN02 */
#define IFX_CAN_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN02 */
#define IFX_CAN_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN03 */
#define IFX_CAN_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN03 */
#define IFX_CAN_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN03 */
#define IFX_CAN_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN04 */
#define IFX_CAN_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN04 */
#define IFX_CAN_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN04 */
#define IFX_CAN_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN05 */
#define IFX_CAN_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN05 */
#define IFX_CAN_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN05 */
#define IFX_CAN_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN06 */
#define IFX_CAN_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN06 */
#define IFX_CAN_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN06 */
#define IFX_CAN_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN07 */
#define IFX_CAN_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN07 */
#define IFX_CAN_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN07 */
#define IFX_CAN_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN08 */
#define IFX_CAN_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN08 */
#define IFX_CAN_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN08 */
#define IFX_CAN_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN09 */
#define IFX_CAN_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN09 */
#define IFX_CAN_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN09 */
#define IFX_CAN_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN10 */
#define IFX_CAN_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN10 */
#define IFX_CAN_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN10 */
#define IFX_CAN_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN11 */
#define IFX_CAN_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN11 */
#define IFX_CAN_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN11 */
#define IFX_CAN_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN12 */
#define IFX_CAN_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN12 */
#define IFX_CAN_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN12 */
#define IFX_CAN_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN13 */
#define IFX_CAN_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN13 */
#define IFX_CAN_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN13 */
#define IFX_CAN_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN14 */
#define IFX_CAN_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN14 */
#define IFX_CAN_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN14 */
#define IFX_CAN_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN15 */
#define IFX_CAN_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN15 */
#define IFX_CAN_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN15 */
#define IFX_CAN_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN16 */
#define IFX_CAN_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN16 */
#define IFX_CAN_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN16 */
#define IFX_CAN_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN17 */
#define IFX_CAN_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN17 */
#define IFX_CAN_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN17 */
#define IFX_CAN_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN18 */
#define IFX_CAN_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN18 */
#define IFX_CAN_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN18 */
#define IFX_CAN_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN19 */
#define IFX_CAN_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN19 */
#define IFX_CAN_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN19 */
#define IFX_CAN_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN20 */
#define IFX_CAN_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN20 */
#define IFX_CAN_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN20 */
#define IFX_CAN_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN21 */
#define IFX_CAN_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN21 */
#define IFX_CAN_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN21 */
#define IFX_CAN_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN22 */
#define IFX_CAN_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN22 */
#define IFX_CAN_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN22 */
#define IFX_CAN_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN23 */
#define IFX_CAN_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN23 */
#define IFX_CAN_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN23 */
#define IFX_CAN_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN24 */
#define IFX_CAN_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN24 */
#define IFX_CAN_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN24 */
#define IFX_CAN_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN25 */
#define IFX_CAN_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN25 */
#define IFX_CAN_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN25 */
#define IFX_CAN_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN26 */
#define IFX_CAN_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN26 */
#define IFX_CAN_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN26 */
#define IFX_CAN_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN27 */
#define IFX_CAN_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN27 */
#define IFX_CAN_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN27 */
#define IFX_CAN_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN28 */
#define IFX_CAN_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN28 */
#define IFX_CAN_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN28 */
#define IFX_CAN_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN29 */
#define IFX_CAN_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN29 */
#define IFX_CAN_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN29 */
#define IFX_CAN_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN30 */
#define IFX_CAN_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN30 */
#define IFX_CAN_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN30 */
#define IFX_CAN_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_CAN_ACCEN_WRA_Bits.EN31 */
#define IFX_CAN_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRA_Bits.EN31 */
#define IFX_CAN_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRA_Bits.EN31 */
#define IFX_CAN_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CAN_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CAN_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CAN_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CAN_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CAN_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CAN_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CAN_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CAN_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CAN_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CAN_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CAN_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CAN_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CAN_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CAN_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CAN_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CAN_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CAN_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CAN_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CAN_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CAN_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CAN_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CAN_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CAN_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CAN_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN00 */
#define IFX_CAN_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN00 */
#define IFX_CAN_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN00 */
#define IFX_CAN_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN01 */
#define IFX_CAN_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN01 */
#define IFX_CAN_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN01 */
#define IFX_CAN_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN02 */
#define IFX_CAN_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN02 */
#define IFX_CAN_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN02 */
#define IFX_CAN_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN03 */
#define IFX_CAN_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN03 */
#define IFX_CAN_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN03 */
#define IFX_CAN_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN04 */
#define IFX_CAN_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN04 */
#define IFX_CAN_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN04 */
#define IFX_CAN_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN05 */
#define IFX_CAN_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN05 */
#define IFX_CAN_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN05 */
#define IFX_CAN_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN06 */
#define IFX_CAN_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN06 */
#define IFX_CAN_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN06 */
#define IFX_CAN_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN07 */
#define IFX_CAN_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN07 */
#define IFX_CAN_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN07 */
#define IFX_CAN_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN08 */
#define IFX_CAN_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN08 */
#define IFX_CAN_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN08 */
#define IFX_CAN_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN09 */
#define IFX_CAN_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN09 */
#define IFX_CAN_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN09 */
#define IFX_CAN_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN10 */
#define IFX_CAN_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN10 */
#define IFX_CAN_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN10 */
#define IFX_CAN_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN11 */
#define IFX_CAN_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN11 */
#define IFX_CAN_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN11 */
#define IFX_CAN_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN12 */
#define IFX_CAN_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN12 */
#define IFX_CAN_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN12 */
#define IFX_CAN_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN13 */
#define IFX_CAN_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN13 */
#define IFX_CAN_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN13 */
#define IFX_CAN_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN14 */
#define IFX_CAN_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN14 */
#define IFX_CAN_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN14 */
#define IFX_CAN_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN15 */
#define IFX_CAN_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN15 */
#define IFX_CAN_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN15 */
#define IFX_CAN_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN16 */
#define IFX_CAN_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN16 */
#define IFX_CAN_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN16 */
#define IFX_CAN_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN17 */
#define IFX_CAN_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN17 */
#define IFX_CAN_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN17 */
#define IFX_CAN_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN18 */
#define IFX_CAN_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN18 */
#define IFX_CAN_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN18 */
#define IFX_CAN_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN19 */
#define IFX_CAN_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN19 */
#define IFX_CAN_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN19 */
#define IFX_CAN_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN20 */
#define IFX_CAN_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN20 */
#define IFX_CAN_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN20 */
#define IFX_CAN_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN21 */
#define IFX_CAN_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN21 */
#define IFX_CAN_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN21 */
#define IFX_CAN_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN22 */
#define IFX_CAN_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN22 */
#define IFX_CAN_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN22 */
#define IFX_CAN_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN23 */
#define IFX_CAN_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN23 */
#define IFX_CAN_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN23 */
#define IFX_CAN_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN24 */
#define IFX_CAN_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN24 */
#define IFX_CAN_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN24 */
#define IFX_CAN_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN25 */
#define IFX_CAN_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN25 */
#define IFX_CAN_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN25 */
#define IFX_CAN_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN26 */
#define IFX_CAN_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN26 */
#define IFX_CAN_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN26 */
#define IFX_CAN_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN27 */
#define IFX_CAN_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN27 */
#define IFX_CAN_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN27 */
#define IFX_CAN_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN28 */
#define IFX_CAN_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN28 */
#define IFX_CAN_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN28 */
#define IFX_CAN_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN29 */
#define IFX_CAN_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN29 */
#define IFX_CAN_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN29 */
#define IFX_CAN_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN30 */
#define IFX_CAN_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN30 */
#define IFX_CAN_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN30 */
#define IFX_CAN_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_CAN_ACCEN_RDA_Bits.EN31 */
#define IFX_CAN_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDA_Bits.EN31 */
#define IFX_CAN_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDA_Bits.EN31 */
#define IFX_CAN_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CAN_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CAN_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CAN_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CAN_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CAN_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CAN_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CAN_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CAN_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CAN_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CAN_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CAN_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CAN_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CAN_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CAN_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CAN_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CAN_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CAN_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CAN_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CAN_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CAN_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CAN_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CAN_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CAN_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CAN_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.RD00 */
#define IFX_CAN_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.RD00 */
#define IFX_CAN_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.RD00 */
#define IFX_CAN_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.RD01 */
#define IFX_CAN_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.RD01 */
#define IFX_CAN_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.RD01 */
#define IFX_CAN_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.RD02 */
#define IFX_CAN_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.RD02 */
#define IFX_CAN_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.RD02 */
#define IFX_CAN_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.RD03 */
#define IFX_CAN_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.RD03 */
#define IFX_CAN_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.RD03 */
#define IFX_CAN_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.RD04 */
#define IFX_CAN_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.RD04 */
#define IFX_CAN_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.RD04 */
#define IFX_CAN_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.RD05 */
#define IFX_CAN_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.RD05 */
#define IFX_CAN_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.RD05 */
#define IFX_CAN_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.RD06 */
#define IFX_CAN_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.RD06 */
#define IFX_CAN_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.RD06 */
#define IFX_CAN_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.RD07 */
#define IFX_CAN_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.RD07 */
#define IFX_CAN_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.RD07 */
#define IFX_CAN_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.WR00 */
#define IFX_CAN_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.WR00 */
#define IFX_CAN_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.WR00 */
#define IFX_CAN_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.WR01 */
#define IFX_CAN_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.WR01 */
#define IFX_CAN_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.WR01 */
#define IFX_CAN_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.WR02 */
#define IFX_CAN_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.WR02 */
#define IFX_CAN_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.WR02 */
#define IFX_CAN_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.WR03 */
#define IFX_CAN_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.WR03 */
#define IFX_CAN_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.WR03 */
#define IFX_CAN_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.WR04 */
#define IFX_CAN_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.WR04 */
#define IFX_CAN_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.WR04 */
#define IFX_CAN_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.WR05 */
#define IFX_CAN_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.WR05 */
#define IFX_CAN_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.WR05 */
#define IFX_CAN_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.WR06 */
#define IFX_CAN_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.WR06 */
#define IFX_CAN_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.WR06 */
#define IFX_CAN_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_CAN_ACCEN_VM_Bits.WR07 */
#define IFX_CAN_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_VM_Bits.WR07 */
#define IFX_CAN_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_VM_Bits.WR07 */
#define IFX_CAN_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.RD00 */
#define IFX_CAN_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.RD00 */
#define IFX_CAN_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.RD00 */
#define IFX_CAN_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.RD01 */
#define IFX_CAN_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.RD01 */
#define IFX_CAN_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.RD01 */
#define IFX_CAN_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.RD02 */
#define IFX_CAN_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.RD02 */
#define IFX_CAN_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.RD02 */
#define IFX_CAN_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.RD03 */
#define IFX_CAN_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.RD03 */
#define IFX_CAN_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.RD03 */
#define IFX_CAN_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.RD04 */
#define IFX_CAN_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.RD04 */
#define IFX_CAN_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.RD04 */
#define IFX_CAN_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.RD05 */
#define IFX_CAN_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.RD05 */
#define IFX_CAN_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.RD05 */
#define IFX_CAN_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.RD06 */
#define IFX_CAN_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.RD06 */
#define IFX_CAN_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.RD06 */
#define IFX_CAN_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.RD07 */
#define IFX_CAN_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.RD07 */
#define IFX_CAN_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.RD07 */
#define IFX_CAN_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.WR00 */
#define IFX_CAN_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.WR00 */
#define IFX_CAN_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.WR00 */
#define IFX_CAN_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.WR01 */
#define IFX_CAN_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.WR01 */
#define IFX_CAN_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.WR01 */
#define IFX_CAN_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.WR02 */
#define IFX_CAN_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.WR02 */
#define IFX_CAN_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.WR02 */
#define IFX_CAN_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.WR03 */
#define IFX_CAN_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.WR03 */
#define IFX_CAN_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.WR03 */
#define IFX_CAN_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.WR04 */
#define IFX_CAN_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.WR04 */
#define IFX_CAN_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.WR04 */
#define IFX_CAN_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.WR05 */
#define IFX_CAN_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.WR05 */
#define IFX_CAN_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.WR05 */
#define IFX_CAN_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.WR06 */
#define IFX_CAN_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.WR06 */
#define IFX_CAN_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.WR06 */
#define IFX_CAN_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_CAN_ACCEN_PRS_Bits.WR07 */
#define IFX_CAN_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_CAN_ACCEN_PRS_Bits.WR07 */
#define IFX_CAN_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CAN_ACCEN_PRS_Bits.WR07 */
#define IFX_CAN_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_CAN_MCR_Bits.CLKSEL0 */
#define IFX_CAN_MCR_CLKSEL0_LEN (2u)

/** \brief Mask for Ifx_CAN_MCR_Bits.CLKSEL0 */
#define IFX_CAN_MCR_CLKSEL0_MSK (0x3u)

/** \brief Offset for Ifx_CAN_MCR_Bits.CLKSEL0 */
#define IFX_CAN_MCR_CLKSEL0_OFF (0u)

/** \brief Length for Ifx_CAN_MCR_Bits.CLKSEL1 */
#define IFX_CAN_MCR_CLKSEL1_LEN (2u)

/** \brief Mask for Ifx_CAN_MCR_Bits.CLKSEL1 */
#define IFX_CAN_MCR_CLKSEL1_MSK (0x3u)

/** \brief Offset for Ifx_CAN_MCR_Bits.CLKSEL1 */
#define IFX_CAN_MCR_CLKSEL1_OFF (2u)

/** \brief Length for Ifx_CAN_MCR_Bits.CLKSEL2 */
#define IFX_CAN_MCR_CLKSEL2_LEN (2u)

/** \brief Mask for Ifx_CAN_MCR_Bits.CLKSEL2 */
#define IFX_CAN_MCR_CLKSEL2_MSK (0x3u)

/** \brief Offset for Ifx_CAN_MCR_Bits.CLKSEL2 */
#define IFX_CAN_MCR_CLKSEL2_OFF (4u)

/** \brief Length for Ifx_CAN_MCR_Bits.CLKSEL3 */
#define IFX_CAN_MCR_CLKSEL3_LEN (2u)

/** \brief Mask for Ifx_CAN_MCR_Bits.CLKSEL3 */
#define IFX_CAN_MCR_CLKSEL3_MSK (0x3u)

/** \brief Offset for Ifx_CAN_MCR_Bits.CLKSEL3 */
#define IFX_CAN_MCR_CLKSEL3_OFF (6u)

/** \brief Length for Ifx_CAN_MCR_Bits.NODE */
#define IFX_CAN_MCR_NODE_LEN (3u)

/** \brief Mask for Ifx_CAN_MCR_Bits.NODE */
#define IFX_CAN_MCR_NODE_MSK (0x7u)

/** \brief Offset for Ifx_CAN_MCR_Bits.NODE */
#define IFX_CAN_MCR_NODE_OFF (24u)

/** \brief Length for Ifx_CAN_MCR_Bits.DXCM */
#define IFX_CAN_MCR_DXCM_LEN (1u)

/** \brief Mask for Ifx_CAN_MCR_Bits.DXCM */
#define IFX_CAN_MCR_DXCM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_MCR_Bits.DXCM */
#define IFX_CAN_MCR_DXCM_OFF (27u)

/** \brief Length for Ifx_CAN_MCR_Bits.RBUSY */
#define IFX_CAN_MCR_RBUSY_LEN (1u)

/** \brief Mask for Ifx_CAN_MCR_Bits.RBUSY */
#define IFX_CAN_MCR_RBUSY_MSK (0x1u)

/** \brief Offset for Ifx_CAN_MCR_Bits.RBUSY */
#define IFX_CAN_MCR_RBUSY_OFF (28u)

/** \brief Length for Ifx_CAN_MCR_Bits.RINIT */
#define IFX_CAN_MCR_RINIT_LEN (1u)

/** \brief Mask for Ifx_CAN_MCR_Bits.RINIT */
#define IFX_CAN_MCR_RINIT_MSK (0x1u)

/** \brief Offset for Ifx_CAN_MCR_Bits.RINIT */
#define IFX_CAN_MCR_RINIT_OFF (29u)

/** \brief Length for Ifx_CAN_MCR_Bits.CI */
#define IFX_CAN_MCR_CI_LEN (1u)

/** \brief Mask for Ifx_CAN_MCR_Bits.CI */
#define IFX_CAN_MCR_CI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_MCR_Bits.CI */
#define IFX_CAN_MCR_CI_OFF (30u)

/** \brief Length for Ifx_CAN_MCR_Bits.CCCE */
#define IFX_CAN_MCR_CCCE_LEN (1u)

/** \brief Mask for Ifx_CAN_MCR_Bits.CCCE */
#define IFX_CAN_MCR_CCCE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_MCR_Bits.CCCE */
#define IFX_CAN_MCR_CCCE_OFF (31u)

/** \brief Length for Ifx_CAN_BUFADR_Bits.TXBUF */
#define IFX_CAN_BUFADR_TXBUF_LEN (14u)

/** \brief Mask for Ifx_CAN_BUFADR_Bits.TXBUF */
#define IFX_CAN_BUFADR_TXBUF_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_BUFADR_Bits.TXBUF */
#define IFX_CAN_BUFADR_TXBUF_OFF (0u)

/** \brief Length for Ifx_CAN_BUFADR_Bits.RXBUF */
#define IFX_CAN_BUFADR_RXBUF_LEN (14u)

/** \brief Mask for Ifx_CAN_BUFADR_Bits.RXBUF */
#define IFX_CAN_BUFADR_RXBUF_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_BUFADR_Bits.RXBUF */
#define IFX_CAN_BUFADR_RXBUF_OFF (16u)

/** \brief Length for Ifx_CAN_MECR_Bits.TH */
#define IFX_CAN_MECR_TH_LEN (16u)

/** \brief Mask for Ifx_CAN_MECR_Bits.TH */
#define IFX_CAN_MECR_TH_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_MECR_Bits.TH */
#define IFX_CAN_MECR_TH_OFF (0u)

/** \brief Length for Ifx_CAN_MECR_Bits.INP */
#define IFX_CAN_MECR_INP_LEN (4u)

/** \brief Mask for Ifx_CAN_MECR_Bits.INP */
#define IFX_CAN_MECR_INP_MSK (0xfu)

/** \brief Offset for Ifx_CAN_MECR_Bits.INP */
#define IFX_CAN_MECR_INP_OFF (16u)

/** \brief Length for Ifx_CAN_MECR_Bits.NODE */
#define IFX_CAN_MECR_NODE_LEN (3u)

/** \brief Mask for Ifx_CAN_MECR_Bits.NODE */
#define IFX_CAN_MECR_NODE_MSK (0x7u)

/** \brief Offset for Ifx_CAN_MECR_Bits.NODE */
#define IFX_CAN_MECR_NODE_OFF (20u)

/** \brief Length for Ifx_CAN_MECR_Bits.ANYED */
#define IFX_CAN_MECR_ANYED_LEN (1u)

/** \brief Mask for Ifx_CAN_MECR_Bits.ANYED */
#define IFX_CAN_MECR_ANYED_MSK (0x1u)

/** \brief Offset for Ifx_CAN_MECR_Bits.ANYED */
#define IFX_CAN_MECR_ANYED_OFF (24u)

/** \brief Length for Ifx_CAN_MECR_Bits.CAPEIE */
#define IFX_CAN_MECR_CAPEIE_LEN (1u)

/** \brief Mask for Ifx_CAN_MECR_Bits.CAPEIE */
#define IFX_CAN_MECR_CAPEIE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_MECR_Bits.CAPEIE */
#define IFX_CAN_MECR_CAPEIE_OFF (25u)

/** \brief Length for Ifx_CAN_MECR_Bits.DEPTH */
#define IFX_CAN_MECR_DEPTH_LEN (3u)

/** \brief Mask for Ifx_CAN_MECR_Bits.DEPTH */
#define IFX_CAN_MECR_DEPTH_MSK (0x7u)

/** \brief Offset for Ifx_CAN_MECR_Bits.DEPTH */
#define IFX_CAN_MECR_DEPTH_OFF (27u)

/** \brief Length for Ifx_CAN_MECR_Bits.SOF */
#define IFX_CAN_MECR_SOF_LEN (1u)

/** \brief Mask for Ifx_CAN_MECR_Bits.SOF */
#define IFX_CAN_MECR_SOF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_MECR_Bits.SOF */
#define IFX_CAN_MECR_SOF_OFF (30u)

/** \brief Length for Ifx_CAN_MESTAT_Bits.CAPT */
#define IFX_CAN_MESTAT_CAPT_LEN (16u)

/** \brief Mask for Ifx_CAN_MESTAT_Bits.CAPT */
#define IFX_CAN_MESTAT_CAPT_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_MESTAT_Bits.CAPT */
#define IFX_CAN_MESTAT_CAPT_OFF (0u)

/** \brief Length for Ifx_CAN_MESTAT_Bits.CAPRED */
#define IFX_CAN_MESTAT_CAPRED_LEN (1u)

/** \brief Mask for Ifx_CAN_MESTAT_Bits.CAPRED */
#define IFX_CAN_MESTAT_CAPRED_MSK (0x1u)

/** \brief Offset for Ifx_CAN_MESTAT_Bits.CAPRED */
#define IFX_CAN_MESTAT_CAPRED_OFF (16u)

/** \brief Length for Ifx_CAN_MESTAT_Bits.CAPE */
#define IFX_CAN_MESTAT_CAPE_LEN (1u)

/** \brief Mask for Ifx_CAN_MESTAT_Bits.CAPE */
#define IFX_CAN_MESTAT_CAPE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_MESTAT_Bits.CAPE */
#define IFX_CAN_MESTAT_CAPE_OFF (17u)

/** \brief Length for Ifx_CAN_WDT_Bits.EN */
#define IFX_CAN_WDT_EN_LEN (1u)

/** \brief Mask for Ifx_CAN_WDT_Bits.EN */
#define IFX_CAN_WDT_EN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_WDT_Bits.EN */
#define IFX_CAN_WDT_EN_OFF (0u)

/** \brief Length for Ifx_CAN_WDT_Bits.FWDP */
#define IFX_CAN_WDT_FWDP_LEN (15u)

/** \brief Mask for Ifx_CAN_WDT_Bits.FWDP */
#define IFX_CAN_WDT_FWDP_MSK (0x7fffu)

/** \brief Offset for Ifx_CAN_WDT_Bits.FWDP */
#define IFX_CAN_WDT_FWDP_OFF (1u)

/** \brief Length for Ifx_CAN_WDT_Bits.SWDP */
#define IFX_CAN_WDT_SWDP_LEN (16u)

/** \brief Mask for Ifx_CAN_WDT_Bits.SWDP */
#define IFX_CAN_WDT_SWDP_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_WDT_Bits.SWDP */
#define IFX_CAN_WDT_SWDP_OFF (16u)

/** \brief Length for Ifx_CAN_N_STARTADR_Bits.PROT_RANGE_START */
#define IFX_CAN_N_STARTADR_PROT_RANGE_START_LEN (14u)

/** \brief Mask for Ifx_CAN_N_STARTADR_Bits.PROT_RANGE_START */
#define IFX_CAN_N_STARTADR_PROT_RANGE_START_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_N_STARTADR_Bits.PROT_RANGE_START */
#define IFX_CAN_N_STARTADR_PROT_RANGE_START_OFF (2u)

/** \brief Length for Ifx_CAN_N_ENDADR_Bits.PROT_RANGE_END */
#define IFX_CAN_N_ENDADR_PROT_RANGE_END_LEN (14u)

/** \brief Mask for Ifx_CAN_N_ENDADR_Bits.PROT_RANGE_END */
#define IFX_CAN_N_ENDADR_PROT_RANGE_END_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_N_ENDADR_Bits.PROT_RANGE_END */
#define IFX_CAN_N_ENDADR_PROT_RANGE_END_OFF (2u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.REINT */
#define IFX_CAN_N_INTRSIG_REINT_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.REINT */
#define IFX_CAN_N_INTRSIG_REINT_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.REINT */
#define IFX_CAN_N_INTRSIG_REINT_OFF (0u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.RxF1F */
#define IFX_CAN_N_INTRSIG_RXF1F_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.RxF1F */
#define IFX_CAN_N_INTRSIG_RXF1F_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.RxF1F */
#define IFX_CAN_N_INTRSIG_RXF1F_OFF (1u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.RxF0F */
#define IFX_CAN_N_INTRSIG_RXF0F_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.RxF0F */
#define IFX_CAN_N_INTRSIG_RXF0F_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.RxF0F */
#define IFX_CAN_N_INTRSIG_RXF0F_OFF (2u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.RxF1N */
#define IFX_CAN_N_INTRSIG_RXF1N_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.RxF1N */
#define IFX_CAN_N_INTRSIG_RXF1N_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.RxF1N */
#define IFX_CAN_N_INTRSIG_RXF1N_OFF (3u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.RxF0N */
#define IFX_CAN_N_INTRSIG_RXF0N_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.RxF0N */
#define IFX_CAN_N_INTRSIG_RXF0N_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.RxF0N */
#define IFX_CAN_N_INTRSIG_RXF0N_OFF (4u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.RETI */
#define IFX_CAN_N_INTRSIG_RETI_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.RETI */
#define IFX_CAN_N_INTRSIG_RETI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.RETI */
#define IFX_CAN_N_INTRSIG_RETI_OFF (5u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.TRAQ */
#define IFX_CAN_N_INTRSIG_TRAQ_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.TRAQ */
#define IFX_CAN_N_INTRSIG_TRAQ_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.TRAQ */
#define IFX_CAN_N_INTRSIG_TRAQ_OFF (6u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.TRACO */
#define IFX_CAN_N_INTRSIG_TRACO_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.TRACO */
#define IFX_CAN_N_INTRSIG_TRACO_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.TRACO */
#define IFX_CAN_N_INTRSIG_TRACO_OFF (7u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.TEFIFO */
#define IFX_CAN_N_INTRSIG_TEFIFO_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.TEFIFO */
#define IFX_CAN_N_INTRSIG_TEFIFO_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.TEFIFO */
#define IFX_CAN_N_INTRSIG_TEFIFO_OFF (8u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.HPE */
#define IFX_CAN_N_INTRSIG_HPE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.HPE */
#define IFX_CAN_N_INTRSIG_HPE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.HPE */
#define IFX_CAN_N_INTRSIG_HPE_OFF (9u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.WATI */
#define IFX_CAN_N_INTRSIG_WATI_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.WATI */
#define IFX_CAN_N_INTRSIG_WATI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.WATI */
#define IFX_CAN_N_INTRSIG_WATI_OFF (10u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.ALRT */
#define IFX_CAN_N_INTRSIG_ALRT_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.ALRT */
#define IFX_CAN_N_INTRSIG_ALRT_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.ALRT */
#define IFX_CAN_N_INTRSIG_ALRT_OFF (11u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.MOER */
#define IFX_CAN_N_INTRSIG_MOER_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.MOER */
#define IFX_CAN_N_INTRSIG_MOER_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.MOER */
#define IFX_CAN_N_INTRSIG_MOER_OFF (12u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.SAFE */
#define IFX_CAN_N_INTRSIG_SAFE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.SAFE */
#define IFX_CAN_N_INTRSIG_SAFE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.SAFE */
#define IFX_CAN_N_INTRSIG_SAFE_OFF (13u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.BOFF */
#define IFX_CAN_N_INTRSIG_BOFF_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.BOFF */
#define IFX_CAN_N_INTRSIG_BOFF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.BOFF */
#define IFX_CAN_N_INTRSIG_BOFF_OFF (14u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.LOI */
#define IFX_CAN_N_INTRSIG_LOI_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.LOI */
#define IFX_CAN_N_INTRSIG_LOI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.LOI */
#define IFX_CAN_N_INTRSIG_LOI_OFF (15u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.RXHBUF0 */
#define IFX_CAN_N_INTRSIG_RXHBUF0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.RXHBUF0 */
#define IFX_CAN_N_INTRSIG_RXHBUF0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.RXHBUF0 */
#define IFX_CAN_N_INTRSIG_RXHBUF0_OFF (16u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.RXHBUF1 */
#define IFX_CAN_N_INTRSIG_RXHBUF1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.RXHBUF1 */
#define IFX_CAN_N_INTRSIG_RXHBUF1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.RXHBUF1 */
#define IFX_CAN_N_INTRSIG_RXHBUF1_OFF (17u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.TXHBUF0 */
#define IFX_CAN_N_INTRSIG_TXHBUF0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.TXHBUF0 */
#define IFX_CAN_N_INTRSIG_TXHBUF0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.TXHBUF0 */
#define IFX_CAN_N_INTRSIG_TXHBUF0_OFF (18u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.TXHBUF1 */
#define IFX_CAN_N_INTRSIG_TXHBUF1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.TXHBUF1 */
#define IFX_CAN_N_INTRSIG_TXHBUF1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.TXHBUF1 */
#define IFX_CAN_N_INTRSIG_TXHBUF1_OFF (19u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.IDMU */
#define IFX_CAN_N_INTRSIG_IDMU_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.IDMU */
#define IFX_CAN_N_INTRSIG_IDMU_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.IDMU */
#define IFX_CAN_N_INTRSIG_IDMU_OFF (20u)

/** \brief Length for Ifx_CAN_N_INTRSIG_Bits.CEI */
#define IFX_CAN_N_INTRSIG_CEI_LEN (1u)

/** \brief Mask for Ifx_CAN_N_INTRSIG_Bits.CEI */
#define IFX_CAN_N_INTRSIG_CEI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_INTRSIG_Bits.CEI */
#define IFX_CAN_N_INTRSIG_CEI_OFF (21u)

/** \brief Length for Ifx_CAN_N_G0INTR_Bits.TEFIFO */
#define IFX_CAN_N_G0INTR_TEFIFO_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G0INTR_Bits.TEFIFO */
#define IFX_CAN_N_G0INTR_TEFIFO_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G0INTR_Bits.TEFIFO */
#define IFX_CAN_N_G0INTR_TEFIFO_OFF (0u)

/** \brief Length for Ifx_CAN_N_G0INTR_Bits.HPE */
#define IFX_CAN_N_G0INTR_HPE_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G0INTR_Bits.HPE */
#define IFX_CAN_N_G0INTR_HPE_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G0INTR_Bits.HPE */
#define IFX_CAN_N_G0INTR_HPE_OFF (4u)

/** \brief Length for Ifx_CAN_N_G0INTR_Bits.WATI */
#define IFX_CAN_N_G0INTR_WATI_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G0INTR_Bits.WATI */
#define IFX_CAN_N_G0INTR_WATI_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G0INTR_Bits.WATI */
#define IFX_CAN_N_G0INTR_WATI_OFF (8u)

/** \brief Length for Ifx_CAN_N_G0INTR_Bits.ALRT */
#define IFX_CAN_N_G0INTR_ALRT_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G0INTR_Bits.ALRT */
#define IFX_CAN_N_G0INTR_ALRT_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G0INTR_Bits.ALRT */
#define IFX_CAN_N_G0INTR_ALRT_OFF (12u)

/** \brief Length for Ifx_CAN_N_G0INTR_Bits.MOER */
#define IFX_CAN_N_G0INTR_MOER_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G0INTR_Bits.MOER */
#define IFX_CAN_N_G0INTR_MOER_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G0INTR_Bits.MOER */
#define IFX_CAN_N_G0INTR_MOER_OFF (16u)

/** \brief Length for Ifx_CAN_N_G0INTR_Bits.SAFE */
#define IFX_CAN_N_G0INTR_SAFE_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G0INTR_Bits.SAFE */
#define IFX_CAN_N_G0INTR_SAFE_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G0INTR_Bits.SAFE */
#define IFX_CAN_N_G0INTR_SAFE_OFF (20u)

/** \brief Length for Ifx_CAN_N_G0INTR_Bits.BOFF */
#define IFX_CAN_N_G0INTR_BOFF_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G0INTR_Bits.BOFF */
#define IFX_CAN_N_G0INTR_BOFF_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G0INTR_Bits.BOFF */
#define IFX_CAN_N_G0INTR_BOFF_OFF (24u)

/** \brief Length for Ifx_CAN_N_G0INTR_Bits.LOI */
#define IFX_CAN_N_G0INTR_LOI_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G0INTR_Bits.LOI */
#define IFX_CAN_N_G0INTR_LOI_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G0INTR_Bits.LOI */
#define IFX_CAN_N_G0INTR_LOI_OFF (28u)

/** \brief Length for Ifx_CAN_N_G1INTR_Bits.REINT */
#define IFX_CAN_N_G1INTR_REINT_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G1INTR_Bits.REINT */
#define IFX_CAN_N_G1INTR_REINT_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G1INTR_Bits.REINT */
#define IFX_CAN_N_G1INTR_REINT_OFF (0u)

/** \brief Length for Ifx_CAN_N_G1INTR_Bits.RxF1F */
#define IFX_CAN_N_G1INTR_RXF1F_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G1INTR_Bits.RxF1F */
#define IFX_CAN_N_G1INTR_RXF1F_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G1INTR_Bits.RxF1F */
#define IFX_CAN_N_G1INTR_RXF1F_OFF (4u)

/** \brief Length for Ifx_CAN_N_G1INTR_Bits.RxF0F */
#define IFX_CAN_N_G1INTR_RXF0F_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G1INTR_Bits.RxF0F */
#define IFX_CAN_N_G1INTR_RXF0F_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G1INTR_Bits.RxF0F */
#define IFX_CAN_N_G1INTR_RXF0F_OFF (8u)

/** \brief Length for Ifx_CAN_N_G1INTR_Bits.RxF1N */
#define IFX_CAN_N_G1INTR_RXF1N_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G1INTR_Bits.RxF1N */
#define IFX_CAN_N_G1INTR_RXF1N_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G1INTR_Bits.RxF1N */
#define IFX_CAN_N_G1INTR_RXF1N_OFF (12u)

/** \brief Length for Ifx_CAN_N_G1INTR_Bits.RxF0N */
#define IFX_CAN_N_G1INTR_RXF0N_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G1INTR_Bits.RxF0N */
#define IFX_CAN_N_G1INTR_RXF0N_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G1INTR_Bits.RxF0N */
#define IFX_CAN_N_G1INTR_RXF0N_OFF (16u)

/** \brief Length for Ifx_CAN_N_G1INTR_Bits.RETI */
#define IFX_CAN_N_G1INTR_RETI_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G1INTR_Bits.RETI */
#define IFX_CAN_N_G1INTR_RETI_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G1INTR_Bits.RETI */
#define IFX_CAN_N_G1INTR_RETI_OFF (20u)

/** \brief Length for Ifx_CAN_N_G1INTR_Bits.TRAQ */
#define IFX_CAN_N_G1INTR_TRAQ_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G1INTR_Bits.TRAQ */
#define IFX_CAN_N_G1INTR_TRAQ_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G1INTR_Bits.TRAQ */
#define IFX_CAN_N_G1INTR_TRAQ_OFF (24u)

/** \brief Length for Ifx_CAN_N_G1INTR_Bits.TRACO */
#define IFX_CAN_N_G1INTR_TRACO_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G1INTR_Bits.TRACO */
#define IFX_CAN_N_G1INTR_TRACO_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G1INTR_Bits.TRACO */
#define IFX_CAN_N_G1INTR_TRACO_OFF (28u)

/** \brief Length for Ifx_CAN_N_G2INTR_Bits.RXHBUF0 */
#define IFX_CAN_N_G2INTR_RXHBUF0_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G2INTR_Bits.RXHBUF0 */
#define IFX_CAN_N_G2INTR_RXHBUF0_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G2INTR_Bits.RXHBUF0 */
#define IFX_CAN_N_G2INTR_RXHBUF0_OFF (0u)

/** \brief Length for Ifx_CAN_N_G2INTR_Bits.RXHBUF1 */
#define IFX_CAN_N_G2INTR_RXHBUF1_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G2INTR_Bits.RXHBUF1 */
#define IFX_CAN_N_G2INTR_RXHBUF1_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G2INTR_Bits.RXHBUF1 */
#define IFX_CAN_N_G2INTR_RXHBUF1_OFF (4u)

/** \brief Length for Ifx_CAN_N_G2INTR_Bits.TXHBUF0 */
#define IFX_CAN_N_G2INTR_TXHBUF0_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G2INTR_Bits.TXHBUF0 */
#define IFX_CAN_N_G2INTR_TXHBUF0_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G2INTR_Bits.TXHBUF0 */
#define IFX_CAN_N_G2INTR_TXHBUF0_OFF (8u)

/** \brief Length for Ifx_CAN_N_G2INTR_Bits.TXHBUF1 */
#define IFX_CAN_N_G2INTR_TXHBUF1_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G2INTR_Bits.TXHBUF1 */
#define IFX_CAN_N_G2INTR_TXHBUF1_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G2INTR_Bits.TXHBUF1 */
#define IFX_CAN_N_G2INTR_TXHBUF1_OFF (12u)

/** \brief Length for Ifx_CAN_N_G2INTR_Bits.IDMU */
#define IFX_CAN_N_G2INTR_IDMU_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G2INTR_Bits.IDMU */
#define IFX_CAN_N_G2INTR_IDMU_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G2INTR_Bits.IDMU */
#define IFX_CAN_N_G2INTR_IDMU_OFF (16u)

/** \brief Length for Ifx_CAN_N_G2INTR_Bits.CEI */
#define IFX_CAN_N_G2INTR_CEI_LEN (4u)

/** \brief Mask for Ifx_CAN_N_G2INTR_Bits.CEI */
#define IFX_CAN_N_G2INTR_CEI_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_G2INTR_Bits.CEI */
#define IFX_CAN_N_G2INTR_CEI_OFF (20u)

/** \brief Length for Ifx_CAN_N_TIMER_CCR_Bits.TPSC */
#define IFX_CAN_N_TIMER_CCR_TPSC_LEN (4u)

/** \brief Mask for Ifx_CAN_N_TIMER_CCR_Bits.TPSC */
#define IFX_CAN_N_TIMER_CCR_TPSC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_TIMER_CCR_Bits.TPSC */
#define IFX_CAN_N_TIMER_CCR_TPSC_OFF (8u)

/** \brief Length for Ifx_CAN_N_TIMER_CCR_Bits.STRESET */
#define IFX_CAN_N_TIMER_CCR_STRESET_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TIMER_CCR_Bits.STRESET */
#define IFX_CAN_N_TIMER_CCR_STRESET_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TIMER_CCR_Bits.STRESET */
#define IFX_CAN_N_TIMER_CCR_STRESET_OFF (14u)

/** \brief Length for Ifx_CAN_N_TIMER_CCR_Bits.STSTART */
#define IFX_CAN_N_TIMER_CCR_STSTART_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TIMER_CCR_Bits.STSTART */
#define IFX_CAN_N_TIMER_CCR_STSTART_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TIMER_CCR_Bits.STSTART */
#define IFX_CAN_N_TIMER_CCR_STSTART_OFF (15u)

/** \brief Length for Ifx_CAN_N_TIMER_CCR_Bits.TRIGSRC */
#define IFX_CAN_N_TIMER_CCR_TRIGSRC_LEN (3u)

/** \brief Mask for Ifx_CAN_N_TIMER_CCR_Bits.TRIGSRC */
#define IFX_CAN_N_TIMER_CCR_TRIGSRC_MSK (0x7u)

/** \brief Offset for Ifx_CAN_N_TIMER_CCR_Bits.TRIGSRC */
#define IFX_CAN_N_TIMER_CCR_TRIGSRC_OFF (18u)

/** \brief Length for Ifx_CAN_N_TIMER_TXTRIG0_Bits.RELOAD */
#define IFX_CAN_N_TIMER_TXTRIG0_RELOAD_LEN (16u)

/** \brief Mask for Ifx_CAN_N_TIMER_TXTRIG0_Bits.RELOAD */
#define IFX_CAN_N_TIMER_TXTRIG0_RELOAD_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_N_TIMER_TXTRIG0_Bits.RELOAD */
#define IFX_CAN_N_TIMER_TXTRIG0_RELOAD_OFF (0u)

/** \brief Length for Ifx_CAN_N_TIMER_TXTRIG0_Bits.TXMO */
#define IFX_CAN_N_TIMER_TXTRIG0_TXMO_LEN (8u)

/** \brief Mask for Ifx_CAN_N_TIMER_TXTRIG0_Bits.TXMO */
#define IFX_CAN_N_TIMER_TXTRIG0_TXMO_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_TIMER_TXTRIG0_Bits.TXMO */
#define IFX_CAN_N_TIMER_TXTRIG0_TXMO_OFF (16u)

/** \brief Length for Ifx_CAN_N_TIMER_TXTRIG0_Bits.STRT */
#define IFX_CAN_N_TIMER_TXTRIG0_STRT_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TIMER_TXTRIG0_Bits.STRT */
#define IFX_CAN_N_TIMER_TXTRIG0_STRT_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TIMER_TXTRIG0_Bits.STRT */
#define IFX_CAN_N_TIMER_TXTRIG0_STRT_OFF (24u)

/** \brief Length for Ifx_CAN_N_TIMER_TXTRIG1_Bits.RELOAD */
#define IFX_CAN_N_TIMER_TXTRIG1_RELOAD_LEN (16u)

/** \brief Mask for Ifx_CAN_N_TIMER_TXTRIG1_Bits.RELOAD */
#define IFX_CAN_N_TIMER_TXTRIG1_RELOAD_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_N_TIMER_TXTRIG1_Bits.RELOAD */
#define IFX_CAN_N_TIMER_TXTRIG1_RELOAD_OFF (0u)

/** \brief Length for Ifx_CAN_N_TIMER_TXTRIG1_Bits.TXMO */
#define IFX_CAN_N_TIMER_TXTRIG1_TXMO_LEN (8u)

/** \brief Mask for Ifx_CAN_N_TIMER_TXTRIG1_Bits.TXMO */
#define IFX_CAN_N_TIMER_TXTRIG1_TXMO_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_TIMER_TXTRIG1_Bits.TXMO */
#define IFX_CAN_N_TIMER_TXTRIG1_TXMO_OFF (16u)

/** \brief Length for Ifx_CAN_N_TIMER_TXTRIG1_Bits.STRT */
#define IFX_CAN_N_TIMER_TXTRIG1_STRT_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TIMER_TXTRIG1_Bits.STRT */
#define IFX_CAN_N_TIMER_TXTRIG1_STRT_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TIMER_TXTRIG1_Bits.STRT */
#define IFX_CAN_N_TIMER_TXTRIG1_STRT_OFF (24u)

/** \brief Length for Ifx_CAN_N_TIMER_TXTRIG2_Bits.RELOAD */
#define IFX_CAN_N_TIMER_TXTRIG2_RELOAD_LEN (16u)

/** \brief Mask for Ifx_CAN_N_TIMER_TXTRIG2_Bits.RELOAD */
#define IFX_CAN_N_TIMER_TXTRIG2_RELOAD_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_N_TIMER_TXTRIG2_Bits.RELOAD */
#define IFX_CAN_N_TIMER_TXTRIG2_RELOAD_OFF (0u)

/** \brief Length for Ifx_CAN_N_TIMER_TXTRIG2_Bits.TXMO */
#define IFX_CAN_N_TIMER_TXTRIG2_TXMO_LEN (8u)

/** \brief Mask for Ifx_CAN_N_TIMER_TXTRIG2_Bits.TXMO */
#define IFX_CAN_N_TIMER_TXTRIG2_TXMO_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_TIMER_TXTRIG2_Bits.TXMO */
#define IFX_CAN_N_TIMER_TXTRIG2_TXMO_OFF (16u)

/** \brief Length for Ifx_CAN_N_TIMER_TXTRIG2_Bits.STRT */
#define IFX_CAN_N_TIMER_TXTRIG2_STRT_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TIMER_TXTRIG2_Bits.STRT */
#define IFX_CAN_N_TIMER_TXTRIG2_STRT_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TIMER_TXTRIG2_Bits.STRT */
#define IFX_CAN_N_TIMER_TXTRIG2_STRT_OFF (24u)

/** \brief Length for Ifx_CAN_N_TIMER_RXTOUT_Bits.RELOAD */
#define IFX_CAN_N_TIMER_RXTOUT_RELOAD_LEN (16u)

/** \brief Mask for Ifx_CAN_N_TIMER_RXTOUT_Bits.RELOAD */
#define IFX_CAN_N_TIMER_RXTOUT_RELOAD_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_N_TIMER_RXTOUT_Bits.RELOAD */
#define IFX_CAN_N_TIMER_RXTOUT_RELOAD_OFF (0u)

/** \brief Length for Ifx_CAN_N_TIMER_RXTOUT_Bits.TEIE */
#define IFX_CAN_N_TIMER_RXTOUT_TEIE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TIMER_RXTOUT_Bits.TEIE */
#define IFX_CAN_N_TIMER_RXTOUT_TEIE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TIMER_RXTOUT_Bits.TEIE */
#define IFX_CAN_N_TIMER_RXTOUT_TEIE_OFF (22u)

/** \brief Length for Ifx_CAN_N_TIMER_RXTOUT_Bits.TE */
#define IFX_CAN_N_TIMER_RXTOUT_TE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TIMER_RXTOUT_Bits.TE */
#define IFX_CAN_N_TIMER_RXTOUT_TE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TIMER_RXTOUT_Bits.TE */
#define IFX_CAN_N_TIMER_RXTOUT_TE_OFF (23u)

/** \brief Length for Ifx_CAN_N_PORTCTRL_Bits.RXSEL */
#define IFX_CAN_N_PORTCTRL_RXSEL_LEN (3u)

/** \brief Mask for Ifx_CAN_N_PORTCTRL_Bits.RXSEL */
#define IFX_CAN_N_PORTCTRL_RXSEL_MSK (0x7u)

/** \brief Offset for Ifx_CAN_N_PORTCTRL_Bits.RXSEL */
#define IFX_CAN_N_PORTCTRL_RXSEL_OFF (0u)

/** \brief Length for Ifx_CAN_N_PORTCTRL_Bits.LBM */
#define IFX_CAN_N_PORTCTRL_LBM_LEN (1u)

/** \brief Mask for Ifx_CAN_N_PORTCTRL_Bits.LBM */
#define IFX_CAN_N_PORTCTRL_LBM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_PORTCTRL_Bits.LBM */
#define IFX_CAN_N_PORTCTRL_LBM_OFF (8u)

/** \brief Length for Ifx_CAN_N_PORTCTRL_Bits.LOUT */
#define IFX_CAN_N_PORTCTRL_LOUT_LEN (1u)

/** \brief Mask for Ifx_CAN_N_PORTCTRL_Bits.LOUT */
#define IFX_CAN_N_PORTCTRL_LOUT_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_PORTCTRL_Bits.LOUT */
#define IFX_CAN_N_PORTCTRL_LOUT_OFF (9u)

/** \brief Length for Ifx_CAN_N_PORTCTRL_Bits.DELE */
#define IFX_CAN_N_PORTCTRL_DELE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_PORTCTRL_Bits.DELE */
#define IFX_CAN_N_PORTCTRL_DELE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_PORTCTRL_Bits.DELE */
#define IFX_CAN_N_PORTCTRL_DELE_OFF (10u)

/** \brief Length for Ifx_CAN_N_CRE_CONFIG_Bits.EN */
#define IFX_CAN_N_CRE_CONFIG_EN_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_CONFIG_Bits.EN */
#define IFX_CAN_N_CRE_CONFIG_EN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_CONFIG_Bits.EN */
#define IFX_CAN_N_CRE_CONFIG_EN_OFF (0u)

/** \brief Length for Ifx_CAN_N_CRE_CONFIG_Bits.REN */
#define IFX_CAN_N_CRE_CONFIG_REN_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_CONFIG_Bits.REN */
#define IFX_CAN_N_CRE_CONFIG_REN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_CONFIG_Bits.REN */
#define IFX_CAN_N_CRE_CONFIG_REN_OFF (1u)

/** \brief Length for Ifx_CAN_N_CRE_CONFIG_Bits.IDMUEN */
#define IFX_CAN_N_CRE_CONFIG_IDMUEN_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_CONFIG_Bits.IDMUEN */
#define IFX_CAN_N_CRE_CONFIG_IDMUEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_CONFIG_Bits.IDMUEN */
#define IFX_CAN_N_CRE_CONFIG_IDMUEN_OFF (2u)

/** \brief Length for Ifx_CAN_N_CRE_CONFIG_Bits.DEN */
#define IFX_CAN_N_CRE_CONFIG_DEN_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_CONFIG_Bits.DEN */
#define IFX_CAN_N_CRE_CONFIG_DEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_CONFIG_Bits.DEN */
#define IFX_CAN_N_CRE_CONFIG_DEN_OFF (3u)

/** \brief Length for Ifx_CAN_N_CRE_CONFIG_Bits.ID */
#define IFX_CAN_N_CRE_CONFIG_ID_LEN (6u)

/** \brief Mask for Ifx_CAN_N_CRE_CONFIG_Bits.ID */
#define IFX_CAN_N_CRE_CONFIG_ID_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_CRE_CONFIG_Bits.ID */
#define IFX_CAN_N_CRE_CONFIG_ID_OFF (8u)

/** \brief Length for Ifx_CAN_N_CRE_CONFIGADR_Bits.SA */
#define IFX_CAN_N_CRE_CONFIGADR_SA_LEN (14u)

/** \brief Mask for Ifx_CAN_N_CRE_CONFIGADR_Bits.SA */
#define IFX_CAN_N_CRE_CONFIGADR_SA_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_N_CRE_CONFIGADR_Bits.SA */
#define IFX_CAN_N_CRE_CONFIGADR_SA_OFF (2u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.LRM */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_LRM_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.LRM */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_LRM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.LRM */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_LRM_OFF (0u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.LEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_LEN_LEN (6u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.LEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_LEN_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.LEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_LEN_OFF (1u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.TRIGEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_TRIGEN_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.TRIGEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_TRIGEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.TRIGEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_TRIGEN_OFF (8u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.INTEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_INTEN_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.INTEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_INTEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.INTEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_INTEN_OFF (9u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.CRCEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_CRCEN_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.CRCEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_CRCEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_CONFIG_Bits.CRCEN */
#define IFX_CAN_N_CRE_HBUF_RX_CONFIG_CRCEN_OFF (10u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.VRH */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_VRH_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.VRH */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_VRH_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.VRH */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_VRH_OFF (2u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.RHREQ */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_RHREQ_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.RHREQ */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_RHREQ_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.RHREQ */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_RHREQ_OFF (3u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.VTH */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_VTH_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.VTH */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_VTH_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.VTH */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_VTH_OFF (4u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.SWTRIG */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_SWTRIG_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.SWTRIG */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_SWTRIG_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.SWTRIG */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_SWTRIG_OFF (5u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.INDEX */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_INDEX_LEN (6u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.INDEX */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_INDEX_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.INDEX */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_INDEX_OFF (8u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.WEG */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_WEG_LEN (2u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.WEG */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_WEG_MSK (0x3u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.WEG */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_WEG_OFF (14u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.COUNT */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_COUNT_LEN (8u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.COUNT */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_COUNT_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_RX_STAT_Bits.COUNT */
#define IFX_CAN_N_CRE_HBUF_RX_STAT_COUNT_OFF (16u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.LWM */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_LWM_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.LWM */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_LWM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.LWM */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_LWM_OFF (0u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.LEN */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_LEN_LEN (6u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.LEN */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_LEN_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.LEN */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_LEN_OFF (1u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.INTEN */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_INTEN_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.INTEN */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_INTEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.INTEN */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_INTEN_OFF (9u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.CRCEN */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_CRCEN_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.CRCEN */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_CRCEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.CRCEN */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_CRCEN_OFF (10u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.CRCG */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_CRCG_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.CRCG */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_CRCG_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_TX_CONFIG_Bits.CRCG */
#define IFX_CAN_N_CRE_HBUF_TX_CONFIG_CRCG_OFF (11u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.THREQ */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_THREQ_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.THREQ */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_THREQ_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.THREQ */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_THREQ_OFF (3u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.SWTRIG */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_SWTRIG_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.SWTRIG */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_SWTRIG_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.SWTRIG */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_SWTRIG_OFF (5u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.INDEX */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_INDEX_LEN (6u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.INDEX */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_INDEX_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.INDEX */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_INDEX_OFF (8u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.WEG */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_WEG_LEN (2u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.WEG */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_WEG_MSK (0x3u)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.WEG */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_WEG_OFF (14u)

/** \brief Length for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.COUNT */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_COUNT_LEN (8u)

/** \brief Mask for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.COUNT */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_COUNT_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_CRE_HBUF_TX_STAT_Bits.COUNT */
#define IFX_CAN_N_CRE_HBUF_TX_STAT_COUNT_OFF (16u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.RBUF0I */
#define IFX_CAN_N_CRE_IR_RBUF0I_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.RBUF0I */
#define IFX_CAN_N_CRE_IR_RBUF0I_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.RBUF0I */
#define IFX_CAN_N_CRE_IR_RBUF0I_OFF (0u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.RBUF1I */
#define IFX_CAN_N_CRE_IR_RBUF1I_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.RBUF1I */
#define IFX_CAN_N_CRE_IR_RBUF1I_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.RBUF1I */
#define IFX_CAN_N_CRE_IR_RBUF1I_OFF (1u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.TBUF0I */
#define IFX_CAN_N_CRE_IR_TBUF0I_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.TBUF0I */
#define IFX_CAN_N_CRE_IR_TBUF0I_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.TBUF0I */
#define IFX_CAN_N_CRE_IR_TBUF0I_OFF (2u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.TBUF1I */
#define IFX_CAN_N_CRE_IR_TBUF1I_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.TBUF1I */
#define IFX_CAN_N_CRE_IR_TBUF1I_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.TBUF1I */
#define IFX_CAN_N_CRE_IR_TBUF1I_OFF (3u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.SFRMLI */
#define IFX_CAN_N_CRE_IR_SFRMLI_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.SFRMLI */
#define IFX_CAN_N_CRE_IR_SFRMLI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.SFRMLI */
#define IFX_CAN_N_CRE_IR_SFRMLI_OFF (4u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.XFRMLI */
#define IFX_CAN_N_CRE_IR_XFRMLI_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.XFRMLI */
#define IFX_CAN_N_CRE_IR_XFRMLI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.XFRMLI */
#define IFX_CAN_N_CRE_IR_XFRMLI_OFF (5u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.IRSI0 */
#define IFX_CAN_N_CRE_IR_IRSI0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.IRSI0 */
#define IFX_CAN_N_CRE_IR_IRSI0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.IRSI0 */
#define IFX_CAN_N_CRE_IR_IRSI0_OFF (6u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.IRSI1 */
#define IFX_CAN_N_CRE_IR_IRSI1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.IRSI1 */
#define IFX_CAN_N_CRE_IR_IRSI1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.IRSI1 */
#define IFX_CAN_N_CRE_IR_IRSI1_OFF (7u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.IWSI0 */
#define IFX_CAN_N_CRE_IR_IWSI0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.IWSI0 */
#define IFX_CAN_N_CRE_IR_IWSI0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.IWSI0 */
#define IFX_CAN_N_CRE_IR_IWSI0_OFF (8u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.IWSI1 */
#define IFX_CAN_N_CRE_IR_IWSI1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.IWSI1 */
#define IFX_CAN_N_CRE_IR_IWSI1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.IWSI1 */
#define IFX_CAN_N_CRE_IR_IWSI1_OFF (9u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.CRCI0 */
#define IFX_CAN_N_CRE_IR_CRCI0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.CRCI0 */
#define IFX_CAN_N_CRE_IR_CRCI0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.CRCI0 */
#define IFX_CAN_N_CRE_IR_CRCI0_OFF (10u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.CRCI1 */
#define IFX_CAN_N_CRE_IR_CRCI1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.CRCI1 */
#define IFX_CAN_N_CRE_IR_CRCI1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.CRCI1 */
#define IFX_CAN_N_CRE_IR_CRCI1_OFF (11u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.RWDTI0 */
#define IFX_CAN_N_CRE_IR_RWDTI0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.RWDTI0 */
#define IFX_CAN_N_CRE_IR_RWDTI0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.RWDTI0 */
#define IFX_CAN_N_CRE_IR_RWDTI0_OFF (12u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.RWDTI1 */
#define IFX_CAN_N_CRE_IR_RWDTI1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.RWDTI1 */
#define IFX_CAN_N_CRE_IR_RWDTI1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.RWDTI1 */
#define IFX_CAN_N_CRE_IR_RWDTI1_OFF (13u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.TWDTI0 */
#define IFX_CAN_N_CRE_IR_TWDTI0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.TWDTI0 */
#define IFX_CAN_N_CRE_IR_TWDTI0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.TWDTI0 */
#define IFX_CAN_N_CRE_IR_TWDTI0_OFF (14u)

/** \brief Length for Ifx_CAN_N_CRE_IR_Bits.TWDTI1 */
#define IFX_CAN_N_CRE_IR_TWDTI1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CRE_IR_Bits.TWDTI1 */
#define IFX_CAN_N_CRE_IR_TWDTI1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CRE_IR_Bits.TWDTI1 */
#define IFX_CAN_N_CRE_IR_TWDTI1_OFF (15u)

/** \brief Length for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.STDLOCK */
#define IFX_CAN_N_IDMU_FRTCONFIG_STDLOCK_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.STDLOCK */
#define IFX_CAN_N_IDMU_FRTCONFIG_STDLOCK_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.STDLOCK */
#define IFX_CAN_N_IDMU_FRTCONFIG_STDLOCK_OFF (0u)

/** \brief Length for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.INTEN0 */
#define IFX_CAN_N_IDMU_FRTCONFIG_INTEN0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.INTEN0 */
#define IFX_CAN_N_IDMU_FRTCONFIG_INTEN0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.INTEN0 */
#define IFX_CAN_N_IDMU_FRTCONFIG_INTEN0_OFF (2u)

/** \brief Length for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.XTDLOCK */
#define IFX_CAN_N_IDMU_FRTCONFIG_XTDLOCK_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.XTDLOCK */
#define IFX_CAN_N_IDMU_FRTCONFIG_XTDLOCK_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.XTDLOCK */
#define IFX_CAN_N_IDMU_FRTCONFIG_XTDLOCK_OFF (8u)

/** \brief Length for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.INTEN1 */
#define IFX_CAN_N_IDMU_FRTCONFIG_INTEN1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.INTEN1 */
#define IFX_CAN_N_IDMU_FRTCONFIG_INTEN1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IDMU_FRTCONFIG_Bits.INTEN1 */
#define IFX_CAN_N_IDMU_FRTCONFIG_INTEN1_OFF (10u)

/** \brief Length for Ifx_CAN_N_IDMU_RXTPCFG_Bits.TP */
#define IFX_CAN_N_IDMU_RXTPCFG_TP_LEN (16u)

/** \brief Mask for Ifx_CAN_N_IDMU_RXTPCFG_Bits.TP */
#define IFX_CAN_N_IDMU_RXTPCFG_TP_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_N_IDMU_RXTPCFG_Bits.TP */
#define IFX_CAN_N_IDMU_RXTPCFG_TP_OFF (0u)

/** \brief Length for Ifx_CAN_N_ERRCTRL_Bits.WDG1 */
#define IFX_CAN_N_ERRCTRL_WDG1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_ERRCTRL_Bits.WDG1 */
#define IFX_CAN_N_ERRCTRL_WDG1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_ERRCTRL_Bits.WDG1 */
#define IFX_CAN_N_ERRCTRL_WDG1_OFF (0u)

/** \brief Length for Ifx_CAN_N_ERRCTRL_Bits.WDG2 */
#define IFX_CAN_N_ERRCTRL_WDG2_LEN (1u)

/** \brief Mask for Ifx_CAN_N_ERRCTRL_Bits.WDG2 */
#define IFX_CAN_N_ERRCTRL_WDG2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_ERRCTRL_Bits.WDG2 */
#define IFX_CAN_N_ERRCTRL_WDG2_OFF (1u)

/** \brief Length for Ifx_CAN_N_ERRCTRL_Bits.WDG3 */
#define IFX_CAN_N_ERRCTRL_WDG3_LEN (1u)

/** \brief Mask for Ifx_CAN_N_ERRCTRL_Bits.WDG3 */
#define IFX_CAN_N_ERRCTRL_WDG3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_ERRCTRL_Bits.WDG3 */
#define IFX_CAN_N_ERRCTRL_WDG3_OFF (2u)

/** \brief Length for Ifx_CAN_N_ERRCTRL_Bits.RWD0IE */
#define IFX_CAN_N_ERRCTRL_RWD0IE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_ERRCTRL_Bits.RWD0IE */
#define IFX_CAN_N_ERRCTRL_RWD0IE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_ERRCTRL_Bits.RWD0IE */
#define IFX_CAN_N_ERRCTRL_RWD0IE_OFF (3u)

/** \brief Length for Ifx_CAN_N_ERRCTRL_Bits.RWD1IE */
#define IFX_CAN_N_ERRCTRL_RWD1IE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_ERRCTRL_Bits.RWD1IE */
#define IFX_CAN_N_ERRCTRL_RWD1IE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_ERRCTRL_Bits.RWD1IE */
#define IFX_CAN_N_ERRCTRL_RWD1IE_OFF (4u)

/** \brief Length for Ifx_CAN_N_ERRCTRL_Bits.CRCIE */
#define IFX_CAN_N_ERRCTRL_CRCIE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_ERRCTRL_Bits.CRCIE */
#define IFX_CAN_N_ERRCTRL_CRCIE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_ERRCTRL_Bits.CRCIE */
#define IFX_CAN_N_ERRCTRL_CRCIE_OFF (5u)

/** \brief Length for Ifx_CAN_N_ERRCTRL_Bits.IRSIE */
#define IFX_CAN_N_ERRCTRL_IRSIE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_ERRCTRL_Bits.IRSIE */
#define IFX_CAN_N_ERRCTRL_IRSIE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_ERRCTRL_Bits.IRSIE */
#define IFX_CAN_N_ERRCTRL_IRSIE_OFF (6u)

/** \brief Length for Ifx_CAN_N_ERRCTRL_Bits.IWSIE */
#define IFX_CAN_N_ERRCTRL_IWSIE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_ERRCTRL_Bits.IWSIE */
#define IFX_CAN_N_ERRCTRL_IWSIE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_ERRCTRL_Bits.IWSIE */
#define IFX_CAN_N_ERRCTRL_IWSIE_OFF (7u)

/** \brief Length for Ifx_CAN_N_ERRCTRL_Bits.TWD0IE */
#define IFX_CAN_N_ERRCTRL_TWD0IE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_ERRCTRL_Bits.TWD0IE */
#define IFX_CAN_N_ERRCTRL_TWD0IE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_ERRCTRL_Bits.TWD0IE */
#define IFX_CAN_N_ERRCTRL_TWD0IE_OFF (8u)

/** \brief Length for Ifx_CAN_N_ERRCTRL_Bits.TWD1IE */
#define IFX_CAN_N_ERRCTRL_TWD1IE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_ERRCTRL_Bits.TWD1IE */
#define IFX_CAN_N_ERRCTRL_TWD1IE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_ERRCTRL_Bits.TWD1IE */
#define IFX_CAN_N_ERRCTRL_TWD1IE_OFF (9u)

/** \brief Length for Ifx_CAN_N_CREL_Bits.DAY */
#define IFX_CAN_N_CREL_DAY_LEN (8u)

/** \brief Mask for Ifx_CAN_N_CREL_Bits.DAY */
#define IFX_CAN_N_CREL_DAY_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_CREL_Bits.DAY */
#define IFX_CAN_N_CREL_DAY_OFF (0u)

/** \brief Length for Ifx_CAN_N_CREL_Bits.MON */
#define IFX_CAN_N_CREL_MON_LEN (8u)

/** \brief Mask for Ifx_CAN_N_CREL_Bits.MON */
#define IFX_CAN_N_CREL_MON_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_CREL_Bits.MON */
#define IFX_CAN_N_CREL_MON_OFF (8u)

/** \brief Length for Ifx_CAN_N_CREL_Bits.YEAR */
#define IFX_CAN_N_CREL_YEAR_LEN (4u)

/** \brief Mask for Ifx_CAN_N_CREL_Bits.YEAR */
#define IFX_CAN_N_CREL_YEAR_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_CREL_Bits.YEAR */
#define IFX_CAN_N_CREL_YEAR_OFF (16u)

/** \brief Length for Ifx_CAN_N_CREL_Bits.SUBSTEP */
#define IFX_CAN_N_CREL_SUBSTEP_LEN (4u)

/** \brief Mask for Ifx_CAN_N_CREL_Bits.SUBSTEP */
#define IFX_CAN_N_CREL_SUBSTEP_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_CREL_Bits.SUBSTEP */
#define IFX_CAN_N_CREL_SUBSTEP_OFF (20u)

/** \brief Length for Ifx_CAN_N_CREL_Bits.STEP */
#define IFX_CAN_N_CREL_STEP_LEN (4u)

/** \brief Mask for Ifx_CAN_N_CREL_Bits.STEP */
#define IFX_CAN_N_CREL_STEP_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_CREL_Bits.STEP */
#define IFX_CAN_N_CREL_STEP_OFF (24u)

/** \brief Length for Ifx_CAN_N_CREL_Bits.REL */
#define IFX_CAN_N_CREL_REL_LEN (4u)

/** \brief Mask for Ifx_CAN_N_CREL_Bits.REL */
#define IFX_CAN_N_CREL_REL_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_CREL_Bits.REL */
#define IFX_CAN_N_CREL_REL_OFF (28u)

/** \brief Length for Ifx_CAN_N_ENDN_Bits.ETV */
#define IFX_CAN_N_ENDN_ETV_LEN (32u)

/** \brief Mask for Ifx_CAN_N_ENDN_Bits.ETV */
#define IFX_CAN_N_ENDN_ETV_MSK (0xffffffffu)

/** \brief Offset for Ifx_CAN_N_ENDN_Bits.ETV */
#define IFX_CAN_N_ENDN_ETV_OFF (0u)

/** \brief Length for Ifx_CAN_N_DBTP_Bits.DSJW */
#define IFX_CAN_N_DBTP_DSJW_LEN (4u)

/** \brief Mask for Ifx_CAN_N_DBTP_Bits.DSJW */
#define IFX_CAN_N_DBTP_DSJW_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_DBTP_Bits.DSJW */
#define IFX_CAN_N_DBTP_DSJW_OFF (0u)

/** \brief Length for Ifx_CAN_N_DBTP_Bits.DTSEG2 */
#define IFX_CAN_N_DBTP_DTSEG2_LEN (4u)

/** \brief Mask for Ifx_CAN_N_DBTP_Bits.DTSEG2 */
#define IFX_CAN_N_DBTP_DTSEG2_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_DBTP_Bits.DTSEG2 */
#define IFX_CAN_N_DBTP_DTSEG2_OFF (4u)

/** \brief Length for Ifx_CAN_N_DBTP_Bits.DTSEG1 */
#define IFX_CAN_N_DBTP_DTSEG1_LEN (5u)

/** \brief Mask for Ifx_CAN_N_DBTP_Bits.DTSEG1 */
#define IFX_CAN_N_DBTP_DTSEG1_MSK (0x1fu)

/** \brief Offset for Ifx_CAN_N_DBTP_Bits.DTSEG1 */
#define IFX_CAN_N_DBTP_DTSEG1_OFF (8u)

/** \brief Length for Ifx_CAN_N_DBTP_Bits.DBRP */
#define IFX_CAN_N_DBTP_DBRP_LEN (5u)

/** \brief Mask for Ifx_CAN_N_DBTP_Bits.DBRP */
#define IFX_CAN_N_DBTP_DBRP_MSK (0x1fu)

/** \brief Offset for Ifx_CAN_N_DBTP_Bits.DBRP */
#define IFX_CAN_N_DBTP_DBRP_OFF (16u)

/** \brief Length for Ifx_CAN_N_DBTP_Bits.TDC */
#define IFX_CAN_N_DBTP_TDC_LEN (1u)

/** \brief Mask for Ifx_CAN_N_DBTP_Bits.TDC */
#define IFX_CAN_N_DBTP_TDC_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_DBTP_Bits.TDC */
#define IFX_CAN_N_DBTP_TDC_OFF (23u)

/** \brief Length for Ifx_CAN_N_TEST_Bits.LBCK */
#define IFX_CAN_N_TEST_LBCK_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TEST_Bits.LBCK */
#define IFX_CAN_N_TEST_LBCK_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TEST_Bits.LBCK */
#define IFX_CAN_N_TEST_LBCK_OFF (4u)

/** \brief Length for Ifx_CAN_N_TEST_Bits.TX */
#define IFX_CAN_N_TEST_TX_LEN (2u)

/** \brief Mask for Ifx_CAN_N_TEST_Bits.TX */
#define IFX_CAN_N_TEST_TX_MSK (0x3u)

/** \brief Offset for Ifx_CAN_N_TEST_Bits.TX */
#define IFX_CAN_N_TEST_TX_OFF (5u)

/** \brief Length for Ifx_CAN_N_TEST_Bits.RX */
#define IFX_CAN_N_TEST_RX_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TEST_Bits.RX */
#define IFX_CAN_N_TEST_RX_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TEST_Bits.RX */
#define IFX_CAN_N_TEST_RX_OFF (7u)

/** \brief Length for Ifx_CAN_N_RWD_Bits.WDC */
#define IFX_CAN_N_RWD_WDC_LEN (8u)

/** \brief Mask for Ifx_CAN_N_RWD_Bits.WDC */
#define IFX_CAN_N_RWD_WDC_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_RWD_Bits.WDC */
#define IFX_CAN_N_RWD_WDC_OFF (0u)

/** \brief Length for Ifx_CAN_N_RWD_Bits.WDV */
#define IFX_CAN_N_RWD_WDV_LEN (8u)

/** \brief Mask for Ifx_CAN_N_RWD_Bits.WDV */
#define IFX_CAN_N_RWD_WDV_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_RWD_Bits.WDV */
#define IFX_CAN_N_RWD_WDV_OFF (8u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.INIT */
#define IFX_CAN_N_CCCR_INIT_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.INIT */
#define IFX_CAN_N_CCCR_INIT_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.INIT */
#define IFX_CAN_N_CCCR_INIT_OFF (0u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.CCE */
#define IFX_CAN_N_CCCR_CCE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.CCE */
#define IFX_CAN_N_CCCR_CCE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.CCE */
#define IFX_CAN_N_CCCR_CCE_OFF (1u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.ASM */
#define IFX_CAN_N_CCCR_ASM_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.ASM */
#define IFX_CAN_N_CCCR_ASM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.ASM */
#define IFX_CAN_N_CCCR_ASM_OFF (2u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.CSA */
#define IFX_CAN_N_CCCR_CSA_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.CSA */
#define IFX_CAN_N_CCCR_CSA_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.CSA */
#define IFX_CAN_N_CCCR_CSA_OFF (3u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.CSR */
#define IFX_CAN_N_CCCR_CSR_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.CSR */
#define IFX_CAN_N_CCCR_CSR_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.CSR */
#define IFX_CAN_N_CCCR_CSR_OFF (4u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.MON */
#define IFX_CAN_N_CCCR_MON_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.MON */
#define IFX_CAN_N_CCCR_MON_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.MON */
#define IFX_CAN_N_CCCR_MON_OFF (5u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.DAR */
#define IFX_CAN_N_CCCR_DAR_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.DAR */
#define IFX_CAN_N_CCCR_DAR_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.DAR */
#define IFX_CAN_N_CCCR_DAR_OFF (6u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.TEST */
#define IFX_CAN_N_CCCR_TEST_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.TEST */
#define IFX_CAN_N_CCCR_TEST_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.TEST */
#define IFX_CAN_N_CCCR_TEST_OFF (7u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.FDOE */
#define IFX_CAN_N_CCCR_FDOE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.FDOE */
#define IFX_CAN_N_CCCR_FDOE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.FDOE */
#define IFX_CAN_N_CCCR_FDOE_OFF (8u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.BRSE */
#define IFX_CAN_N_CCCR_BRSE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.BRSE */
#define IFX_CAN_N_CCCR_BRSE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.BRSE */
#define IFX_CAN_N_CCCR_BRSE_OFF (9u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.UTSU */
#define IFX_CAN_N_CCCR_UTSU_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.UTSU */
#define IFX_CAN_N_CCCR_UTSU_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.UTSU */
#define IFX_CAN_N_CCCR_UTSU_OFF (10u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.WMM */
#define IFX_CAN_N_CCCR_WMM_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.WMM */
#define IFX_CAN_N_CCCR_WMM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.WMM */
#define IFX_CAN_N_CCCR_WMM_OFF (11u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.PXHD */
#define IFX_CAN_N_CCCR_PXHD_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.PXHD */
#define IFX_CAN_N_CCCR_PXHD_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.PXHD */
#define IFX_CAN_N_CCCR_PXHD_OFF (12u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.EFBI */
#define IFX_CAN_N_CCCR_EFBI_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.EFBI */
#define IFX_CAN_N_CCCR_EFBI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.EFBI */
#define IFX_CAN_N_CCCR_EFBI_OFF (13u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.TXP */
#define IFX_CAN_N_CCCR_TXP_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.TXP */
#define IFX_CAN_N_CCCR_TXP_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.TXP */
#define IFX_CAN_N_CCCR_TXP_OFF (14u)

/** \brief Length for Ifx_CAN_N_CCCR_Bits.NISO */
#define IFX_CAN_N_CCCR_NISO_LEN (1u)

/** \brief Mask for Ifx_CAN_N_CCCR_Bits.NISO */
#define IFX_CAN_N_CCCR_NISO_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_CCCR_Bits.NISO */
#define IFX_CAN_N_CCCR_NISO_OFF (15u)

/** \brief Length for Ifx_CAN_N_NBTP_Bits.NTSEG2 */
#define IFX_CAN_N_NBTP_NTSEG2_LEN (7u)

/** \brief Mask for Ifx_CAN_N_NBTP_Bits.NTSEG2 */
#define IFX_CAN_N_NBTP_NTSEG2_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_NBTP_Bits.NTSEG2 */
#define IFX_CAN_N_NBTP_NTSEG2_OFF (0u)

/** \brief Length for Ifx_CAN_N_NBTP_Bits.NTSEG1 */
#define IFX_CAN_N_NBTP_NTSEG1_LEN (8u)

/** \brief Mask for Ifx_CAN_N_NBTP_Bits.NTSEG1 */
#define IFX_CAN_N_NBTP_NTSEG1_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_NBTP_Bits.NTSEG1 */
#define IFX_CAN_N_NBTP_NTSEG1_OFF (8u)

/** \brief Length for Ifx_CAN_N_NBTP_Bits.NBRP */
#define IFX_CAN_N_NBTP_NBRP_LEN (9u)

/** \brief Mask for Ifx_CAN_N_NBTP_Bits.NBRP */
#define IFX_CAN_N_NBTP_NBRP_MSK (0x1ffu)

/** \brief Offset for Ifx_CAN_N_NBTP_Bits.NBRP */
#define IFX_CAN_N_NBTP_NBRP_OFF (16u)

/** \brief Length for Ifx_CAN_N_NBTP_Bits.NSJW */
#define IFX_CAN_N_NBTP_NSJW_LEN (7u)

/** \brief Mask for Ifx_CAN_N_NBTP_Bits.NSJW */
#define IFX_CAN_N_NBTP_NSJW_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_NBTP_Bits.NSJW */
#define IFX_CAN_N_NBTP_NSJW_OFF (25u)

/** \brief Length for Ifx_CAN_N_TSCC_Bits.TSS */
#define IFX_CAN_N_TSCC_TSS_LEN (2u)

/** \brief Mask for Ifx_CAN_N_TSCC_Bits.TSS */
#define IFX_CAN_N_TSCC_TSS_MSK (0x3u)

/** \brief Offset for Ifx_CAN_N_TSCC_Bits.TSS */
#define IFX_CAN_N_TSCC_TSS_OFF (0u)

/** \brief Length for Ifx_CAN_N_TSCC_Bits.TCP */
#define IFX_CAN_N_TSCC_TCP_LEN (4u)

/** \brief Mask for Ifx_CAN_N_TSCC_Bits.TCP */
#define IFX_CAN_N_TSCC_TCP_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_TSCC_Bits.TCP */
#define IFX_CAN_N_TSCC_TCP_OFF (16u)

/** \brief Length for Ifx_CAN_N_TSCV_Bits.TSC */
#define IFX_CAN_N_TSCV_TSC_LEN (16u)

/** \brief Mask for Ifx_CAN_N_TSCV_Bits.TSC */
#define IFX_CAN_N_TSCV_TSC_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_N_TSCV_Bits.TSC */
#define IFX_CAN_N_TSCV_TSC_OFF (0u)

/** \brief Length for Ifx_CAN_N_TOCC_Bits.ETOC */
#define IFX_CAN_N_TOCC_ETOC_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TOCC_Bits.ETOC */
#define IFX_CAN_N_TOCC_ETOC_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TOCC_Bits.ETOC */
#define IFX_CAN_N_TOCC_ETOC_OFF (0u)

/** \brief Length for Ifx_CAN_N_TOCC_Bits.TOS */
#define IFX_CAN_N_TOCC_TOS_LEN (2u)

/** \brief Mask for Ifx_CAN_N_TOCC_Bits.TOS */
#define IFX_CAN_N_TOCC_TOS_MSK (0x3u)

/** \brief Offset for Ifx_CAN_N_TOCC_Bits.TOS */
#define IFX_CAN_N_TOCC_TOS_OFF (1u)

/** \brief Length for Ifx_CAN_N_TOCC_Bits.TOP */
#define IFX_CAN_N_TOCC_TOP_LEN (16u)

/** \brief Mask for Ifx_CAN_N_TOCC_Bits.TOP */
#define IFX_CAN_N_TOCC_TOP_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_N_TOCC_Bits.TOP */
#define IFX_CAN_N_TOCC_TOP_OFF (16u)

/** \brief Length for Ifx_CAN_N_TOCV_Bits.TOC */
#define IFX_CAN_N_TOCV_TOC_LEN (16u)

/** \brief Mask for Ifx_CAN_N_TOCV_Bits.TOC */
#define IFX_CAN_N_TOCV_TOC_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_N_TOCV_Bits.TOC */
#define IFX_CAN_N_TOCV_TOC_OFF (0u)

/** \brief Length for Ifx_CAN_N_ECR_Bits.TEC */
#define IFX_CAN_N_ECR_TEC_LEN (8u)

/** \brief Mask for Ifx_CAN_N_ECR_Bits.TEC */
#define IFX_CAN_N_ECR_TEC_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_ECR_Bits.TEC */
#define IFX_CAN_N_ECR_TEC_OFF (0u)

/** \brief Length for Ifx_CAN_N_ECR_Bits.REC */
#define IFX_CAN_N_ECR_REC_LEN (7u)

/** \brief Mask for Ifx_CAN_N_ECR_Bits.REC */
#define IFX_CAN_N_ECR_REC_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_ECR_Bits.REC */
#define IFX_CAN_N_ECR_REC_OFF (8u)

/** \brief Length for Ifx_CAN_N_ECR_Bits.RP */
#define IFX_CAN_N_ECR_RP_LEN (1u)

/** \brief Mask for Ifx_CAN_N_ECR_Bits.RP */
#define IFX_CAN_N_ECR_RP_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_ECR_Bits.RP */
#define IFX_CAN_N_ECR_RP_OFF (15u)

/** \brief Length for Ifx_CAN_N_ECR_Bits.CEL */
#define IFX_CAN_N_ECR_CEL_LEN (8u)

/** \brief Mask for Ifx_CAN_N_ECR_Bits.CEL */
#define IFX_CAN_N_ECR_CEL_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_ECR_Bits.CEL */
#define IFX_CAN_N_ECR_CEL_OFF (16u)

/** \brief Length for Ifx_CAN_N_PSR_Bits.LEC */
#define IFX_CAN_N_PSR_LEC_LEN (3u)

/** \brief Mask for Ifx_CAN_N_PSR_Bits.LEC */
#define IFX_CAN_N_PSR_LEC_MSK (0x7u)

/** \brief Offset for Ifx_CAN_N_PSR_Bits.LEC */
#define IFX_CAN_N_PSR_LEC_OFF (0u)

/** \brief Length for Ifx_CAN_N_PSR_Bits.ACT */
#define IFX_CAN_N_PSR_ACT_LEN (2u)

/** \brief Mask for Ifx_CAN_N_PSR_Bits.ACT */
#define IFX_CAN_N_PSR_ACT_MSK (0x3u)

/** \brief Offset for Ifx_CAN_N_PSR_Bits.ACT */
#define IFX_CAN_N_PSR_ACT_OFF (3u)

/** \brief Length for Ifx_CAN_N_PSR_Bits.EP */
#define IFX_CAN_N_PSR_EP_LEN (1u)

/** \brief Mask for Ifx_CAN_N_PSR_Bits.EP */
#define IFX_CAN_N_PSR_EP_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_PSR_Bits.EP */
#define IFX_CAN_N_PSR_EP_OFF (5u)

/** \brief Length for Ifx_CAN_N_PSR_Bits.EW */
#define IFX_CAN_N_PSR_EW_LEN (1u)

/** \brief Mask for Ifx_CAN_N_PSR_Bits.EW */
#define IFX_CAN_N_PSR_EW_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_PSR_Bits.EW */
#define IFX_CAN_N_PSR_EW_OFF (6u)

/** \brief Length for Ifx_CAN_N_PSR_Bits.BO */
#define IFX_CAN_N_PSR_BO_LEN (1u)

/** \brief Mask for Ifx_CAN_N_PSR_Bits.BO */
#define IFX_CAN_N_PSR_BO_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_PSR_Bits.BO */
#define IFX_CAN_N_PSR_BO_OFF (7u)

/** \brief Length for Ifx_CAN_N_PSR_Bits.DLEC */
#define IFX_CAN_N_PSR_DLEC_LEN (3u)

/** \brief Mask for Ifx_CAN_N_PSR_Bits.DLEC */
#define IFX_CAN_N_PSR_DLEC_MSK (0x7u)

/** \brief Offset for Ifx_CAN_N_PSR_Bits.DLEC */
#define IFX_CAN_N_PSR_DLEC_OFF (8u)

/** \brief Length for Ifx_CAN_N_PSR_Bits.RESI */
#define IFX_CAN_N_PSR_RESI_LEN (1u)

/** \brief Mask for Ifx_CAN_N_PSR_Bits.RESI */
#define IFX_CAN_N_PSR_RESI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_PSR_Bits.RESI */
#define IFX_CAN_N_PSR_RESI_OFF (11u)

/** \brief Length for Ifx_CAN_N_PSR_Bits.RBRS */
#define IFX_CAN_N_PSR_RBRS_LEN (1u)

/** \brief Mask for Ifx_CAN_N_PSR_Bits.RBRS */
#define IFX_CAN_N_PSR_RBRS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_PSR_Bits.RBRS */
#define IFX_CAN_N_PSR_RBRS_OFF (12u)

/** \brief Length for Ifx_CAN_N_PSR_Bits.RFDF */
#define IFX_CAN_N_PSR_RFDF_LEN (1u)

/** \brief Mask for Ifx_CAN_N_PSR_Bits.RFDF */
#define IFX_CAN_N_PSR_RFDF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_PSR_Bits.RFDF */
#define IFX_CAN_N_PSR_RFDF_OFF (13u)

/** \brief Length for Ifx_CAN_N_PSR_Bits.PXE */
#define IFX_CAN_N_PSR_PXE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_PSR_Bits.PXE */
#define IFX_CAN_N_PSR_PXE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_PSR_Bits.PXE */
#define IFX_CAN_N_PSR_PXE_OFF (14u)

/** \brief Length for Ifx_CAN_N_PSR_Bits.TDCV */
#define IFX_CAN_N_PSR_TDCV_LEN (7u)

/** \brief Mask for Ifx_CAN_N_PSR_Bits.TDCV */
#define IFX_CAN_N_PSR_TDCV_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_PSR_Bits.TDCV */
#define IFX_CAN_N_PSR_TDCV_OFF (16u)

/** \brief Length for Ifx_CAN_N_TDCR_Bits.TDCF */
#define IFX_CAN_N_TDCR_TDCF_LEN (7u)

/** \brief Mask for Ifx_CAN_N_TDCR_Bits.TDCF */
#define IFX_CAN_N_TDCR_TDCF_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_TDCR_Bits.TDCF */
#define IFX_CAN_N_TDCR_TDCF_OFF (0u)

/** \brief Length for Ifx_CAN_N_TDCR_Bits.TDCO */
#define IFX_CAN_N_TDCR_TDCO_LEN (7u)

/** \brief Mask for Ifx_CAN_N_TDCR_Bits.TDCO */
#define IFX_CAN_N_TDCR_TDCO_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_TDCR_Bits.TDCO */
#define IFX_CAN_N_TDCR_TDCO_OFF (8u)

/** \brief Length for Ifx_CAN_N_IR_Bits.RF0N */
#define IFX_CAN_N_IR_RF0N_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.RF0N */
#define IFX_CAN_N_IR_RF0N_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.RF0N */
#define IFX_CAN_N_IR_RF0N_OFF (0u)

/** \brief Length for Ifx_CAN_N_IR_Bits.RF0W */
#define IFX_CAN_N_IR_RF0W_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.RF0W */
#define IFX_CAN_N_IR_RF0W_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.RF0W */
#define IFX_CAN_N_IR_RF0W_OFF (1u)

/** \brief Length for Ifx_CAN_N_IR_Bits.RF0F */
#define IFX_CAN_N_IR_RF0F_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.RF0F */
#define IFX_CAN_N_IR_RF0F_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.RF0F */
#define IFX_CAN_N_IR_RF0F_OFF (2u)

/** \brief Length for Ifx_CAN_N_IR_Bits.RF0L */
#define IFX_CAN_N_IR_RF0L_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.RF0L */
#define IFX_CAN_N_IR_RF0L_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.RF0L */
#define IFX_CAN_N_IR_RF0L_OFF (3u)

/** \brief Length for Ifx_CAN_N_IR_Bits.RF1N */
#define IFX_CAN_N_IR_RF1N_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.RF1N */
#define IFX_CAN_N_IR_RF1N_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.RF1N */
#define IFX_CAN_N_IR_RF1N_OFF (4u)

/** \brief Length for Ifx_CAN_N_IR_Bits.RF1W */
#define IFX_CAN_N_IR_RF1W_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.RF1W */
#define IFX_CAN_N_IR_RF1W_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.RF1W */
#define IFX_CAN_N_IR_RF1W_OFF (5u)

/** \brief Length for Ifx_CAN_N_IR_Bits.RF1F */
#define IFX_CAN_N_IR_RF1F_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.RF1F */
#define IFX_CAN_N_IR_RF1F_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.RF1F */
#define IFX_CAN_N_IR_RF1F_OFF (6u)

/** \brief Length for Ifx_CAN_N_IR_Bits.RF1L */
#define IFX_CAN_N_IR_RF1L_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.RF1L */
#define IFX_CAN_N_IR_RF1L_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.RF1L */
#define IFX_CAN_N_IR_RF1L_OFF (7u)

/** \brief Length for Ifx_CAN_N_IR_Bits.HPM */
#define IFX_CAN_N_IR_HPM_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.HPM */
#define IFX_CAN_N_IR_HPM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.HPM */
#define IFX_CAN_N_IR_HPM_OFF (8u)

/** \brief Length for Ifx_CAN_N_IR_Bits.TC */
#define IFX_CAN_N_IR_TC_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.TC */
#define IFX_CAN_N_IR_TC_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.TC */
#define IFX_CAN_N_IR_TC_OFF (9u)

/** \brief Length for Ifx_CAN_N_IR_Bits.TCF */
#define IFX_CAN_N_IR_TCF_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.TCF */
#define IFX_CAN_N_IR_TCF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.TCF */
#define IFX_CAN_N_IR_TCF_OFF (10u)

/** \brief Length for Ifx_CAN_N_IR_Bits.TFE */
#define IFX_CAN_N_IR_TFE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.TFE */
#define IFX_CAN_N_IR_TFE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.TFE */
#define IFX_CAN_N_IR_TFE_OFF (11u)

/** \brief Length for Ifx_CAN_N_IR_Bits.TEFN */
#define IFX_CAN_N_IR_TEFN_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.TEFN */
#define IFX_CAN_N_IR_TEFN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.TEFN */
#define IFX_CAN_N_IR_TEFN_OFF (12u)

/** \brief Length for Ifx_CAN_N_IR_Bits.TEFW */
#define IFX_CAN_N_IR_TEFW_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.TEFW */
#define IFX_CAN_N_IR_TEFW_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.TEFW */
#define IFX_CAN_N_IR_TEFW_OFF (13u)

/** \brief Length for Ifx_CAN_N_IR_Bits.TEFF */
#define IFX_CAN_N_IR_TEFF_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.TEFF */
#define IFX_CAN_N_IR_TEFF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.TEFF */
#define IFX_CAN_N_IR_TEFF_OFF (14u)

/** \brief Length for Ifx_CAN_N_IR_Bits.TEFL */
#define IFX_CAN_N_IR_TEFL_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.TEFL */
#define IFX_CAN_N_IR_TEFL_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.TEFL */
#define IFX_CAN_N_IR_TEFL_OFF (15u)

/** \brief Length for Ifx_CAN_N_IR_Bits.TSW */
#define IFX_CAN_N_IR_TSW_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.TSW */
#define IFX_CAN_N_IR_TSW_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.TSW */
#define IFX_CAN_N_IR_TSW_OFF (16u)

/** \brief Length for Ifx_CAN_N_IR_Bits.MRAF */
#define IFX_CAN_N_IR_MRAF_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.MRAF */
#define IFX_CAN_N_IR_MRAF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.MRAF */
#define IFX_CAN_N_IR_MRAF_OFF (17u)

/** \brief Length for Ifx_CAN_N_IR_Bits.TOO */
#define IFX_CAN_N_IR_TOO_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.TOO */
#define IFX_CAN_N_IR_TOO_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.TOO */
#define IFX_CAN_N_IR_TOO_OFF (18u)

/** \brief Length for Ifx_CAN_N_IR_Bits.DRX */
#define IFX_CAN_N_IR_DRX_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.DRX */
#define IFX_CAN_N_IR_DRX_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.DRX */
#define IFX_CAN_N_IR_DRX_OFF (19u)

/** \brief Length for Ifx_CAN_N_IR_Bits.ELO */
#define IFX_CAN_N_IR_ELO_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.ELO */
#define IFX_CAN_N_IR_ELO_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.ELO */
#define IFX_CAN_N_IR_ELO_OFF (22u)

/** \brief Length for Ifx_CAN_N_IR_Bits.EP */
#define IFX_CAN_N_IR_EP_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.EP */
#define IFX_CAN_N_IR_EP_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.EP */
#define IFX_CAN_N_IR_EP_OFF (23u)

/** \brief Length for Ifx_CAN_N_IR_Bits.EW */
#define IFX_CAN_N_IR_EW_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.EW */
#define IFX_CAN_N_IR_EW_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.EW */
#define IFX_CAN_N_IR_EW_OFF (24u)

/** \brief Length for Ifx_CAN_N_IR_Bits.BO */
#define IFX_CAN_N_IR_BO_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.BO */
#define IFX_CAN_N_IR_BO_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.BO */
#define IFX_CAN_N_IR_BO_OFF (25u)

/** \brief Length for Ifx_CAN_N_IR_Bits.WDI */
#define IFX_CAN_N_IR_WDI_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.WDI */
#define IFX_CAN_N_IR_WDI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.WDI */
#define IFX_CAN_N_IR_WDI_OFF (26u)

/** \brief Length for Ifx_CAN_N_IR_Bits.PEA */
#define IFX_CAN_N_IR_PEA_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.PEA */
#define IFX_CAN_N_IR_PEA_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.PEA */
#define IFX_CAN_N_IR_PEA_OFF (27u)

/** \brief Length for Ifx_CAN_N_IR_Bits.PED */
#define IFX_CAN_N_IR_PED_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IR_Bits.PED */
#define IFX_CAN_N_IR_PED_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IR_Bits.PED */
#define IFX_CAN_N_IR_PED_OFF (28u)

/** \brief Length for Ifx_CAN_N_IE_Bits.RF0NE */
#define IFX_CAN_N_IE_RF0NE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.RF0NE */
#define IFX_CAN_N_IE_RF0NE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.RF0NE */
#define IFX_CAN_N_IE_RF0NE_OFF (0u)

/** \brief Length for Ifx_CAN_N_IE_Bits.RF0WE */
#define IFX_CAN_N_IE_RF0WE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.RF0WE */
#define IFX_CAN_N_IE_RF0WE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.RF0WE */
#define IFX_CAN_N_IE_RF0WE_OFF (1u)

/** \brief Length for Ifx_CAN_N_IE_Bits.RF0FE */
#define IFX_CAN_N_IE_RF0FE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.RF0FE */
#define IFX_CAN_N_IE_RF0FE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.RF0FE */
#define IFX_CAN_N_IE_RF0FE_OFF (2u)

/** \brief Length for Ifx_CAN_N_IE_Bits.RF0LE */
#define IFX_CAN_N_IE_RF0LE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.RF0LE */
#define IFX_CAN_N_IE_RF0LE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.RF0LE */
#define IFX_CAN_N_IE_RF0LE_OFF (3u)

/** \brief Length for Ifx_CAN_N_IE_Bits.RF1NE */
#define IFX_CAN_N_IE_RF1NE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.RF1NE */
#define IFX_CAN_N_IE_RF1NE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.RF1NE */
#define IFX_CAN_N_IE_RF1NE_OFF (4u)

/** \brief Length for Ifx_CAN_N_IE_Bits.RF1WE */
#define IFX_CAN_N_IE_RF1WE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.RF1WE */
#define IFX_CAN_N_IE_RF1WE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.RF1WE */
#define IFX_CAN_N_IE_RF1WE_OFF (5u)

/** \brief Length for Ifx_CAN_N_IE_Bits.RF1FE */
#define IFX_CAN_N_IE_RF1FE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.RF1FE */
#define IFX_CAN_N_IE_RF1FE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.RF1FE */
#define IFX_CAN_N_IE_RF1FE_OFF (6u)

/** \brief Length for Ifx_CAN_N_IE_Bits.RF1LE */
#define IFX_CAN_N_IE_RF1LE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.RF1LE */
#define IFX_CAN_N_IE_RF1LE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.RF1LE */
#define IFX_CAN_N_IE_RF1LE_OFF (7u)

/** \brief Length for Ifx_CAN_N_IE_Bits.HPME */
#define IFX_CAN_N_IE_HPME_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.HPME */
#define IFX_CAN_N_IE_HPME_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.HPME */
#define IFX_CAN_N_IE_HPME_OFF (8u)

/** \brief Length for Ifx_CAN_N_IE_Bits.TCE */
#define IFX_CAN_N_IE_TCE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.TCE */
#define IFX_CAN_N_IE_TCE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.TCE */
#define IFX_CAN_N_IE_TCE_OFF (9u)

/** \brief Length for Ifx_CAN_N_IE_Bits.TCFE */
#define IFX_CAN_N_IE_TCFE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.TCFE */
#define IFX_CAN_N_IE_TCFE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.TCFE */
#define IFX_CAN_N_IE_TCFE_OFF (10u)

/** \brief Length for Ifx_CAN_N_IE_Bits.TFEE */
#define IFX_CAN_N_IE_TFEE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.TFEE */
#define IFX_CAN_N_IE_TFEE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.TFEE */
#define IFX_CAN_N_IE_TFEE_OFF (11u)

/** \brief Length for Ifx_CAN_N_IE_Bits.TEFNE */
#define IFX_CAN_N_IE_TEFNE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.TEFNE */
#define IFX_CAN_N_IE_TEFNE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.TEFNE */
#define IFX_CAN_N_IE_TEFNE_OFF (12u)

/** \brief Length for Ifx_CAN_N_IE_Bits.TEFWE */
#define IFX_CAN_N_IE_TEFWE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.TEFWE */
#define IFX_CAN_N_IE_TEFWE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.TEFWE */
#define IFX_CAN_N_IE_TEFWE_OFF (13u)

/** \brief Length for Ifx_CAN_N_IE_Bits.TEFFE */
#define IFX_CAN_N_IE_TEFFE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.TEFFE */
#define IFX_CAN_N_IE_TEFFE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.TEFFE */
#define IFX_CAN_N_IE_TEFFE_OFF (14u)

/** \brief Length for Ifx_CAN_N_IE_Bits.TEFLE */
#define IFX_CAN_N_IE_TEFLE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.TEFLE */
#define IFX_CAN_N_IE_TEFLE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.TEFLE */
#define IFX_CAN_N_IE_TEFLE_OFF (15u)

/** \brief Length for Ifx_CAN_N_IE_Bits.TSWE */
#define IFX_CAN_N_IE_TSWE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.TSWE */
#define IFX_CAN_N_IE_TSWE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.TSWE */
#define IFX_CAN_N_IE_TSWE_OFF (16u)

/** \brief Length for Ifx_CAN_N_IE_Bits.MRAFE */
#define IFX_CAN_N_IE_MRAFE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.MRAFE */
#define IFX_CAN_N_IE_MRAFE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.MRAFE */
#define IFX_CAN_N_IE_MRAFE_OFF (17u)

/** \brief Length for Ifx_CAN_N_IE_Bits.TOOE */
#define IFX_CAN_N_IE_TOOE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.TOOE */
#define IFX_CAN_N_IE_TOOE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.TOOE */
#define IFX_CAN_N_IE_TOOE_OFF (18u)

/** \brief Length for Ifx_CAN_N_IE_Bits.DRXE */
#define IFX_CAN_N_IE_DRXE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.DRXE */
#define IFX_CAN_N_IE_DRXE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.DRXE */
#define IFX_CAN_N_IE_DRXE_OFF (19u)

/** \brief Length for Ifx_CAN_N_IE_Bits.ELOE */
#define IFX_CAN_N_IE_ELOE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.ELOE */
#define IFX_CAN_N_IE_ELOE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.ELOE */
#define IFX_CAN_N_IE_ELOE_OFF (22u)

/** \brief Length for Ifx_CAN_N_IE_Bits.EPE */
#define IFX_CAN_N_IE_EPE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.EPE */
#define IFX_CAN_N_IE_EPE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.EPE */
#define IFX_CAN_N_IE_EPE_OFF (23u)

/** \brief Length for Ifx_CAN_N_IE_Bits.EWE */
#define IFX_CAN_N_IE_EWE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.EWE */
#define IFX_CAN_N_IE_EWE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.EWE */
#define IFX_CAN_N_IE_EWE_OFF (24u)

/** \brief Length for Ifx_CAN_N_IE_Bits.BOE */
#define IFX_CAN_N_IE_BOE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.BOE */
#define IFX_CAN_N_IE_BOE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.BOE */
#define IFX_CAN_N_IE_BOE_OFF (25u)

/** \brief Length for Ifx_CAN_N_IE_Bits.WDIE */
#define IFX_CAN_N_IE_WDIE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.WDIE */
#define IFX_CAN_N_IE_WDIE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.WDIE */
#define IFX_CAN_N_IE_WDIE_OFF (26u)

/** \brief Length for Ifx_CAN_N_IE_Bits.PEAE */
#define IFX_CAN_N_IE_PEAE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.PEAE */
#define IFX_CAN_N_IE_PEAE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.PEAE */
#define IFX_CAN_N_IE_PEAE_OFF (27u)

/** \brief Length for Ifx_CAN_N_IE_Bits.PEDE */
#define IFX_CAN_N_IE_PEDE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_IE_Bits.PEDE */
#define IFX_CAN_N_IE_PEDE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_IE_Bits.PEDE */
#define IFX_CAN_N_IE_PEDE_OFF (28u)

/** \brief Length for Ifx_CAN_N_GFC_Bits.RRFE */
#define IFX_CAN_N_GFC_RRFE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_GFC_Bits.RRFE */
#define IFX_CAN_N_GFC_RRFE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_GFC_Bits.RRFE */
#define IFX_CAN_N_GFC_RRFE_OFF (0u)

/** \brief Length for Ifx_CAN_N_GFC_Bits.RRFS */
#define IFX_CAN_N_GFC_RRFS_LEN (1u)

/** \brief Mask for Ifx_CAN_N_GFC_Bits.RRFS */
#define IFX_CAN_N_GFC_RRFS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_GFC_Bits.RRFS */
#define IFX_CAN_N_GFC_RRFS_OFF (1u)

/** \brief Length for Ifx_CAN_N_GFC_Bits.ANFE */
#define IFX_CAN_N_GFC_ANFE_LEN (2u)

/** \brief Mask for Ifx_CAN_N_GFC_Bits.ANFE */
#define IFX_CAN_N_GFC_ANFE_MSK (0x3u)

/** \brief Offset for Ifx_CAN_N_GFC_Bits.ANFE */
#define IFX_CAN_N_GFC_ANFE_OFF (2u)

/** \brief Length for Ifx_CAN_N_GFC_Bits.ANFS */
#define IFX_CAN_N_GFC_ANFS_LEN (2u)

/** \brief Mask for Ifx_CAN_N_GFC_Bits.ANFS */
#define IFX_CAN_N_GFC_ANFS_MSK (0x3u)

/** \brief Offset for Ifx_CAN_N_GFC_Bits.ANFS */
#define IFX_CAN_N_GFC_ANFS_OFF (4u)

/** \brief Length for Ifx_CAN_N_SIDFC_Bits.FLSSA */
#define IFX_CAN_N_SIDFC_FLSSA_LEN (14u)

/** \brief Mask for Ifx_CAN_N_SIDFC_Bits.FLSSA */
#define IFX_CAN_N_SIDFC_FLSSA_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_N_SIDFC_Bits.FLSSA */
#define IFX_CAN_N_SIDFC_FLSSA_OFF (2u)

/** \brief Length for Ifx_CAN_N_SIDFC_Bits.LSS */
#define IFX_CAN_N_SIDFC_LSS_LEN (8u)

/** \brief Mask for Ifx_CAN_N_SIDFC_Bits.LSS */
#define IFX_CAN_N_SIDFC_LSS_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_SIDFC_Bits.LSS */
#define IFX_CAN_N_SIDFC_LSS_OFF (16u)

/** \brief Length for Ifx_CAN_N_XIDFC_Bits.FLESA */
#define IFX_CAN_N_XIDFC_FLESA_LEN (14u)

/** \brief Mask for Ifx_CAN_N_XIDFC_Bits.FLESA */
#define IFX_CAN_N_XIDFC_FLESA_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_N_XIDFC_Bits.FLESA */
#define IFX_CAN_N_XIDFC_FLESA_OFF (2u)

/** \brief Length for Ifx_CAN_N_XIDFC_Bits.LSE */
#define IFX_CAN_N_XIDFC_LSE_LEN (7u)

/** \brief Mask for Ifx_CAN_N_XIDFC_Bits.LSE */
#define IFX_CAN_N_XIDFC_LSE_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_XIDFC_Bits.LSE */
#define IFX_CAN_N_XIDFC_LSE_OFF (16u)

/** \brief Length for Ifx_CAN_N_XIDAM_Bits.EIDM */
#define IFX_CAN_N_XIDAM_EIDM_LEN (29u)

/** \brief Mask for Ifx_CAN_N_XIDAM_Bits.EIDM */
#define IFX_CAN_N_XIDAM_EIDM_MSK (0x1fffffffu)

/** \brief Offset for Ifx_CAN_N_XIDAM_Bits.EIDM */
#define IFX_CAN_N_XIDAM_EIDM_OFF (0u)

/** \brief Length for Ifx_CAN_N_HPMS_Bits.BIDX */
#define IFX_CAN_N_HPMS_BIDX_LEN (6u)

/** \brief Mask for Ifx_CAN_N_HPMS_Bits.BIDX */
#define IFX_CAN_N_HPMS_BIDX_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_HPMS_Bits.BIDX */
#define IFX_CAN_N_HPMS_BIDX_OFF (0u)

/** \brief Length for Ifx_CAN_N_HPMS_Bits.MSI */
#define IFX_CAN_N_HPMS_MSI_LEN (2u)

/** \brief Mask for Ifx_CAN_N_HPMS_Bits.MSI */
#define IFX_CAN_N_HPMS_MSI_MSK (0x3u)

/** \brief Offset for Ifx_CAN_N_HPMS_Bits.MSI */
#define IFX_CAN_N_HPMS_MSI_OFF (6u)

/** \brief Length for Ifx_CAN_N_HPMS_Bits.FIDX */
#define IFX_CAN_N_HPMS_FIDX_LEN (7u)

/** \brief Mask for Ifx_CAN_N_HPMS_Bits.FIDX */
#define IFX_CAN_N_HPMS_FIDX_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_HPMS_Bits.FIDX */
#define IFX_CAN_N_HPMS_FIDX_OFF (8u)

/** \brief Length for Ifx_CAN_N_HPMS_Bits.FLST */
#define IFX_CAN_N_HPMS_FLST_LEN (1u)

/** \brief Mask for Ifx_CAN_N_HPMS_Bits.FLST */
#define IFX_CAN_N_HPMS_FLST_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_HPMS_Bits.FLST */
#define IFX_CAN_N_HPMS_FLST_OFF (15u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND0 */
#define IFX_CAN_N_NDAT1_ND0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND0 */
#define IFX_CAN_N_NDAT1_ND0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND0 */
#define IFX_CAN_N_NDAT1_ND0_OFF (0u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND1 */
#define IFX_CAN_N_NDAT1_ND1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND1 */
#define IFX_CAN_N_NDAT1_ND1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND1 */
#define IFX_CAN_N_NDAT1_ND1_OFF (1u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND2 */
#define IFX_CAN_N_NDAT1_ND2_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND2 */
#define IFX_CAN_N_NDAT1_ND2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND2 */
#define IFX_CAN_N_NDAT1_ND2_OFF (2u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND3 */
#define IFX_CAN_N_NDAT1_ND3_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND3 */
#define IFX_CAN_N_NDAT1_ND3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND3 */
#define IFX_CAN_N_NDAT1_ND3_OFF (3u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND4 */
#define IFX_CAN_N_NDAT1_ND4_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND4 */
#define IFX_CAN_N_NDAT1_ND4_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND4 */
#define IFX_CAN_N_NDAT1_ND4_OFF (4u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND5 */
#define IFX_CAN_N_NDAT1_ND5_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND5 */
#define IFX_CAN_N_NDAT1_ND5_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND5 */
#define IFX_CAN_N_NDAT1_ND5_OFF (5u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND6 */
#define IFX_CAN_N_NDAT1_ND6_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND6 */
#define IFX_CAN_N_NDAT1_ND6_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND6 */
#define IFX_CAN_N_NDAT1_ND6_OFF (6u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND7 */
#define IFX_CAN_N_NDAT1_ND7_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND7 */
#define IFX_CAN_N_NDAT1_ND7_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND7 */
#define IFX_CAN_N_NDAT1_ND7_OFF (7u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND8 */
#define IFX_CAN_N_NDAT1_ND8_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND8 */
#define IFX_CAN_N_NDAT1_ND8_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND8 */
#define IFX_CAN_N_NDAT1_ND8_OFF (8u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND9 */
#define IFX_CAN_N_NDAT1_ND9_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND9 */
#define IFX_CAN_N_NDAT1_ND9_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND9 */
#define IFX_CAN_N_NDAT1_ND9_OFF (9u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND10 */
#define IFX_CAN_N_NDAT1_ND10_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND10 */
#define IFX_CAN_N_NDAT1_ND10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND10 */
#define IFX_CAN_N_NDAT1_ND10_OFF (10u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND11 */
#define IFX_CAN_N_NDAT1_ND11_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND11 */
#define IFX_CAN_N_NDAT1_ND11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND11 */
#define IFX_CAN_N_NDAT1_ND11_OFF (11u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND12 */
#define IFX_CAN_N_NDAT1_ND12_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND12 */
#define IFX_CAN_N_NDAT1_ND12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND12 */
#define IFX_CAN_N_NDAT1_ND12_OFF (12u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND13 */
#define IFX_CAN_N_NDAT1_ND13_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND13 */
#define IFX_CAN_N_NDAT1_ND13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND13 */
#define IFX_CAN_N_NDAT1_ND13_OFF (13u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND14 */
#define IFX_CAN_N_NDAT1_ND14_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND14 */
#define IFX_CAN_N_NDAT1_ND14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND14 */
#define IFX_CAN_N_NDAT1_ND14_OFF (14u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND15 */
#define IFX_CAN_N_NDAT1_ND15_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND15 */
#define IFX_CAN_N_NDAT1_ND15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND15 */
#define IFX_CAN_N_NDAT1_ND15_OFF (15u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND16 */
#define IFX_CAN_N_NDAT1_ND16_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND16 */
#define IFX_CAN_N_NDAT1_ND16_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND16 */
#define IFX_CAN_N_NDAT1_ND16_OFF (16u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND17 */
#define IFX_CAN_N_NDAT1_ND17_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND17 */
#define IFX_CAN_N_NDAT1_ND17_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND17 */
#define IFX_CAN_N_NDAT1_ND17_OFF (17u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND18 */
#define IFX_CAN_N_NDAT1_ND18_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND18 */
#define IFX_CAN_N_NDAT1_ND18_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND18 */
#define IFX_CAN_N_NDAT1_ND18_OFF (18u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND19 */
#define IFX_CAN_N_NDAT1_ND19_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND19 */
#define IFX_CAN_N_NDAT1_ND19_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND19 */
#define IFX_CAN_N_NDAT1_ND19_OFF (19u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND20 */
#define IFX_CAN_N_NDAT1_ND20_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND20 */
#define IFX_CAN_N_NDAT1_ND20_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND20 */
#define IFX_CAN_N_NDAT1_ND20_OFF (20u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND21 */
#define IFX_CAN_N_NDAT1_ND21_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND21 */
#define IFX_CAN_N_NDAT1_ND21_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND21 */
#define IFX_CAN_N_NDAT1_ND21_OFF (21u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND22 */
#define IFX_CAN_N_NDAT1_ND22_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND22 */
#define IFX_CAN_N_NDAT1_ND22_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND22 */
#define IFX_CAN_N_NDAT1_ND22_OFF (22u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND23 */
#define IFX_CAN_N_NDAT1_ND23_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND23 */
#define IFX_CAN_N_NDAT1_ND23_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND23 */
#define IFX_CAN_N_NDAT1_ND23_OFF (23u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND24 */
#define IFX_CAN_N_NDAT1_ND24_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND24 */
#define IFX_CAN_N_NDAT1_ND24_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND24 */
#define IFX_CAN_N_NDAT1_ND24_OFF (24u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND25 */
#define IFX_CAN_N_NDAT1_ND25_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND25 */
#define IFX_CAN_N_NDAT1_ND25_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND25 */
#define IFX_CAN_N_NDAT1_ND25_OFF (25u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND26 */
#define IFX_CAN_N_NDAT1_ND26_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND26 */
#define IFX_CAN_N_NDAT1_ND26_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND26 */
#define IFX_CAN_N_NDAT1_ND26_OFF (26u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND27 */
#define IFX_CAN_N_NDAT1_ND27_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND27 */
#define IFX_CAN_N_NDAT1_ND27_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND27 */
#define IFX_CAN_N_NDAT1_ND27_OFF (27u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND28 */
#define IFX_CAN_N_NDAT1_ND28_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND28 */
#define IFX_CAN_N_NDAT1_ND28_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND28 */
#define IFX_CAN_N_NDAT1_ND28_OFF (28u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND29 */
#define IFX_CAN_N_NDAT1_ND29_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND29 */
#define IFX_CAN_N_NDAT1_ND29_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND29 */
#define IFX_CAN_N_NDAT1_ND29_OFF (29u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND30 */
#define IFX_CAN_N_NDAT1_ND30_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND30 */
#define IFX_CAN_N_NDAT1_ND30_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND30 */
#define IFX_CAN_N_NDAT1_ND30_OFF (30u)

/** \brief Length for Ifx_CAN_N_NDAT1_Bits.ND31 */
#define IFX_CAN_N_NDAT1_ND31_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT1_Bits.ND31 */
#define IFX_CAN_N_NDAT1_ND31_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT1_Bits.ND31 */
#define IFX_CAN_N_NDAT1_ND31_OFF (31u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND32 */
#define IFX_CAN_N_NDAT2_ND32_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND32 */
#define IFX_CAN_N_NDAT2_ND32_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND32 */
#define IFX_CAN_N_NDAT2_ND32_OFF (0u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND33 */
#define IFX_CAN_N_NDAT2_ND33_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND33 */
#define IFX_CAN_N_NDAT2_ND33_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND33 */
#define IFX_CAN_N_NDAT2_ND33_OFF (1u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND34 */
#define IFX_CAN_N_NDAT2_ND34_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND34 */
#define IFX_CAN_N_NDAT2_ND34_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND34 */
#define IFX_CAN_N_NDAT2_ND34_OFF (2u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND35 */
#define IFX_CAN_N_NDAT2_ND35_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND35 */
#define IFX_CAN_N_NDAT2_ND35_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND35 */
#define IFX_CAN_N_NDAT2_ND35_OFF (3u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND36 */
#define IFX_CAN_N_NDAT2_ND36_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND36 */
#define IFX_CAN_N_NDAT2_ND36_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND36 */
#define IFX_CAN_N_NDAT2_ND36_OFF (4u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND37 */
#define IFX_CAN_N_NDAT2_ND37_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND37 */
#define IFX_CAN_N_NDAT2_ND37_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND37 */
#define IFX_CAN_N_NDAT2_ND37_OFF (5u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND38 */
#define IFX_CAN_N_NDAT2_ND38_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND38 */
#define IFX_CAN_N_NDAT2_ND38_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND38 */
#define IFX_CAN_N_NDAT2_ND38_OFF (6u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND39 */
#define IFX_CAN_N_NDAT2_ND39_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND39 */
#define IFX_CAN_N_NDAT2_ND39_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND39 */
#define IFX_CAN_N_NDAT2_ND39_OFF (7u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND40 */
#define IFX_CAN_N_NDAT2_ND40_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND40 */
#define IFX_CAN_N_NDAT2_ND40_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND40 */
#define IFX_CAN_N_NDAT2_ND40_OFF (8u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND41 */
#define IFX_CAN_N_NDAT2_ND41_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND41 */
#define IFX_CAN_N_NDAT2_ND41_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND41 */
#define IFX_CAN_N_NDAT2_ND41_OFF (9u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND42 */
#define IFX_CAN_N_NDAT2_ND42_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND42 */
#define IFX_CAN_N_NDAT2_ND42_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND42 */
#define IFX_CAN_N_NDAT2_ND42_OFF (10u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND43 */
#define IFX_CAN_N_NDAT2_ND43_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND43 */
#define IFX_CAN_N_NDAT2_ND43_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND43 */
#define IFX_CAN_N_NDAT2_ND43_OFF (11u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND44 */
#define IFX_CAN_N_NDAT2_ND44_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND44 */
#define IFX_CAN_N_NDAT2_ND44_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND44 */
#define IFX_CAN_N_NDAT2_ND44_OFF (12u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND45 */
#define IFX_CAN_N_NDAT2_ND45_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND45 */
#define IFX_CAN_N_NDAT2_ND45_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND45 */
#define IFX_CAN_N_NDAT2_ND45_OFF (13u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND46 */
#define IFX_CAN_N_NDAT2_ND46_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND46 */
#define IFX_CAN_N_NDAT2_ND46_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND46 */
#define IFX_CAN_N_NDAT2_ND46_OFF (14u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND47 */
#define IFX_CAN_N_NDAT2_ND47_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND47 */
#define IFX_CAN_N_NDAT2_ND47_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND47 */
#define IFX_CAN_N_NDAT2_ND47_OFF (15u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND48 */
#define IFX_CAN_N_NDAT2_ND48_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND48 */
#define IFX_CAN_N_NDAT2_ND48_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND48 */
#define IFX_CAN_N_NDAT2_ND48_OFF (16u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND49 */
#define IFX_CAN_N_NDAT2_ND49_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND49 */
#define IFX_CAN_N_NDAT2_ND49_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND49 */
#define IFX_CAN_N_NDAT2_ND49_OFF (17u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND50 */
#define IFX_CAN_N_NDAT2_ND50_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND50 */
#define IFX_CAN_N_NDAT2_ND50_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND50 */
#define IFX_CAN_N_NDAT2_ND50_OFF (18u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND51 */
#define IFX_CAN_N_NDAT2_ND51_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND51 */
#define IFX_CAN_N_NDAT2_ND51_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND51 */
#define IFX_CAN_N_NDAT2_ND51_OFF (19u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND52 */
#define IFX_CAN_N_NDAT2_ND52_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND52 */
#define IFX_CAN_N_NDAT2_ND52_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND52 */
#define IFX_CAN_N_NDAT2_ND52_OFF (20u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND53 */
#define IFX_CAN_N_NDAT2_ND53_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND53 */
#define IFX_CAN_N_NDAT2_ND53_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND53 */
#define IFX_CAN_N_NDAT2_ND53_OFF (21u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND54 */
#define IFX_CAN_N_NDAT2_ND54_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND54 */
#define IFX_CAN_N_NDAT2_ND54_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND54 */
#define IFX_CAN_N_NDAT2_ND54_OFF (22u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND55 */
#define IFX_CAN_N_NDAT2_ND55_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND55 */
#define IFX_CAN_N_NDAT2_ND55_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND55 */
#define IFX_CAN_N_NDAT2_ND55_OFF (23u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND56 */
#define IFX_CAN_N_NDAT2_ND56_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND56 */
#define IFX_CAN_N_NDAT2_ND56_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND56 */
#define IFX_CAN_N_NDAT2_ND56_OFF (24u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND57 */
#define IFX_CAN_N_NDAT2_ND57_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND57 */
#define IFX_CAN_N_NDAT2_ND57_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND57 */
#define IFX_CAN_N_NDAT2_ND57_OFF (25u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND58 */
#define IFX_CAN_N_NDAT2_ND58_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND58 */
#define IFX_CAN_N_NDAT2_ND58_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND58 */
#define IFX_CAN_N_NDAT2_ND58_OFF (26u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND59 */
#define IFX_CAN_N_NDAT2_ND59_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND59 */
#define IFX_CAN_N_NDAT2_ND59_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND59 */
#define IFX_CAN_N_NDAT2_ND59_OFF (27u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND60 */
#define IFX_CAN_N_NDAT2_ND60_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND60 */
#define IFX_CAN_N_NDAT2_ND60_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND60 */
#define IFX_CAN_N_NDAT2_ND60_OFF (28u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND61 */
#define IFX_CAN_N_NDAT2_ND61_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND61 */
#define IFX_CAN_N_NDAT2_ND61_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND61 */
#define IFX_CAN_N_NDAT2_ND61_OFF (29u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND62 */
#define IFX_CAN_N_NDAT2_ND62_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND62 */
#define IFX_CAN_N_NDAT2_ND62_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND62 */
#define IFX_CAN_N_NDAT2_ND62_OFF (30u)

/** \brief Length for Ifx_CAN_N_NDAT2_Bits.ND63 */
#define IFX_CAN_N_NDAT2_ND63_LEN (1u)

/** \brief Mask for Ifx_CAN_N_NDAT2_Bits.ND63 */
#define IFX_CAN_N_NDAT2_ND63_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_NDAT2_Bits.ND63 */
#define IFX_CAN_N_NDAT2_ND63_OFF (31u)

/** \brief Length for Ifx_CAN_N_RX_F0C_Bits.F0SA */
#define IFX_CAN_N_RX_F0C_F0SA_LEN (14u)

/** \brief Mask for Ifx_CAN_N_RX_F0C_Bits.F0SA */
#define IFX_CAN_N_RX_F0C_F0SA_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_N_RX_F0C_Bits.F0SA */
#define IFX_CAN_N_RX_F0C_F0SA_OFF (2u)

/** \brief Length for Ifx_CAN_N_RX_F0C_Bits.F0S */
#define IFX_CAN_N_RX_F0C_F0S_LEN (7u)

/** \brief Mask for Ifx_CAN_N_RX_F0C_Bits.F0S */
#define IFX_CAN_N_RX_F0C_F0S_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_RX_F0C_Bits.F0S */
#define IFX_CAN_N_RX_F0C_F0S_OFF (16u)

/** \brief Length for Ifx_CAN_N_RX_F0C_Bits.F0WM */
#define IFX_CAN_N_RX_F0C_F0WM_LEN (7u)

/** \brief Mask for Ifx_CAN_N_RX_F0C_Bits.F0WM */
#define IFX_CAN_N_RX_F0C_F0WM_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_RX_F0C_Bits.F0WM */
#define IFX_CAN_N_RX_F0C_F0WM_OFF (24u)

/** \brief Length for Ifx_CAN_N_RX_F0C_Bits.F0OM */
#define IFX_CAN_N_RX_F0C_F0OM_LEN (1u)

/** \brief Mask for Ifx_CAN_N_RX_F0C_Bits.F0OM */
#define IFX_CAN_N_RX_F0C_F0OM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_RX_F0C_Bits.F0OM */
#define IFX_CAN_N_RX_F0C_F0OM_OFF (31u)

/** \brief Length for Ifx_CAN_N_RX_F0S_Bits.F0FL */
#define IFX_CAN_N_RX_F0S_F0FL_LEN (7u)

/** \brief Mask for Ifx_CAN_N_RX_F0S_Bits.F0FL */
#define IFX_CAN_N_RX_F0S_F0FL_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_RX_F0S_Bits.F0FL */
#define IFX_CAN_N_RX_F0S_F0FL_OFF (0u)

/** \brief Length for Ifx_CAN_N_RX_F0S_Bits.F0GI */
#define IFX_CAN_N_RX_F0S_F0GI_LEN (6u)

/** \brief Mask for Ifx_CAN_N_RX_F0S_Bits.F0GI */
#define IFX_CAN_N_RX_F0S_F0GI_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_RX_F0S_Bits.F0GI */
#define IFX_CAN_N_RX_F0S_F0GI_OFF (8u)

/** \brief Length for Ifx_CAN_N_RX_F0S_Bits.F0PI */
#define IFX_CAN_N_RX_F0S_F0PI_LEN (6u)

/** \brief Mask for Ifx_CAN_N_RX_F0S_Bits.F0PI */
#define IFX_CAN_N_RX_F0S_F0PI_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_RX_F0S_Bits.F0PI */
#define IFX_CAN_N_RX_F0S_F0PI_OFF (16u)

/** \brief Length for Ifx_CAN_N_RX_F0S_Bits.F0F */
#define IFX_CAN_N_RX_F0S_F0F_LEN (1u)

/** \brief Mask for Ifx_CAN_N_RX_F0S_Bits.F0F */
#define IFX_CAN_N_RX_F0S_F0F_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_RX_F0S_Bits.F0F */
#define IFX_CAN_N_RX_F0S_F0F_OFF (24u)

/** \brief Length for Ifx_CAN_N_RX_F0S_Bits.RF0L */
#define IFX_CAN_N_RX_F0S_RF0L_LEN (1u)

/** \brief Mask for Ifx_CAN_N_RX_F0S_Bits.RF0L */
#define IFX_CAN_N_RX_F0S_RF0L_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_RX_F0S_Bits.RF0L */
#define IFX_CAN_N_RX_F0S_RF0L_OFF (25u)

/** \brief Length for Ifx_CAN_N_RX_F0A_Bits.F0AI */
#define IFX_CAN_N_RX_F0A_F0AI_LEN (6u)

/** \brief Mask for Ifx_CAN_N_RX_F0A_Bits.F0AI */
#define IFX_CAN_N_RX_F0A_F0AI_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_RX_F0A_Bits.F0AI */
#define IFX_CAN_N_RX_F0A_F0AI_OFF (0u)

/** \brief Length for Ifx_CAN_N_RX_BC_Bits.RBSA */
#define IFX_CAN_N_RX_BC_RBSA_LEN (14u)

/** \brief Mask for Ifx_CAN_N_RX_BC_Bits.RBSA */
#define IFX_CAN_N_RX_BC_RBSA_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_N_RX_BC_Bits.RBSA */
#define IFX_CAN_N_RX_BC_RBSA_OFF (2u)

/** \brief Length for Ifx_CAN_N_RX_F1C_Bits.F1SA */
#define IFX_CAN_N_RX_F1C_F1SA_LEN (14u)

/** \brief Mask for Ifx_CAN_N_RX_F1C_Bits.F1SA */
#define IFX_CAN_N_RX_F1C_F1SA_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_N_RX_F1C_Bits.F1SA */
#define IFX_CAN_N_RX_F1C_F1SA_OFF (2u)

/** \brief Length for Ifx_CAN_N_RX_F1C_Bits.F1S */
#define IFX_CAN_N_RX_F1C_F1S_LEN (7u)

/** \brief Mask for Ifx_CAN_N_RX_F1C_Bits.F1S */
#define IFX_CAN_N_RX_F1C_F1S_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_RX_F1C_Bits.F1S */
#define IFX_CAN_N_RX_F1C_F1S_OFF (16u)

/** \brief Length for Ifx_CAN_N_RX_F1C_Bits.F1WM */
#define IFX_CAN_N_RX_F1C_F1WM_LEN (7u)

/** \brief Mask for Ifx_CAN_N_RX_F1C_Bits.F1WM */
#define IFX_CAN_N_RX_F1C_F1WM_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_RX_F1C_Bits.F1WM */
#define IFX_CAN_N_RX_F1C_F1WM_OFF (24u)

/** \brief Length for Ifx_CAN_N_RX_F1C_Bits.F1OM */
#define IFX_CAN_N_RX_F1C_F1OM_LEN (1u)

/** \brief Mask for Ifx_CAN_N_RX_F1C_Bits.F1OM */
#define IFX_CAN_N_RX_F1C_F1OM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_RX_F1C_Bits.F1OM */
#define IFX_CAN_N_RX_F1C_F1OM_OFF (31u)

/** \brief Length for Ifx_CAN_N_RX_F1S_Bits.F1FL */
#define IFX_CAN_N_RX_F1S_F1FL_LEN (7u)

/** \brief Mask for Ifx_CAN_N_RX_F1S_Bits.F1FL */
#define IFX_CAN_N_RX_F1S_F1FL_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_N_RX_F1S_Bits.F1FL */
#define IFX_CAN_N_RX_F1S_F1FL_OFF (0u)

/** \brief Length for Ifx_CAN_N_RX_F1S_Bits.F1GI */
#define IFX_CAN_N_RX_F1S_F1GI_LEN (6u)

/** \brief Mask for Ifx_CAN_N_RX_F1S_Bits.F1GI */
#define IFX_CAN_N_RX_F1S_F1GI_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_RX_F1S_Bits.F1GI */
#define IFX_CAN_N_RX_F1S_F1GI_OFF (8u)

/** \brief Length for Ifx_CAN_N_RX_F1S_Bits.F1PI */
#define IFX_CAN_N_RX_F1S_F1PI_LEN (6u)

/** \brief Mask for Ifx_CAN_N_RX_F1S_Bits.F1PI */
#define IFX_CAN_N_RX_F1S_F1PI_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_RX_F1S_Bits.F1PI */
#define IFX_CAN_N_RX_F1S_F1PI_OFF (16u)

/** \brief Length for Ifx_CAN_N_RX_F1S_Bits.F1F */
#define IFX_CAN_N_RX_F1S_F1F_LEN (1u)

/** \brief Mask for Ifx_CAN_N_RX_F1S_Bits.F1F */
#define IFX_CAN_N_RX_F1S_F1F_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_RX_F1S_Bits.F1F */
#define IFX_CAN_N_RX_F1S_F1F_OFF (24u)

/** \brief Length for Ifx_CAN_N_RX_F1S_Bits.RF1L */
#define IFX_CAN_N_RX_F1S_RF1L_LEN (1u)

/** \brief Mask for Ifx_CAN_N_RX_F1S_Bits.RF1L */
#define IFX_CAN_N_RX_F1S_RF1L_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_RX_F1S_Bits.RF1L */
#define IFX_CAN_N_RX_F1S_RF1L_OFF (25u)

/** \brief Length for Ifx_CAN_N_RX_F1A_Bits.F1AI */
#define IFX_CAN_N_RX_F1A_F1AI_LEN (6u)

/** \brief Mask for Ifx_CAN_N_RX_F1A_Bits.F1AI */
#define IFX_CAN_N_RX_F1A_F1AI_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_RX_F1A_Bits.F1AI */
#define IFX_CAN_N_RX_F1A_F1AI_OFF (0u)

/** \brief Length for Ifx_CAN_N_RX_ESC_Bits.F0DS */
#define IFX_CAN_N_RX_ESC_F0DS_LEN (3u)

/** \brief Mask for Ifx_CAN_N_RX_ESC_Bits.F0DS */
#define IFX_CAN_N_RX_ESC_F0DS_MSK (0x7u)

/** \brief Offset for Ifx_CAN_N_RX_ESC_Bits.F0DS */
#define IFX_CAN_N_RX_ESC_F0DS_OFF (0u)

/** \brief Length for Ifx_CAN_N_RX_ESC_Bits.F1DS */
#define IFX_CAN_N_RX_ESC_F1DS_LEN (3u)

/** \brief Mask for Ifx_CAN_N_RX_ESC_Bits.F1DS */
#define IFX_CAN_N_RX_ESC_F1DS_MSK (0x7u)

/** \brief Offset for Ifx_CAN_N_RX_ESC_Bits.F1DS */
#define IFX_CAN_N_RX_ESC_F1DS_OFF (4u)

/** \brief Length for Ifx_CAN_N_RX_ESC_Bits.RBDS */
#define IFX_CAN_N_RX_ESC_RBDS_LEN (3u)

/** \brief Mask for Ifx_CAN_N_RX_ESC_Bits.RBDS */
#define IFX_CAN_N_RX_ESC_RBDS_MSK (0x7u)

/** \brief Offset for Ifx_CAN_N_RX_ESC_Bits.RBDS */
#define IFX_CAN_N_RX_ESC_RBDS_OFF (8u)

/** \brief Length for Ifx_CAN_N_TX_BC_Bits.TBSA */
#define IFX_CAN_N_TX_BC_TBSA_LEN (14u)

/** \brief Mask for Ifx_CAN_N_TX_BC_Bits.TBSA */
#define IFX_CAN_N_TX_BC_TBSA_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_N_TX_BC_Bits.TBSA */
#define IFX_CAN_N_TX_BC_TBSA_OFF (2u)

/** \brief Length for Ifx_CAN_N_TX_BC_Bits.NDTB */
#define IFX_CAN_N_TX_BC_NDTB_LEN (6u)

/** \brief Mask for Ifx_CAN_N_TX_BC_Bits.NDTB */
#define IFX_CAN_N_TX_BC_NDTB_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_TX_BC_Bits.NDTB */
#define IFX_CAN_N_TX_BC_NDTB_OFF (16u)

/** \brief Length for Ifx_CAN_N_TX_BC_Bits.TFQS */
#define IFX_CAN_N_TX_BC_TFQS_LEN (6u)

/** \brief Mask for Ifx_CAN_N_TX_BC_Bits.TFQS */
#define IFX_CAN_N_TX_BC_TFQS_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_TX_BC_Bits.TFQS */
#define IFX_CAN_N_TX_BC_TFQS_OFF (24u)

/** \brief Length for Ifx_CAN_N_TX_BC_Bits.TFQM */
#define IFX_CAN_N_TX_BC_TFQM_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BC_Bits.TFQM */
#define IFX_CAN_N_TX_BC_TFQM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BC_Bits.TFQM */
#define IFX_CAN_N_TX_BC_TFQM_OFF (30u)

/** \brief Length for Ifx_CAN_N_TX_FQS_Bits.TFFL */
#define IFX_CAN_N_TX_FQS_TFFL_LEN (6u)

/** \brief Mask for Ifx_CAN_N_TX_FQS_Bits.TFFL */
#define IFX_CAN_N_TX_FQS_TFFL_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_TX_FQS_Bits.TFFL */
#define IFX_CAN_N_TX_FQS_TFFL_OFF (0u)

/** \brief Length for Ifx_CAN_N_TX_FQS_Bits.TFGI */
#define IFX_CAN_N_TX_FQS_TFGI_LEN (5u)

/** \brief Mask for Ifx_CAN_N_TX_FQS_Bits.TFGI */
#define IFX_CAN_N_TX_FQS_TFGI_MSK (0x1fu)

/** \brief Offset for Ifx_CAN_N_TX_FQS_Bits.TFGI */
#define IFX_CAN_N_TX_FQS_TFGI_OFF (8u)

/** \brief Length for Ifx_CAN_N_TX_FQS_Bits.TFQPI */
#define IFX_CAN_N_TX_FQS_TFQPI_LEN (5u)

/** \brief Mask for Ifx_CAN_N_TX_FQS_Bits.TFQPI */
#define IFX_CAN_N_TX_FQS_TFQPI_MSK (0x1fu)

/** \brief Offset for Ifx_CAN_N_TX_FQS_Bits.TFQPI */
#define IFX_CAN_N_TX_FQS_TFQPI_OFF (16u)

/** \brief Length for Ifx_CAN_N_TX_FQS_Bits.TFQF */
#define IFX_CAN_N_TX_FQS_TFQF_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_FQS_Bits.TFQF */
#define IFX_CAN_N_TX_FQS_TFQF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_FQS_Bits.TFQF */
#define IFX_CAN_N_TX_FQS_TFQF_OFF (21u)

/** \brief Length for Ifx_CAN_N_TX_ESC_Bits.TBDS */
#define IFX_CAN_N_TX_ESC_TBDS_LEN (3u)

/** \brief Mask for Ifx_CAN_N_TX_ESC_Bits.TBDS */
#define IFX_CAN_N_TX_ESC_TBDS_MSK (0x7u)

/** \brief Offset for Ifx_CAN_N_TX_ESC_Bits.TBDS */
#define IFX_CAN_N_TX_ESC_TBDS_OFF (0u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP0 */
#define IFX_CAN_N_TX_BRP_TRP0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP0 */
#define IFX_CAN_N_TX_BRP_TRP0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP0 */
#define IFX_CAN_N_TX_BRP_TRP0_OFF (0u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP1 */
#define IFX_CAN_N_TX_BRP_TRP1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP1 */
#define IFX_CAN_N_TX_BRP_TRP1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP1 */
#define IFX_CAN_N_TX_BRP_TRP1_OFF (1u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP2 */
#define IFX_CAN_N_TX_BRP_TRP2_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP2 */
#define IFX_CAN_N_TX_BRP_TRP2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP2 */
#define IFX_CAN_N_TX_BRP_TRP2_OFF (2u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP3 */
#define IFX_CAN_N_TX_BRP_TRP3_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP3 */
#define IFX_CAN_N_TX_BRP_TRP3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP3 */
#define IFX_CAN_N_TX_BRP_TRP3_OFF (3u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP4 */
#define IFX_CAN_N_TX_BRP_TRP4_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP4 */
#define IFX_CAN_N_TX_BRP_TRP4_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP4 */
#define IFX_CAN_N_TX_BRP_TRP4_OFF (4u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP5 */
#define IFX_CAN_N_TX_BRP_TRP5_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP5 */
#define IFX_CAN_N_TX_BRP_TRP5_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP5 */
#define IFX_CAN_N_TX_BRP_TRP5_OFF (5u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP6 */
#define IFX_CAN_N_TX_BRP_TRP6_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP6 */
#define IFX_CAN_N_TX_BRP_TRP6_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP6 */
#define IFX_CAN_N_TX_BRP_TRP6_OFF (6u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP7 */
#define IFX_CAN_N_TX_BRP_TRP7_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP7 */
#define IFX_CAN_N_TX_BRP_TRP7_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP7 */
#define IFX_CAN_N_TX_BRP_TRP7_OFF (7u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP8 */
#define IFX_CAN_N_TX_BRP_TRP8_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP8 */
#define IFX_CAN_N_TX_BRP_TRP8_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP8 */
#define IFX_CAN_N_TX_BRP_TRP8_OFF (8u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP9 */
#define IFX_CAN_N_TX_BRP_TRP9_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP9 */
#define IFX_CAN_N_TX_BRP_TRP9_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP9 */
#define IFX_CAN_N_TX_BRP_TRP9_OFF (9u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP10 */
#define IFX_CAN_N_TX_BRP_TRP10_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP10 */
#define IFX_CAN_N_TX_BRP_TRP10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP10 */
#define IFX_CAN_N_TX_BRP_TRP10_OFF (10u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP11 */
#define IFX_CAN_N_TX_BRP_TRP11_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP11 */
#define IFX_CAN_N_TX_BRP_TRP11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP11 */
#define IFX_CAN_N_TX_BRP_TRP11_OFF (11u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP12 */
#define IFX_CAN_N_TX_BRP_TRP12_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP12 */
#define IFX_CAN_N_TX_BRP_TRP12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP12 */
#define IFX_CAN_N_TX_BRP_TRP12_OFF (12u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP13 */
#define IFX_CAN_N_TX_BRP_TRP13_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP13 */
#define IFX_CAN_N_TX_BRP_TRP13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP13 */
#define IFX_CAN_N_TX_BRP_TRP13_OFF (13u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP14 */
#define IFX_CAN_N_TX_BRP_TRP14_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP14 */
#define IFX_CAN_N_TX_BRP_TRP14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP14 */
#define IFX_CAN_N_TX_BRP_TRP14_OFF (14u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP15 */
#define IFX_CAN_N_TX_BRP_TRP15_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP15 */
#define IFX_CAN_N_TX_BRP_TRP15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP15 */
#define IFX_CAN_N_TX_BRP_TRP15_OFF (15u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP16 */
#define IFX_CAN_N_TX_BRP_TRP16_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP16 */
#define IFX_CAN_N_TX_BRP_TRP16_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP16 */
#define IFX_CAN_N_TX_BRP_TRP16_OFF (16u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP17 */
#define IFX_CAN_N_TX_BRP_TRP17_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP17 */
#define IFX_CAN_N_TX_BRP_TRP17_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP17 */
#define IFX_CAN_N_TX_BRP_TRP17_OFF (17u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP18 */
#define IFX_CAN_N_TX_BRP_TRP18_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP18 */
#define IFX_CAN_N_TX_BRP_TRP18_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP18 */
#define IFX_CAN_N_TX_BRP_TRP18_OFF (18u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP19 */
#define IFX_CAN_N_TX_BRP_TRP19_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP19 */
#define IFX_CAN_N_TX_BRP_TRP19_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP19 */
#define IFX_CAN_N_TX_BRP_TRP19_OFF (19u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP20 */
#define IFX_CAN_N_TX_BRP_TRP20_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP20 */
#define IFX_CAN_N_TX_BRP_TRP20_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP20 */
#define IFX_CAN_N_TX_BRP_TRP20_OFF (20u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP21 */
#define IFX_CAN_N_TX_BRP_TRP21_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP21 */
#define IFX_CAN_N_TX_BRP_TRP21_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP21 */
#define IFX_CAN_N_TX_BRP_TRP21_OFF (21u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP22 */
#define IFX_CAN_N_TX_BRP_TRP22_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP22 */
#define IFX_CAN_N_TX_BRP_TRP22_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP22 */
#define IFX_CAN_N_TX_BRP_TRP22_OFF (22u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP23 */
#define IFX_CAN_N_TX_BRP_TRP23_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP23 */
#define IFX_CAN_N_TX_BRP_TRP23_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP23 */
#define IFX_CAN_N_TX_BRP_TRP23_OFF (23u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP24 */
#define IFX_CAN_N_TX_BRP_TRP24_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP24 */
#define IFX_CAN_N_TX_BRP_TRP24_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP24 */
#define IFX_CAN_N_TX_BRP_TRP24_OFF (24u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP25 */
#define IFX_CAN_N_TX_BRP_TRP25_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP25 */
#define IFX_CAN_N_TX_BRP_TRP25_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP25 */
#define IFX_CAN_N_TX_BRP_TRP25_OFF (25u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP26 */
#define IFX_CAN_N_TX_BRP_TRP26_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP26 */
#define IFX_CAN_N_TX_BRP_TRP26_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP26 */
#define IFX_CAN_N_TX_BRP_TRP26_OFF (26u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP27 */
#define IFX_CAN_N_TX_BRP_TRP27_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP27 */
#define IFX_CAN_N_TX_BRP_TRP27_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP27 */
#define IFX_CAN_N_TX_BRP_TRP27_OFF (27u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP28 */
#define IFX_CAN_N_TX_BRP_TRP28_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP28 */
#define IFX_CAN_N_TX_BRP_TRP28_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP28 */
#define IFX_CAN_N_TX_BRP_TRP28_OFF (28u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP29 */
#define IFX_CAN_N_TX_BRP_TRP29_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP29 */
#define IFX_CAN_N_TX_BRP_TRP29_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP29 */
#define IFX_CAN_N_TX_BRP_TRP29_OFF (29u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP30 */
#define IFX_CAN_N_TX_BRP_TRP30_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP30 */
#define IFX_CAN_N_TX_BRP_TRP30_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP30 */
#define IFX_CAN_N_TX_BRP_TRP30_OFF (30u)

/** \brief Length for Ifx_CAN_N_TX_BRP_Bits.TRP31 */
#define IFX_CAN_N_TX_BRP_TRP31_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BRP_Bits.TRP31 */
#define IFX_CAN_N_TX_BRP_TRP31_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BRP_Bits.TRP31 */
#define IFX_CAN_N_TX_BRP_TRP31_OFF (31u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR0 */
#define IFX_CAN_N_TX_BAR_AR0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR0 */
#define IFX_CAN_N_TX_BAR_AR0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR0 */
#define IFX_CAN_N_TX_BAR_AR0_OFF (0u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR1 */
#define IFX_CAN_N_TX_BAR_AR1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR1 */
#define IFX_CAN_N_TX_BAR_AR1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR1 */
#define IFX_CAN_N_TX_BAR_AR1_OFF (1u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR2 */
#define IFX_CAN_N_TX_BAR_AR2_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR2 */
#define IFX_CAN_N_TX_BAR_AR2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR2 */
#define IFX_CAN_N_TX_BAR_AR2_OFF (2u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR3 */
#define IFX_CAN_N_TX_BAR_AR3_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR3 */
#define IFX_CAN_N_TX_BAR_AR3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR3 */
#define IFX_CAN_N_TX_BAR_AR3_OFF (3u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR4 */
#define IFX_CAN_N_TX_BAR_AR4_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR4 */
#define IFX_CAN_N_TX_BAR_AR4_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR4 */
#define IFX_CAN_N_TX_BAR_AR4_OFF (4u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR5 */
#define IFX_CAN_N_TX_BAR_AR5_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR5 */
#define IFX_CAN_N_TX_BAR_AR5_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR5 */
#define IFX_CAN_N_TX_BAR_AR5_OFF (5u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR6 */
#define IFX_CAN_N_TX_BAR_AR6_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR6 */
#define IFX_CAN_N_TX_BAR_AR6_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR6 */
#define IFX_CAN_N_TX_BAR_AR6_OFF (6u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR7 */
#define IFX_CAN_N_TX_BAR_AR7_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR7 */
#define IFX_CAN_N_TX_BAR_AR7_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR7 */
#define IFX_CAN_N_TX_BAR_AR7_OFF (7u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR8 */
#define IFX_CAN_N_TX_BAR_AR8_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR8 */
#define IFX_CAN_N_TX_BAR_AR8_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR8 */
#define IFX_CAN_N_TX_BAR_AR8_OFF (8u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR9 */
#define IFX_CAN_N_TX_BAR_AR9_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR9 */
#define IFX_CAN_N_TX_BAR_AR9_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR9 */
#define IFX_CAN_N_TX_BAR_AR9_OFF (9u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR10 */
#define IFX_CAN_N_TX_BAR_AR10_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR10 */
#define IFX_CAN_N_TX_BAR_AR10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR10 */
#define IFX_CAN_N_TX_BAR_AR10_OFF (10u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR11 */
#define IFX_CAN_N_TX_BAR_AR11_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR11 */
#define IFX_CAN_N_TX_BAR_AR11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR11 */
#define IFX_CAN_N_TX_BAR_AR11_OFF (11u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR12 */
#define IFX_CAN_N_TX_BAR_AR12_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR12 */
#define IFX_CAN_N_TX_BAR_AR12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR12 */
#define IFX_CAN_N_TX_BAR_AR12_OFF (12u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR13 */
#define IFX_CAN_N_TX_BAR_AR13_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR13 */
#define IFX_CAN_N_TX_BAR_AR13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR13 */
#define IFX_CAN_N_TX_BAR_AR13_OFF (13u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR14 */
#define IFX_CAN_N_TX_BAR_AR14_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR14 */
#define IFX_CAN_N_TX_BAR_AR14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR14 */
#define IFX_CAN_N_TX_BAR_AR14_OFF (14u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR15 */
#define IFX_CAN_N_TX_BAR_AR15_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR15 */
#define IFX_CAN_N_TX_BAR_AR15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR15 */
#define IFX_CAN_N_TX_BAR_AR15_OFF (15u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR16 */
#define IFX_CAN_N_TX_BAR_AR16_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR16 */
#define IFX_CAN_N_TX_BAR_AR16_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR16 */
#define IFX_CAN_N_TX_BAR_AR16_OFF (16u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR17 */
#define IFX_CAN_N_TX_BAR_AR17_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR17 */
#define IFX_CAN_N_TX_BAR_AR17_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR17 */
#define IFX_CAN_N_TX_BAR_AR17_OFF (17u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR18 */
#define IFX_CAN_N_TX_BAR_AR18_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR18 */
#define IFX_CAN_N_TX_BAR_AR18_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR18 */
#define IFX_CAN_N_TX_BAR_AR18_OFF (18u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR19 */
#define IFX_CAN_N_TX_BAR_AR19_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR19 */
#define IFX_CAN_N_TX_BAR_AR19_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR19 */
#define IFX_CAN_N_TX_BAR_AR19_OFF (19u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR20 */
#define IFX_CAN_N_TX_BAR_AR20_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR20 */
#define IFX_CAN_N_TX_BAR_AR20_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR20 */
#define IFX_CAN_N_TX_BAR_AR20_OFF (20u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR21 */
#define IFX_CAN_N_TX_BAR_AR21_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR21 */
#define IFX_CAN_N_TX_BAR_AR21_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR21 */
#define IFX_CAN_N_TX_BAR_AR21_OFF (21u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR22 */
#define IFX_CAN_N_TX_BAR_AR22_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR22 */
#define IFX_CAN_N_TX_BAR_AR22_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR22 */
#define IFX_CAN_N_TX_BAR_AR22_OFF (22u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR23 */
#define IFX_CAN_N_TX_BAR_AR23_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR23 */
#define IFX_CAN_N_TX_BAR_AR23_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR23 */
#define IFX_CAN_N_TX_BAR_AR23_OFF (23u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR24 */
#define IFX_CAN_N_TX_BAR_AR24_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR24 */
#define IFX_CAN_N_TX_BAR_AR24_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR24 */
#define IFX_CAN_N_TX_BAR_AR24_OFF (24u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR25 */
#define IFX_CAN_N_TX_BAR_AR25_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR25 */
#define IFX_CAN_N_TX_BAR_AR25_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR25 */
#define IFX_CAN_N_TX_BAR_AR25_OFF (25u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR26 */
#define IFX_CAN_N_TX_BAR_AR26_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR26 */
#define IFX_CAN_N_TX_BAR_AR26_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR26 */
#define IFX_CAN_N_TX_BAR_AR26_OFF (26u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR27 */
#define IFX_CAN_N_TX_BAR_AR27_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR27 */
#define IFX_CAN_N_TX_BAR_AR27_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR27 */
#define IFX_CAN_N_TX_BAR_AR27_OFF (27u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR28 */
#define IFX_CAN_N_TX_BAR_AR28_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR28 */
#define IFX_CAN_N_TX_BAR_AR28_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR28 */
#define IFX_CAN_N_TX_BAR_AR28_OFF (28u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR29 */
#define IFX_CAN_N_TX_BAR_AR29_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR29 */
#define IFX_CAN_N_TX_BAR_AR29_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR29 */
#define IFX_CAN_N_TX_BAR_AR29_OFF (29u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR30 */
#define IFX_CAN_N_TX_BAR_AR30_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR30 */
#define IFX_CAN_N_TX_BAR_AR30_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR30 */
#define IFX_CAN_N_TX_BAR_AR30_OFF (30u)

/** \brief Length for Ifx_CAN_N_TX_BAR_Bits.AR31 */
#define IFX_CAN_N_TX_BAR_AR31_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BAR_Bits.AR31 */
#define IFX_CAN_N_TX_BAR_AR31_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BAR_Bits.AR31 */
#define IFX_CAN_N_TX_BAR_AR31_OFF (31u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR0 */
#define IFX_CAN_N_TX_BCR_CR0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR0 */
#define IFX_CAN_N_TX_BCR_CR0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR0 */
#define IFX_CAN_N_TX_BCR_CR0_OFF (0u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR1 */
#define IFX_CAN_N_TX_BCR_CR1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR1 */
#define IFX_CAN_N_TX_BCR_CR1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR1 */
#define IFX_CAN_N_TX_BCR_CR1_OFF (1u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR2 */
#define IFX_CAN_N_TX_BCR_CR2_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR2 */
#define IFX_CAN_N_TX_BCR_CR2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR2 */
#define IFX_CAN_N_TX_BCR_CR2_OFF (2u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR3 */
#define IFX_CAN_N_TX_BCR_CR3_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR3 */
#define IFX_CAN_N_TX_BCR_CR3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR3 */
#define IFX_CAN_N_TX_BCR_CR3_OFF (3u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR4 */
#define IFX_CAN_N_TX_BCR_CR4_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR4 */
#define IFX_CAN_N_TX_BCR_CR4_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR4 */
#define IFX_CAN_N_TX_BCR_CR4_OFF (4u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR5 */
#define IFX_CAN_N_TX_BCR_CR5_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR5 */
#define IFX_CAN_N_TX_BCR_CR5_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR5 */
#define IFX_CAN_N_TX_BCR_CR5_OFF (5u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR6 */
#define IFX_CAN_N_TX_BCR_CR6_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR6 */
#define IFX_CAN_N_TX_BCR_CR6_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR6 */
#define IFX_CAN_N_TX_BCR_CR6_OFF (6u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR7 */
#define IFX_CAN_N_TX_BCR_CR7_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR7 */
#define IFX_CAN_N_TX_BCR_CR7_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR7 */
#define IFX_CAN_N_TX_BCR_CR7_OFF (7u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR8 */
#define IFX_CAN_N_TX_BCR_CR8_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR8 */
#define IFX_CAN_N_TX_BCR_CR8_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR8 */
#define IFX_CAN_N_TX_BCR_CR8_OFF (8u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR9 */
#define IFX_CAN_N_TX_BCR_CR9_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR9 */
#define IFX_CAN_N_TX_BCR_CR9_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR9 */
#define IFX_CAN_N_TX_BCR_CR9_OFF (9u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR10 */
#define IFX_CAN_N_TX_BCR_CR10_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR10 */
#define IFX_CAN_N_TX_BCR_CR10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR10 */
#define IFX_CAN_N_TX_BCR_CR10_OFF (10u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR11 */
#define IFX_CAN_N_TX_BCR_CR11_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR11 */
#define IFX_CAN_N_TX_BCR_CR11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR11 */
#define IFX_CAN_N_TX_BCR_CR11_OFF (11u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR12 */
#define IFX_CAN_N_TX_BCR_CR12_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR12 */
#define IFX_CAN_N_TX_BCR_CR12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR12 */
#define IFX_CAN_N_TX_BCR_CR12_OFF (12u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR13 */
#define IFX_CAN_N_TX_BCR_CR13_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR13 */
#define IFX_CAN_N_TX_BCR_CR13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR13 */
#define IFX_CAN_N_TX_BCR_CR13_OFF (13u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR14 */
#define IFX_CAN_N_TX_BCR_CR14_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR14 */
#define IFX_CAN_N_TX_BCR_CR14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR14 */
#define IFX_CAN_N_TX_BCR_CR14_OFF (14u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR15 */
#define IFX_CAN_N_TX_BCR_CR15_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR15 */
#define IFX_CAN_N_TX_BCR_CR15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR15 */
#define IFX_CAN_N_TX_BCR_CR15_OFF (15u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR16 */
#define IFX_CAN_N_TX_BCR_CR16_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR16 */
#define IFX_CAN_N_TX_BCR_CR16_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR16 */
#define IFX_CAN_N_TX_BCR_CR16_OFF (16u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR17 */
#define IFX_CAN_N_TX_BCR_CR17_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR17 */
#define IFX_CAN_N_TX_BCR_CR17_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR17 */
#define IFX_CAN_N_TX_BCR_CR17_OFF (17u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR18 */
#define IFX_CAN_N_TX_BCR_CR18_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR18 */
#define IFX_CAN_N_TX_BCR_CR18_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR18 */
#define IFX_CAN_N_TX_BCR_CR18_OFF (18u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR19 */
#define IFX_CAN_N_TX_BCR_CR19_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR19 */
#define IFX_CAN_N_TX_BCR_CR19_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR19 */
#define IFX_CAN_N_TX_BCR_CR19_OFF (19u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR20 */
#define IFX_CAN_N_TX_BCR_CR20_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR20 */
#define IFX_CAN_N_TX_BCR_CR20_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR20 */
#define IFX_CAN_N_TX_BCR_CR20_OFF (20u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR21 */
#define IFX_CAN_N_TX_BCR_CR21_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR21 */
#define IFX_CAN_N_TX_BCR_CR21_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR21 */
#define IFX_CAN_N_TX_BCR_CR21_OFF (21u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR22 */
#define IFX_CAN_N_TX_BCR_CR22_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR22 */
#define IFX_CAN_N_TX_BCR_CR22_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR22 */
#define IFX_CAN_N_TX_BCR_CR22_OFF (22u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR23 */
#define IFX_CAN_N_TX_BCR_CR23_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR23 */
#define IFX_CAN_N_TX_BCR_CR23_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR23 */
#define IFX_CAN_N_TX_BCR_CR23_OFF (23u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR24 */
#define IFX_CAN_N_TX_BCR_CR24_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR24 */
#define IFX_CAN_N_TX_BCR_CR24_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR24 */
#define IFX_CAN_N_TX_BCR_CR24_OFF (24u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR25 */
#define IFX_CAN_N_TX_BCR_CR25_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR25 */
#define IFX_CAN_N_TX_BCR_CR25_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR25 */
#define IFX_CAN_N_TX_BCR_CR25_OFF (25u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR26 */
#define IFX_CAN_N_TX_BCR_CR26_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR26 */
#define IFX_CAN_N_TX_BCR_CR26_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR26 */
#define IFX_CAN_N_TX_BCR_CR26_OFF (26u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR27 */
#define IFX_CAN_N_TX_BCR_CR27_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR27 */
#define IFX_CAN_N_TX_BCR_CR27_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR27 */
#define IFX_CAN_N_TX_BCR_CR27_OFF (27u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR28 */
#define IFX_CAN_N_TX_BCR_CR28_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR28 */
#define IFX_CAN_N_TX_BCR_CR28_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR28 */
#define IFX_CAN_N_TX_BCR_CR28_OFF (28u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR29 */
#define IFX_CAN_N_TX_BCR_CR29_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR29 */
#define IFX_CAN_N_TX_BCR_CR29_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR29 */
#define IFX_CAN_N_TX_BCR_CR29_OFF (29u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR30 */
#define IFX_CAN_N_TX_BCR_CR30_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR30 */
#define IFX_CAN_N_TX_BCR_CR30_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR30 */
#define IFX_CAN_N_TX_BCR_CR30_OFF (30u)

/** \brief Length for Ifx_CAN_N_TX_BCR_Bits.CR31 */
#define IFX_CAN_N_TX_BCR_CR31_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCR_Bits.CR31 */
#define IFX_CAN_N_TX_BCR_CR31_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCR_Bits.CR31 */
#define IFX_CAN_N_TX_BCR_CR31_OFF (31u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO0 */
#define IFX_CAN_N_TX_BTO_TO0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO0 */
#define IFX_CAN_N_TX_BTO_TO0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO0 */
#define IFX_CAN_N_TX_BTO_TO0_OFF (0u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO1 */
#define IFX_CAN_N_TX_BTO_TO1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO1 */
#define IFX_CAN_N_TX_BTO_TO1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO1 */
#define IFX_CAN_N_TX_BTO_TO1_OFF (1u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO2 */
#define IFX_CAN_N_TX_BTO_TO2_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO2 */
#define IFX_CAN_N_TX_BTO_TO2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO2 */
#define IFX_CAN_N_TX_BTO_TO2_OFF (2u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO3 */
#define IFX_CAN_N_TX_BTO_TO3_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO3 */
#define IFX_CAN_N_TX_BTO_TO3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO3 */
#define IFX_CAN_N_TX_BTO_TO3_OFF (3u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO4 */
#define IFX_CAN_N_TX_BTO_TO4_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO4 */
#define IFX_CAN_N_TX_BTO_TO4_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO4 */
#define IFX_CAN_N_TX_BTO_TO4_OFF (4u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO5 */
#define IFX_CAN_N_TX_BTO_TO5_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO5 */
#define IFX_CAN_N_TX_BTO_TO5_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO5 */
#define IFX_CAN_N_TX_BTO_TO5_OFF (5u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO6 */
#define IFX_CAN_N_TX_BTO_TO6_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO6 */
#define IFX_CAN_N_TX_BTO_TO6_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO6 */
#define IFX_CAN_N_TX_BTO_TO6_OFF (6u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO7 */
#define IFX_CAN_N_TX_BTO_TO7_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO7 */
#define IFX_CAN_N_TX_BTO_TO7_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO7 */
#define IFX_CAN_N_TX_BTO_TO7_OFF (7u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO8 */
#define IFX_CAN_N_TX_BTO_TO8_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO8 */
#define IFX_CAN_N_TX_BTO_TO8_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO8 */
#define IFX_CAN_N_TX_BTO_TO8_OFF (8u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO9 */
#define IFX_CAN_N_TX_BTO_TO9_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO9 */
#define IFX_CAN_N_TX_BTO_TO9_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO9 */
#define IFX_CAN_N_TX_BTO_TO9_OFF (9u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO10 */
#define IFX_CAN_N_TX_BTO_TO10_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO10 */
#define IFX_CAN_N_TX_BTO_TO10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO10 */
#define IFX_CAN_N_TX_BTO_TO10_OFF (10u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO11 */
#define IFX_CAN_N_TX_BTO_TO11_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO11 */
#define IFX_CAN_N_TX_BTO_TO11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO11 */
#define IFX_CAN_N_TX_BTO_TO11_OFF (11u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO12 */
#define IFX_CAN_N_TX_BTO_TO12_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO12 */
#define IFX_CAN_N_TX_BTO_TO12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO12 */
#define IFX_CAN_N_TX_BTO_TO12_OFF (12u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO13 */
#define IFX_CAN_N_TX_BTO_TO13_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO13 */
#define IFX_CAN_N_TX_BTO_TO13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO13 */
#define IFX_CAN_N_TX_BTO_TO13_OFF (13u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO14 */
#define IFX_CAN_N_TX_BTO_TO14_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO14 */
#define IFX_CAN_N_TX_BTO_TO14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO14 */
#define IFX_CAN_N_TX_BTO_TO14_OFF (14u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO15 */
#define IFX_CAN_N_TX_BTO_TO15_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO15 */
#define IFX_CAN_N_TX_BTO_TO15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO15 */
#define IFX_CAN_N_TX_BTO_TO15_OFF (15u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO16 */
#define IFX_CAN_N_TX_BTO_TO16_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO16 */
#define IFX_CAN_N_TX_BTO_TO16_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO16 */
#define IFX_CAN_N_TX_BTO_TO16_OFF (16u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO17 */
#define IFX_CAN_N_TX_BTO_TO17_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO17 */
#define IFX_CAN_N_TX_BTO_TO17_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO17 */
#define IFX_CAN_N_TX_BTO_TO17_OFF (17u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO18 */
#define IFX_CAN_N_TX_BTO_TO18_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO18 */
#define IFX_CAN_N_TX_BTO_TO18_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO18 */
#define IFX_CAN_N_TX_BTO_TO18_OFF (18u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO19 */
#define IFX_CAN_N_TX_BTO_TO19_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO19 */
#define IFX_CAN_N_TX_BTO_TO19_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO19 */
#define IFX_CAN_N_TX_BTO_TO19_OFF (19u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO20 */
#define IFX_CAN_N_TX_BTO_TO20_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO20 */
#define IFX_CAN_N_TX_BTO_TO20_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO20 */
#define IFX_CAN_N_TX_BTO_TO20_OFF (20u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO21 */
#define IFX_CAN_N_TX_BTO_TO21_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO21 */
#define IFX_CAN_N_TX_BTO_TO21_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO21 */
#define IFX_CAN_N_TX_BTO_TO21_OFF (21u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO22 */
#define IFX_CAN_N_TX_BTO_TO22_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO22 */
#define IFX_CAN_N_TX_BTO_TO22_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO22 */
#define IFX_CAN_N_TX_BTO_TO22_OFF (22u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO23 */
#define IFX_CAN_N_TX_BTO_TO23_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO23 */
#define IFX_CAN_N_TX_BTO_TO23_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO23 */
#define IFX_CAN_N_TX_BTO_TO23_OFF (23u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO24 */
#define IFX_CAN_N_TX_BTO_TO24_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO24 */
#define IFX_CAN_N_TX_BTO_TO24_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO24 */
#define IFX_CAN_N_TX_BTO_TO24_OFF (24u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO25 */
#define IFX_CAN_N_TX_BTO_TO25_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO25 */
#define IFX_CAN_N_TX_BTO_TO25_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO25 */
#define IFX_CAN_N_TX_BTO_TO25_OFF (25u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO26 */
#define IFX_CAN_N_TX_BTO_TO26_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO26 */
#define IFX_CAN_N_TX_BTO_TO26_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO26 */
#define IFX_CAN_N_TX_BTO_TO26_OFF (26u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO27 */
#define IFX_CAN_N_TX_BTO_TO27_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO27 */
#define IFX_CAN_N_TX_BTO_TO27_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO27 */
#define IFX_CAN_N_TX_BTO_TO27_OFF (27u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO28 */
#define IFX_CAN_N_TX_BTO_TO28_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO28 */
#define IFX_CAN_N_TX_BTO_TO28_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO28 */
#define IFX_CAN_N_TX_BTO_TO28_OFF (28u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO29 */
#define IFX_CAN_N_TX_BTO_TO29_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO29 */
#define IFX_CAN_N_TX_BTO_TO29_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO29 */
#define IFX_CAN_N_TX_BTO_TO29_OFF (29u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO30 */
#define IFX_CAN_N_TX_BTO_TO30_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO30 */
#define IFX_CAN_N_TX_BTO_TO30_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO30 */
#define IFX_CAN_N_TX_BTO_TO30_OFF (30u)

/** \brief Length for Ifx_CAN_N_TX_BTO_Bits.TO31 */
#define IFX_CAN_N_TX_BTO_TO31_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTO_Bits.TO31 */
#define IFX_CAN_N_TX_BTO_TO31_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTO_Bits.TO31 */
#define IFX_CAN_N_TX_BTO_TO31_OFF (31u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF0 */
#define IFX_CAN_N_TX_BCF_CF0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF0 */
#define IFX_CAN_N_TX_BCF_CF0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF0 */
#define IFX_CAN_N_TX_BCF_CF0_OFF (0u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF1 */
#define IFX_CAN_N_TX_BCF_CF1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF1 */
#define IFX_CAN_N_TX_BCF_CF1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF1 */
#define IFX_CAN_N_TX_BCF_CF1_OFF (1u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF2 */
#define IFX_CAN_N_TX_BCF_CF2_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF2 */
#define IFX_CAN_N_TX_BCF_CF2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF2 */
#define IFX_CAN_N_TX_BCF_CF2_OFF (2u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF3 */
#define IFX_CAN_N_TX_BCF_CF3_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF3 */
#define IFX_CAN_N_TX_BCF_CF3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF3 */
#define IFX_CAN_N_TX_BCF_CF3_OFF (3u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF4 */
#define IFX_CAN_N_TX_BCF_CF4_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF4 */
#define IFX_CAN_N_TX_BCF_CF4_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF4 */
#define IFX_CAN_N_TX_BCF_CF4_OFF (4u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF5 */
#define IFX_CAN_N_TX_BCF_CF5_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF5 */
#define IFX_CAN_N_TX_BCF_CF5_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF5 */
#define IFX_CAN_N_TX_BCF_CF5_OFF (5u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF6 */
#define IFX_CAN_N_TX_BCF_CF6_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF6 */
#define IFX_CAN_N_TX_BCF_CF6_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF6 */
#define IFX_CAN_N_TX_BCF_CF6_OFF (6u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF7 */
#define IFX_CAN_N_TX_BCF_CF7_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF7 */
#define IFX_CAN_N_TX_BCF_CF7_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF7 */
#define IFX_CAN_N_TX_BCF_CF7_OFF (7u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF8 */
#define IFX_CAN_N_TX_BCF_CF8_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF8 */
#define IFX_CAN_N_TX_BCF_CF8_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF8 */
#define IFX_CAN_N_TX_BCF_CF8_OFF (8u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF9 */
#define IFX_CAN_N_TX_BCF_CF9_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF9 */
#define IFX_CAN_N_TX_BCF_CF9_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF9 */
#define IFX_CAN_N_TX_BCF_CF9_OFF (9u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF10 */
#define IFX_CAN_N_TX_BCF_CF10_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF10 */
#define IFX_CAN_N_TX_BCF_CF10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF10 */
#define IFX_CAN_N_TX_BCF_CF10_OFF (10u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF11 */
#define IFX_CAN_N_TX_BCF_CF11_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF11 */
#define IFX_CAN_N_TX_BCF_CF11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF11 */
#define IFX_CAN_N_TX_BCF_CF11_OFF (11u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF12 */
#define IFX_CAN_N_TX_BCF_CF12_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF12 */
#define IFX_CAN_N_TX_BCF_CF12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF12 */
#define IFX_CAN_N_TX_BCF_CF12_OFF (12u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF13 */
#define IFX_CAN_N_TX_BCF_CF13_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF13 */
#define IFX_CAN_N_TX_BCF_CF13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF13 */
#define IFX_CAN_N_TX_BCF_CF13_OFF (13u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF14 */
#define IFX_CAN_N_TX_BCF_CF14_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF14 */
#define IFX_CAN_N_TX_BCF_CF14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF14 */
#define IFX_CAN_N_TX_BCF_CF14_OFF (14u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF15 */
#define IFX_CAN_N_TX_BCF_CF15_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF15 */
#define IFX_CAN_N_TX_BCF_CF15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF15 */
#define IFX_CAN_N_TX_BCF_CF15_OFF (15u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF16 */
#define IFX_CAN_N_TX_BCF_CF16_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF16 */
#define IFX_CAN_N_TX_BCF_CF16_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF16 */
#define IFX_CAN_N_TX_BCF_CF16_OFF (16u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF17 */
#define IFX_CAN_N_TX_BCF_CF17_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF17 */
#define IFX_CAN_N_TX_BCF_CF17_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF17 */
#define IFX_CAN_N_TX_BCF_CF17_OFF (17u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF18 */
#define IFX_CAN_N_TX_BCF_CF18_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF18 */
#define IFX_CAN_N_TX_BCF_CF18_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF18 */
#define IFX_CAN_N_TX_BCF_CF18_OFF (18u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF19 */
#define IFX_CAN_N_TX_BCF_CF19_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF19 */
#define IFX_CAN_N_TX_BCF_CF19_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF19 */
#define IFX_CAN_N_TX_BCF_CF19_OFF (19u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF20 */
#define IFX_CAN_N_TX_BCF_CF20_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF20 */
#define IFX_CAN_N_TX_BCF_CF20_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF20 */
#define IFX_CAN_N_TX_BCF_CF20_OFF (20u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF21 */
#define IFX_CAN_N_TX_BCF_CF21_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF21 */
#define IFX_CAN_N_TX_BCF_CF21_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF21 */
#define IFX_CAN_N_TX_BCF_CF21_OFF (21u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF22 */
#define IFX_CAN_N_TX_BCF_CF22_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF22 */
#define IFX_CAN_N_TX_BCF_CF22_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF22 */
#define IFX_CAN_N_TX_BCF_CF22_OFF (22u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF23 */
#define IFX_CAN_N_TX_BCF_CF23_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF23 */
#define IFX_CAN_N_TX_BCF_CF23_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF23 */
#define IFX_CAN_N_TX_BCF_CF23_OFF (23u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF24 */
#define IFX_CAN_N_TX_BCF_CF24_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF24 */
#define IFX_CAN_N_TX_BCF_CF24_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF24 */
#define IFX_CAN_N_TX_BCF_CF24_OFF (24u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF25 */
#define IFX_CAN_N_TX_BCF_CF25_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF25 */
#define IFX_CAN_N_TX_BCF_CF25_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF25 */
#define IFX_CAN_N_TX_BCF_CF25_OFF (25u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF26 */
#define IFX_CAN_N_TX_BCF_CF26_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF26 */
#define IFX_CAN_N_TX_BCF_CF26_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF26 */
#define IFX_CAN_N_TX_BCF_CF26_OFF (26u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF27 */
#define IFX_CAN_N_TX_BCF_CF27_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF27 */
#define IFX_CAN_N_TX_BCF_CF27_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF27 */
#define IFX_CAN_N_TX_BCF_CF27_OFF (27u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF28 */
#define IFX_CAN_N_TX_BCF_CF28_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF28 */
#define IFX_CAN_N_TX_BCF_CF28_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF28 */
#define IFX_CAN_N_TX_BCF_CF28_OFF (28u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF29 */
#define IFX_CAN_N_TX_BCF_CF29_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF29 */
#define IFX_CAN_N_TX_BCF_CF29_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF29 */
#define IFX_CAN_N_TX_BCF_CF29_OFF (29u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF30 */
#define IFX_CAN_N_TX_BCF_CF30_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF30 */
#define IFX_CAN_N_TX_BCF_CF30_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF30 */
#define IFX_CAN_N_TX_BCF_CF30_OFF (30u)

/** \brief Length for Ifx_CAN_N_TX_BCF_Bits.CF31 */
#define IFX_CAN_N_TX_BCF_CF31_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCF_Bits.CF31 */
#define IFX_CAN_N_TX_BCF_CF31_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCF_Bits.CF31 */
#define IFX_CAN_N_TX_BCF_CF31_OFF (31u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE0 */
#define IFX_CAN_N_TX_BTIE_TIE0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE0 */
#define IFX_CAN_N_TX_BTIE_TIE0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE0 */
#define IFX_CAN_N_TX_BTIE_TIE0_OFF (0u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE1 */
#define IFX_CAN_N_TX_BTIE_TIE1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE1 */
#define IFX_CAN_N_TX_BTIE_TIE1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE1 */
#define IFX_CAN_N_TX_BTIE_TIE1_OFF (1u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE2 */
#define IFX_CAN_N_TX_BTIE_TIE2_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE2 */
#define IFX_CAN_N_TX_BTIE_TIE2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE2 */
#define IFX_CAN_N_TX_BTIE_TIE2_OFF (2u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE3 */
#define IFX_CAN_N_TX_BTIE_TIE3_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE3 */
#define IFX_CAN_N_TX_BTIE_TIE3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE3 */
#define IFX_CAN_N_TX_BTIE_TIE3_OFF (3u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE4 */
#define IFX_CAN_N_TX_BTIE_TIE4_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE4 */
#define IFX_CAN_N_TX_BTIE_TIE4_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE4 */
#define IFX_CAN_N_TX_BTIE_TIE4_OFF (4u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE5 */
#define IFX_CAN_N_TX_BTIE_TIE5_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE5 */
#define IFX_CAN_N_TX_BTIE_TIE5_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE5 */
#define IFX_CAN_N_TX_BTIE_TIE5_OFF (5u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE6 */
#define IFX_CAN_N_TX_BTIE_TIE6_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE6 */
#define IFX_CAN_N_TX_BTIE_TIE6_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE6 */
#define IFX_CAN_N_TX_BTIE_TIE6_OFF (6u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE7 */
#define IFX_CAN_N_TX_BTIE_TIE7_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE7 */
#define IFX_CAN_N_TX_BTIE_TIE7_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE7 */
#define IFX_CAN_N_TX_BTIE_TIE7_OFF (7u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE8 */
#define IFX_CAN_N_TX_BTIE_TIE8_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE8 */
#define IFX_CAN_N_TX_BTIE_TIE8_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE8 */
#define IFX_CAN_N_TX_BTIE_TIE8_OFF (8u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE9 */
#define IFX_CAN_N_TX_BTIE_TIE9_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE9 */
#define IFX_CAN_N_TX_BTIE_TIE9_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE9 */
#define IFX_CAN_N_TX_BTIE_TIE9_OFF (9u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE10 */
#define IFX_CAN_N_TX_BTIE_TIE10_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE10 */
#define IFX_CAN_N_TX_BTIE_TIE10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE10 */
#define IFX_CAN_N_TX_BTIE_TIE10_OFF (10u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE11 */
#define IFX_CAN_N_TX_BTIE_TIE11_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE11 */
#define IFX_CAN_N_TX_BTIE_TIE11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE11 */
#define IFX_CAN_N_TX_BTIE_TIE11_OFF (11u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE12 */
#define IFX_CAN_N_TX_BTIE_TIE12_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE12 */
#define IFX_CAN_N_TX_BTIE_TIE12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE12 */
#define IFX_CAN_N_TX_BTIE_TIE12_OFF (12u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE13 */
#define IFX_CAN_N_TX_BTIE_TIE13_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE13 */
#define IFX_CAN_N_TX_BTIE_TIE13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE13 */
#define IFX_CAN_N_TX_BTIE_TIE13_OFF (13u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE14 */
#define IFX_CAN_N_TX_BTIE_TIE14_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE14 */
#define IFX_CAN_N_TX_BTIE_TIE14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE14 */
#define IFX_CAN_N_TX_BTIE_TIE14_OFF (14u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE15 */
#define IFX_CAN_N_TX_BTIE_TIE15_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE15 */
#define IFX_CAN_N_TX_BTIE_TIE15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE15 */
#define IFX_CAN_N_TX_BTIE_TIE15_OFF (15u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE16 */
#define IFX_CAN_N_TX_BTIE_TIE16_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE16 */
#define IFX_CAN_N_TX_BTIE_TIE16_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE16 */
#define IFX_CAN_N_TX_BTIE_TIE16_OFF (16u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE17 */
#define IFX_CAN_N_TX_BTIE_TIE17_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE17 */
#define IFX_CAN_N_TX_BTIE_TIE17_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE17 */
#define IFX_CAN_N_TX_BTIE_TIE17_OFF (17u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE18 */
#define IFX_CAN_N_TX_BTIE_TIE18_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE18 */
#define IFX_CAN_N_TX_BTIE_TIE18_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE18 */
#define IFX_CAN_N_TX_BTIE_TIE18_OFF (18u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE19 */
#define IFX_CAN_N_TX_BTIE_TIE19_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE19 */
#define IFX_CAN_N_TX_BTIE_TIE19_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE19 */
#define IFX_CAN_N_TX_BTIE_TIE19_OFF (19u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE20 */
#define IFX_CAN_N_TX_BTIE_TIE20_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE20 */
#define IFX_CAN_N_TX_BTIE_TIE20_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE20 */
#define IFX_CAN_N_TX_BTIE_TIE20_OFF (20u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE21 */
#define IFX_CAN_N_TX_BTIE_TIE21_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE21 */
#define IFX_CAN_N_TX_BTIE_TIE21_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE21 */
#define IFX_CAN_N_TX_BTIE_TIE21_OFF (21u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE22 */
#define IFX_CAN_N_TX_BTIE_TIE22_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE22 */
#define IFX_CAN_N_TX_BTIE_TIE22_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE22 */
#define IFX_CAN_N_TX_BTIE_TIE22_OFF (22u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE23 */
#define IFX_CAN_N_TX_BTIE_TIE23_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE23 */
#define IFX_CAN_N_TX_BTIE_TIE23_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE23 */
#define IFX_CAN_N_TX_BTIE_TIE23_OFF (23u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE24 */
#define IFX_CAN_N_TX_BTIE_TIE24_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE24 */
#define IFX_CAN_N_TX_BTIE_TIE24_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE24 */
#define IFX_CAN_N_TX_BTIE_TIE24_OFF (24u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE25 */
#define IFX_CAN_N_TX_BTIE_TIE25_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE25 */
#define IFX_CAN_N_TX_BTIE_TIE25_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE25 */
#define IFX_CAN_N_TX_BTIE_TIE25_OFF (25u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE26 */
#define IFX_CAN_N_TX_BTIE_TIE26_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE26 */
#define IFX_CAN_N_TX_BTIE_TIE26_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE26 */
#define IFX_CAN_N_TX_BTIE_TIE26_OFF (26u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE27 */
#define IFX_CAN_N_TX_BTIE_TIE27_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE27 */
#define IFX_CAN_N_TX_BTIE_TIE27_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE27 */
#define IFX_CAN_N_TX_BTIE_TIE27_OFF (27u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE28 */
#define IFX_CAN_N_TX_BTIE_TIE28_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE28 */
#define IFX_CAN_N_TX_BTIE_TIE28_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE28 */
#define IFX_CAN_N_TX_BTIE_TIE28_OFF (28u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE29 */
#define IFX_CAN_N_TX_BTIE_TIE29_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE29 */
#define IFX_CAN_N_TX_BTIE_TIE29_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE29 */
#define IFX_CAN_N_TX_BTIE_TIE29_OFF (29u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE30 */
#define IFX_CAN_N_TX_BTIE_TIE30_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE30 */
#define IFX_CAN_N_TX_BTIE_TIE30_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE30 */
#define IFX_CAN_N_TX_BTIE_TIE30_OFF (30u)

/** \brief Length for Ifx_CAN_N_TX_BTIE_Bits.TIE31 */
#define IFX_CAN_N_TX_BTIE_TIE31_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BTIE_Bits.TIE31 */
#define IFX_CAN_N_TX_BTIE_TIE31_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BTIE_Bits.TIE31 */
#define IFX_CAN_N_TX_BTIE_TIE31_OFF (31u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE0 */
#define IFX_CAN_N_TX_BCIE_CFIE0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE0 */
#define IFX_CAN_N_TX_BCIE_CFIE0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE0 */
#define IFX_CAN_N_TX_BCIE_CFIE0_OFF (0u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE1 */
#define IFX_CAN_N_TX_BCIE_CFIE1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE1 */
#define IFX_CAN_N_TX_BCIE_CFIE1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE1 */
#define IFX_CAN_N_TX_BCIE_CFIE1_OFF (1u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE2 */
#define IFX_CAN_N_TX_BCIE_CFIE2_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE2 */
#define IFX_CAN_N_TX_BCIE_CFIE2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE2 */
#define IFX_CAN_N_TX_BCIE_CFIE2_OFF (2u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE3 */
#define IFX_CAN_N_TX_BCIE_CFIE3_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE3 */
#define IFX_CAN_N_TX_BCIE_CFIE3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE3 */
#define IFX_CAN_N_TX_BCIE_CFIE3_OFF (3u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE4 */
#define IFX_CAN_N_TX_BCIE_CFIE4_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE4 */
#define IFX_CAN_N_TX_BCIE_CFIE4_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE4 */
#define IFX_CAN_N_TX_BCIE_CFIE4_OFF (4u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE5 */
#define IFX_CAN_N_TX_BCIE_CFIE5_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE5 */
#define IFX_CAN_N_TX_BCIE_CFIE5_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE5 */
#define IFX_CAN_N_TX_BCIE_CFIE5_OFF (5u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE6 */
#define IFX_CAN_N_TX_BCIE_CFIE6_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE6 */
#define IFX_CAN_N_TX_BCIE_CFIE6_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE6 */
#define IFX_CAN_N_TX_BCIE_CFIE6_OFF (6u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE7 */
#define IFX_CAN_N_TX_BCIE_CFIE7_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE7 */
#define IFX_CAN_N_TX_BCIE_CFIE7_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE7 */
#define IFX_CAN_N_TX_BCIE_CFIE7_OFF (7u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE8 */
#define IFX_CAN_N_TX_BCIE_CFIE8_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE8 */
#define IFX_CAN_N_TX_BCIE_CFIE8_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE8 */
#define IFX_CAN_N_TX_BCIE_CFIE8_OFF (8u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE9 */
#define IFX_CAN_N_TX_BCIE_CFIE9_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE9 */
#define IFX_CAN_N_TX_BCIE_CFIE9_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE9 */
#define IFX_CAN_N_TX_BCIE_CFIE9_OFF (9u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE10 */
#define IFX_CAN_N_TX_BCIE_CFIE10_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE10 */
#define IFX_CAN_N_TX_BCIE_CFIE10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE10 */
#define IFX_CAN_N_TX_BCIE_CFIE10_OFF (10u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE11 */
#define IFX_CAN_N_TX_BCIE_CFIE11_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE11 */
#define IFX_CAN_N_TX_BCIE_CFIE11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE11 */
#define IFX_CAN_N_TX_BCIE_CFIE11_OFF (11u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE12 */
#define IFX_CAN_N_TX_BCIE_CFIE12_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE12 */
#define IFX_CAN_N_TX_BCIE_CFIE12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE12 */
#define IFX_CAN_N_TX_BCIE_CFIE12_OFF (12u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE13 */
#define IFX_CAN_N_TX_BCIE_CFIE13_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE13 */
#define IFX_CAN_N_TX_BCIE_CFIE13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE13 */
#define IFX_CAN_N_TX_BCIE_CFIE13_OFF (13u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE14 */
#define IFX_CAN_N_TX_BCIE_CFIE14_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE14 */
#define IFX_CAN_N_TX_BCIE_CFIE14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE14 */
#define IFX_CAN_N_TX_BCIE_CFIE14_OFF (14u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE15 */
#define IFX_CAN_N_TX_BCIE_CFIE15_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE15 */
#define IFX_CAN_N_TX_BCIE_CFIE15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE15 */
#define IFX_CAN_N_TX_BCIE_CFIE15_OFF (15u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE16 */
#define IFX_CAN_N_TX_BCIE_CFIE16_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE16 */
#define IFX_CAN_N_TX_BCIE_CFIE16_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE16 */
#define IFX_CAN_N_TX_BCIE_CFIE16_OFF (16u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE17 */
#define IFX_CAN_N_TX_BCIE_CFIE17_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE17 */
#define IFX_CAN_N_TX_BCIE_CFIE17_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE17 */
#define IFX_CAN_N_TX_BCIE_CFIE17_OFF (17u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE18 */
#define IFX_CAN_N_TX_BCIE_CFIE18_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE18 */
#define IFX_CAN_N_TX_BCIE_CFIE18_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE18 */
#define IFX_CAN_N_TX_BCIE_CFIE18_OFF (18u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE19 */
#define IFX_CAN_N_TX_BCIE_CFIE19_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE19 */
#define IFX_CAN_N_TX_BCIE_CFIE19_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE19 */
#define IFX_CAN_N_TX_BCIE_CFIE19_OFF (19u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE20 */
#define IFX_CAN_N_TX_BCIE_CFIE20_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE20 */
#define IFX_CAN_N_TX_BCIE_CFIE20_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE20 */
#define IFX_CAN_N_TX_BCIE_CFIE20_OFF (20u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE21 */
#define IFX_CAN_N_TX_BCIE_CFIE21_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE21 */
#define IFX_CAN_N_TX_BCIE_CFIE21_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE21 */
#define IFX_CAN_N_TX_BCIE_CFIE21_OFF (21u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE22 */
#define IFX_CAN_N_TX_BCIE_CFIE22_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE22 */
#define IFX_CAN_N_TX_BCIE_CFIE22_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE22 */
#define IFX_CAN_N_TX_BCIE_CFIE22_OFF (22u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE23 */
#define IFX_CAN_N_TX_BCIE_CFIE23_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE23 */
#define IFX_CAN_N_TX_BCIE_CFIE23_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE23 */
#define IFX_CAN_N_TX_BCIE_CFIE23_OFF (23u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE24 */
#define IFX_CAN_N_TX_BCIE_CFIE24_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE24 */
#define IFX_CAN_N_TX_BCIE_CFIE24_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE24 */
#define IFX_CAN_N_TX_BCIE_CFIE24_OFF (24u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE25 */
#define IFX_CAN_N_TX_BCIE_CFIE25_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE25 */
#define IFX_CAN_N_TX_BCIE_CFIE25_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE25 */
#define IFX_CAN_N_TX_BCIE_CFIE25_OFF (25u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE26 */
#define IFX_CAN_N_TX_BCIE_CFIE26_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE26 */
#define IFX_CAN_N_TX_BCIE_CFIE26_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE26 */
#define IFX_CAN_N_TX_BCIE_CFIE26_OFF (26u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE27 */
#define IFX_CAN_N_TX_BCIE_CFIE27_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE27 */
#define IFX_CAN_N_TX_BCIE_CFIE27_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE27 */
#define IFX_CAN_N_TX_BCIE_CFIE27_OFF (27u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE28 */
#define IFX_CAN_N_TX_BCIE_CFIE28_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE28 */
#define IFX_CAN_N_TX_BCIE_CFIE28_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE28 */
#define IFX_CAN_N_TX_BCIE_CFIE28_OFF (28u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE29 */
#define IFX_CAN_N_TX_BCIE_CFIE29_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE29 */
#define IFX_CAN_N_TX_BCIE_CFIE29_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE29 */
#define IFX_CAN_N_TX_BCIE_CFIE29_OFF (29u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE30 */
#define IFX_CAN_N_TX_BCIE_CFIE30_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE30 */
#define IFX_CAN_N_TX_BCIE_CFIE30_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE30 */
#define IFX_CAN_N_TX_BCIE_CFIE30_OFF (30u)

/** \brief Length for Ifx_CAN_N_TX_BCIE_Bits.CFIE31 */
#define IFX_CAN_N_TX_BCIE_CFIE31_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_BCIE_Bits.CFIE31 */
#define IFX_CAN_N_TX_BCIE_CFIE31_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_BCIE_Bits.CFIE31 */
#define IFX_CAN_N_TX_BCIE_CFIE31_OFF (31u)

/** \brief Length for Ifx_CAN_N_TX_EFC_Bits.EFSA */
#define IFX_CAN_N_TX_EFC_EFSA_LEN (14u)

/** \brief Mask for Ifx_CAN_N_TX_EFC_Bits.EFSA */
#define IFX_CAN_N_TX_EFC_EFSA_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_N_TX_EFC_Bits.EFSA */
#define IFX_CAN_N_TX_EFC_EFSA_OFF (2u)

/** \brief Length for Ifx_CAN_N_TX_EFC_Bits.EFS */
#define IFX_CAN_N_TX_EFC_EFS_LEN (6u)

/** \brief Mask for Ifx_CAN_N_TX_EFC_Bits.EFS */
#define IFX_CAN_N_TX_EFC_EFS_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_TX_EFC_Bits.EFS */
#define IFX_CAN_N_TX_EFC_EFS_OFF (16u)

/** \brief Length for Ifx_CAN_N_TX_EFC_Bits.EFWM */
#define IFX_CAN_N_TX_EFC_EFWM_LEN (6u)

/** \brief Mask for Ifx_CAN_N_TX_EFC_Bits.EFWM */
#define IFX_CAN_N_TX_EFC_EFWM_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_TX_EFC_Bits.EFWM */
#define IFX_CAN_N_TX_EFC_EFWM_OFF (24u)

/** \brief Length for Ifx_CAN_N_TX_EFS_Bits.EFFL */
#define IFX_CAN_N_TX_EFS_EFFL_LEN (6u)

/** \brief Mask for Ifx_CAN_N_TX_EFS_Bits.EFFL */
#define IFX_CAN_N_TX_EFS_EFFL_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_N_TX_EFS_Bits.EFFL */
#define IFX_CAN_N_TX_EFS_EFFL_OFF (0u)

/** \brief Length for Ifx_CAN_N_TX_EFS_Bits.EFGI */
#define IFX_CAN_N_TX_EFS_EFGI_LEN (5u)

/** \brief Mask for Ifx_CAN_N_TX_EFS_Bits.EFGI */
#define IFX_CAN_N_TX_EFS_EFGI_MSK (0x1fu)

/** \brief Offset for Ifx_CAN_N_TX_EFS_Bits.EFGI */
#define IFX_CAN_N_TX_EFS_EFGI_OFF (8u)

/** \brief Length for Ifx_CAN_N_TX_EFS_Bits.EFPI */
#define IFX_CAN_N_TX_EFS_EFPI_LEN (5u)

/** \brief Mask for Ifx_CAN_N_TX_EFS_Bits.EFPI */
#define IFX_CAN_N_TX_EFS_EFPI_MSK (0x1fu)

/** \brief Offset for Ifx_CAN_N_TX_EFS_Bits.EFPI */
#define IFX_CAN_N_TX_EFS_EFPI_OFF (16u)

/** \brief Length for Ifx_CAN_N_TX_EFS_Bits.EFF */
#define IFX_CAN_N_TX_EFS_EFF_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_EFS_Bits.EFF */
#define IFX_CAN_N_TX_EFS_EFF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_EFS_Bits.EFF */
#define IFX_CAN_N_TX_EFS_EFF_OFF (24u)

/** \brief Length for Ifx_CAN_N_TX_EFS_Bits.TEFL */
#define IFX_CAN_N_TX_EFS_TEFL_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TX_EFS_Bits.TEFL */
#define IFX_CAN_N_TX_EFS_TEFL_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TX_EFS_Bits.TEFL */
#define IFX_CAN_N_TX_EFS_TEFL_OFF (25u)

/** \brief Length for Ifx_CAN_N_TX_EFA_Bits.EFAI */
#define IFX_CAN_N_TX_EFA_EFAI_LEN (5u)

/** \brief Mask for Ifx_CAN_N_TX_EFA_Bits.EFAI */
#define IFX_CAN_N_TX_EFA_EFAI_MSK (0x1fu)

/** \brief Offset for Ifx_CAN_N_TX_EFA_Bits.EFAI */
#define IFX_CAN_N_TX_EFA_EFAI_OFF (0u)

/** \brief Length for Ifx_CAN_N_TSU_CREL_Bits.DAY */
#define IFX_CAN_N_TSU_CREL_DAY_LEN (8u)

/** \brief Mask for Ifx_CAN_N_TSU_CREL_Bits.DAY */
#define IFX_CAN_N_TSU_CREL_DAY_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_TSU_CREL_Bits.DAY */
#define IFX_CAN_N_TSU_CREL_DAY_OFF (0u)

/** \brief Length for Ifx_CAN_N_TSU_CREL_Bits.MON */
#define IFX_CAN_N_TSU_CREL_MON_LEN (8u)

/** \brief Mask for Ifx_CAN_N_TSU_CREL_Bits.MON */
#define IFX_CAN_N_TSU_CREL_MON_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_TSU_CREL_Bits.MON */
#define IFX_CAN_N_TSU_CREL_MON_OFF (8u)

/** \brief Length for Ifx_CAN_N_TSU_CREL_Bits.YEAR */
#define IFX_CAN_N_TSU_CREL_YEAR_LEN (4u)

/** \brief Mask for Ifx_CAN_N_TSU_CREL_Bits.YEAR */
#define IFX_CAN_N_TSU_CREL_YEAR_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_TSU_CREL_Bits.YEAR */
#define IFX_CAN_N_TSU_CREL_YEAR_OFF (16u)

/** \brief Length for Ifx_CAN_N_TSU_CREL_Bits.SUBSTEP */
#define IFX_CAN_N_TSU_CREL_SUBSTEP_LEN (4u)

/** \brief Mask for Ifx_CAN_N_TSU_CREL_Bits.SUBSTEP */
#define IFX_CAN_N_TSU_CREL_SUBSTEP_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_TSU_CREL_Bits.SUBSTEP */
#define IFX_CAN_N_TSU_CREL_SUBSTEP_OFF (20u)

/** \brief Length for Ifx_CAN_N_TSU_CREL_Bits.STEP */
#define IFX_CAN_N_TSU_CREL_STEP_LEN (4u)

/** \brief Mask for Ifx_CAN_N_TSU_CREL_Bits.STEP */
#define IFX_CAN_N_TSU_CREL_STEP_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_TSU_CREL_Bits.STEP */
#define IFX_CAN_N_TSU_CREL_STEP_OFF (24u)

/** \brief Length for Ifx_CAN_N_TSU_CREL_Bits.REL */
#define IFX_CAN_N_TSU_CREL_REL_LEN (4u)

/** \brief Mask for Ifx_CAN_N_TSU_CREL_Bits.REL */
#define IFX_CAN_N_TSU_CREL_REL_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_TSU_CREL_Bits.REL */
#define IFX_CAN_N_TSU_CREL_REL_OFF (28u)

/** \brief Length for Ifx_CAN_N_TSU_TSCFG_Bits.TSUE */
#define IFX_CAN_N_TSU_TSCFG_TSUE_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSCFG_Bits.TSUE */
#define IFX_CAN_N_TSU_TSCFG_TSUE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSCFG_Bits.TSUE */
#define IFX_CAN_N_TSU_TSCFG_TSUE_OFF (0u)

/** \brief Length for Ifx_CAN_N_TSU_TSCFG_Bits.TBCS */
#define IFX_CAN_N_TSU_TSCFG_TBCS_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSCFG_Bits.TBCS */
#define IFX_CAN_N_TSU_TSCFG_TBCS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSCFG_Bits.TBCS */
#define IFX_CAN_N_TSU_TSCFG_TBCS_OFF (1u)

/** \brief Length for Ifx_CAN_N_TSU_TSCFG_Bits.SCP */
#define IFX_CAN_N_TSU_TSCFG_SCP_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSCFG_Bits.SCP */
#define IFX_CAN_N_TSU_TSCFG_SCP_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSCFG_Bits.SCP */
#define IFX_CAN_N_TSU_TSCFG_SCP_OFF (2u)

/** \brief Length for Ifx_CAN_N_TSU_TSCFG_Bits.TBPRE */
#define IFX_CAN_N_TSU_TSCFG_TBPRE_LEN (8u)

/** \brief Mask for Ifx_CAN_N_TSU_TSCFG_Bits.TBPRE */
#define IFX_CAN_N_TSU_TSCFG_TBPRE_MSK (0xffu)

/** \brief Offset for Ifx_CAN_N_TSU_TSCFG_Bits.TBPRE */
#define IFX_CAN_N_TSU_TSCFG_TBPRE_OFF (8u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN0 */
#define IFX_CAN_N_TSU_TSS1_TSN0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN0 */
#define IFX_CAN_N_TSU_TSS1_TSN0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN0 */
#define IFX_CAN_N_TSU_TSS1_TSN0_OFF (0u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN1 */
#define IFX_CAN_N_TSU_TSS1_TSN1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN1 */
#define IFX_CAN_N_TSU_TSS1_TSN1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN1 */
#define IFX_CAN_N_TSU_TSS1_TSN1_OFF (1u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN2 */
#define IFX_CAN_N_TSU_TSS1_TSN2_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN2 */
#define IFX_CAN_N_TSU_TSS1_TSN2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN2 */
#define IFX_CAN_N_TSU_TSS1_TSN2_OFF (2u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN3 */
#define IFX_CAN_N_TSU_TSS1_TSN3_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN3 */
#define IFX_CAN_N_TSU_TSS1_TSN3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN3 */
#define IFX_CAN_N_TSU_TSS1_TSN3_OFF (3u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN4 */
#define IFX_CAN_N_TSU_TSS1_TSN4_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN4 */
#define IFX_CAN_N_TSU_TSS1_TSN4_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN4 */
#define IFX_CAN_N_TSU_TSS1_TSN4_OFF (4u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN5 */
#define IFX_CAN_N_TSU_TSS1_TSN5_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN5 */
#define IFX_CAN_N_TSU_TSS1_TSN5_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN5 */
#define IFX_CAN_N_TSU_TSS1_TSN5_OFF (5u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN6 */
#define IFX_CAN_N_TSU_TSS1_TSN6_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN6 */
#define IFX_CAN_N_TSU_TSS1_TSN6_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN6 */
#define IFX_CAN_N_TSU_TSS1_TSN6_OFF (6u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN7 */
#define IFX_CAN_N_TSU_TSS1_TSN7_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN7 */
#define IFX_CAN_N_TSU_TSS1_TSN7_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN7 */
#define IFX_CAN_N_TSU_TSS1_TSN7_OFF (7u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN8 */
#define IFX_CAN_N_TSU_TSS1_TSN8_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN8 */
#define IFX_CAN_N_TSU_TSS1_TSN8_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN8 */
#define IFX_CAN_N_TSU_TSS1_TSN8_OFF (8u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN9 */
#define IFX_CAN_N_TSU_TSS1_TSN9_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN9 */
#define IFX_CAN_N_TSU_TSS1_TSN9_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN9 */
#define IFX_CAN_N_TSU_TSS1_TSN9_OFF (9u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN10 */
#define IFX_CAN_N_TSU_TSS1_TSN10_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN10 */
#define IFX_CAN_N_TSU_TSS1_TSN10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN10 */
#define IFX_CAN_N_TSU_TSS1_TSN10_OFF (10u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN11 */
#define IFX_CAN_N_TSU_TSS1_TSN11_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN11 */
#define IFX_CAN_N_TSU_TSS1_TSN11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN11 */
#define IFX_CAN_N_TSU_TSS1_TSN11_OFF (11u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN12 */
#define IFX_CAN_N_TSU_TSS1_TSN12_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN12 */
#define IFX_CAN_N_TSU_TSS1_TSN12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN12 */
#define IFX_CAN_N_TSU_TSS1_TSN12_OFF (12u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN13 */
#define IFX_CAN_N_TSU_TSS1_TSN13_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN13 */
#define IFX_CAN_N_TSU_TSS1_TSN13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN13 */
#define IFX_CAN_N_TSU_TSS1_TSN13_OFF (13u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN14 */
#define IFX_CAN_N_TSU_TSS1_TSN14_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN14 */
#define IFX_CAN_N_TSU_TSS1_TSN14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN14 */
#define IFX_CAN_N_TSU_TSS1_TSN14_OFF (14u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSN15 */
#define IFX_CAN_N_TSU_TSS1_TSN15_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSN15 */
#define IFX_CAN_N_TSU_TSS1_TSN15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSN15 */
#define IFX_CAN_N_TSU_TSS1_TSN15_OFF (15u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL0 */
#define IFX_CAN_N_TSU_TSS1_TSL0_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL0 */
#define IFX_CAN_N_TSU_TSS1_TSL0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL0 */
#define IFX_CAN_N_TSU_TSS1_TSL0_OFF (16u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL1 */
#define IFX_CAN_N_TSU_TSS1_TSL1_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL1 */
#define IFX_CAN_N_TSU_TSS1_TSL1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL1 */
#define IFX_CAN_N_TSU_TSS1_TSL1_OFF (17u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL2 */
#define IFX_CAN_N_TSU_TSS1_TSL2_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL2 */
#define IFX_CAN_N_TSU_TSS1_TSL2_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL2 */
#define IFX_CAN_N_TSU_TSS1_TSL2_OFF (18u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL3 */
#define IFX_CAN_N_TSU_TSS1_TSL3_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL3 */
#define IFX_CAN_N_TSU_TSS1_TSL3_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL3 */
#define IFX_CAN_N_TSU_TSS1_TSL3_OFF (19u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL4 */
#define IFX_CAN_N_TSU_TSS1_TSL4_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL4 */
#define IFX_CAN_N_TSU_TSS1_TSL4_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL4 */
#define IFX_CAN_N_TSU_TSS1_TSL4_OFF (20u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL5 */
#define IFX_CAN_N_TSU_TSS1_TSL5_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL5 */
#define IFX_CAN_N_TSU_TSS1_TSL5_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL5 */
#define IFX_CAN_N_TSU_TSS1_TSL5_OFF (21u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL6 */
#define IFX_CAN_N_TSU_TSS1_TSL6_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL6 */
#define IFX_CAN_N_TSU_TSS1_TSL6_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL6 */
#define IFX_CAN_N_TSU_TSS1_TSL6_OFF (22u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL7 */
#define IFX_CAN_N_TSU_TSS1_TSL7_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL7 */
#define IFX_CAN_N_TSU_TSS1_TSL7_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL7 */
#define IFX_CAN_N_TSU_TSS1_TSL7_OFF (23u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL8 */
#define IFX_CAN_N_TSU_TSS1_TSL8_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL8 */
#define IFX_CAN_N_TSU_TSS1_TSL8_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL8 */
#define IFX_CAN_N_TSU_TSS1_TSL8_OFF (24u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL9 */
#define IFX_CAN_N_TSU_TSS1_TSL9_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL9 */
#define IFX_CAN_N_TSU_TSS1_TSL9_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL9 */
#define IFX_CAN_N_TSU_TSS1_TSL9_OFF (25u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL10 */
#define IFX_CAN_N_TSU_TSS1_TSL10_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL10 */
#define IFX_CAN_N_TSU_TSS1_TSL10_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL10 */
#define IFX_CAN_N_TSU_TSS1_TSL10_OFF (26u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL11 */
#define IFX_CAN_N_TSU_TSS1_TSL11_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL11 */
#define IFX_CAN_N_TSU_TSS1_TSL11_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL11 */
#define IFX_CAN_N_TSU_TSS1_TSL11_OFF (27u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL12 */
#define IFX_CAN_N_TSU_TSS1_TSL12_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL12 */
#define IFX_CAN_N_TSU_TSS1_TSL12_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL12 */
#define IFX_CAN_N_TSU_TSS1_TSL12_OFF (28u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL13 */
#define IFX_CAN_N_TSU_TSS1_TSL13_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL13 */
#define IFX_CAN_N_TSU_TSS1_TSL13_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL13 */
#define IFX_CAN_N_TSU_TSS1_TSL13_OFF (29u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL14 */
#define IFX_CAN_N_TSU_TSS1_TSL14_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL14 */
#define IFX_CAN_N_TSU_TSS1_TSL14_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL14 */
#define IFX_CAN_N_TSU_TSS1_TSL14_OFF (30u)

/** \brief Length for Ifx_CAN_N_TSU_TSS1_Bits.TSL15 */
#define IFX_CAN_N_TSU_TSS1_TSL15_LEN (1u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS1_Bits.TSL15 */
#define IFX_CAN_N_TSU_TSS1_TSL15_MSK (0x1u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS1_Bits.TSL15 */
#define IFX_CAN_N_TSU_TSS1_TSL15_OFF (31u)

/** \brief Length for Ifx_CAN_N_TSU_TSS2_Bits.TSP */
#define IFX_CAN_N_TSU_TSS2_TSP_LEN (4u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS2_Bits.TSP */
#define IFX_CAN_N_TSU_TSS2_TSP_MSK (0xfu)

/** \brief Offset for Ifx_CAN_N_TSU_TSS2_Bits.TSP */
#define IFX_CAN_N_TSU_TSS2_TSP_OFF (0u)

/** \brief Length for Ifx_CAN_N_TSU_TSS2_Bits.NTSG */
#define IFX_CAN_N_TSU_TSS2_NTSG_LEN (2u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS2_Bits.NTSG */
#define IFX_CAN_N_TSU_TSS2_NTSG_MSK (0x3u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS2_Bits.NTSG */
#define IFX_CAN_N_TSU_TSS2_NTSG_OFF (12u)

/** \brief Length for Ifx_CAN_N_TSU_TSS2_Bits.ITBG */
#define IFX_CAN_N_TSU_TSS2_ITBG_LEN (2u)

/** \brief Mask for Ifx_CAN_N_TSU_TSS2_Bits.ITBG */
#define IFX_CAN_N_TSU_TSS2_ITBG_MSK (0x3u)

/** \brief Offset for Ifx_CAN_N_TSU_TSS2_Bits.ITBG */
#define IFX_CAN_N_TSU_TSS2_ITBG_OFF (14u)

/** \brief Length for Ifx_CAN_N_TSU_TS_Bits.TS */
#define IFX_CAN_N_TSU_TS_TS_LEN (32u)

/** \brief Mask for Ifx_CAN_N_TSU_TS_Bits.TS */
#define IFX_CAN_N_TSU_TS_TS_MSK (0xffffffffu)

/** \brief Offset for Ifx_CAN_N_TSU_TS_Bits.TS */
#define IFX_CAN_N_TSU_TS_TS_OFF (0u)

/** \brief Length for Ifx_CAN_N_TSU_ATB_Bits.TB */
#define IFX_CAN_N_TSU_ATB_TB_LEN (32u)

/** \brief Mask for Ifx_CAN_N_TSU_ATB_Bits.TB */
#define IFX_CAN_N_TSU_ATB_TB_MSK (0xffffffffu)

/** \brief Offset for Ifx_CAN_N_TSU_ATB_Bits.TB */
#define IFX_CAN_N_TSU_ATB_TB_OFF (0u)

/** \brief Length for Ifx_CAN_STDMSG_S0_Bits.SFID2 */
#define IFX_CAN_STDMSG_S0_SFID2_LEN (11u)

/** \brief Mask for Ifx_CAN_STDMSG_S0_Bits.SFID2 */
#define IFX_CAN_STDMSG_S0_SFID2_MSK (0x7ffu)

/** \brief Offset for Ifx_CAN_STDMSG_S0_Bits.SFID2 */
#define IFX_CAN_STDMSG_S0_SFID2_OFF (0u)

/** \brief Length for Ifx_CAN_STDMSG_S0_Bits.SSYNC */
#define IFX_CAN_STDMSG_S0_SSYNC_LEN (1u)

/** \brief Mask for Ifx_CAN_STDMSG_S0_Bits.SSYNC */
#define IFX_CAN_STDMSG_S0_SSYNC_MSK (0x1u)

/** \brief Offset for Ifx_CAN_STDMSG_S0_Bits.SSYNC */
#define IFX_CAN_STDMSG_S0_SSYNC_OFF (15u)

/** \brief Length for Ifx_CAN_STDMSG_S0_Bits.SFID1 */
#define IFX_CAN_STDMSG_S0_SFID1_LEN (11u)

/** \brief Mask for Ifx_CAN_STDMSG_S0_Bits.SFID1 */
#define IFX_CAN_STDMSG_S0_SFID1_MSK (0x7ffu)

/** \brief Offset for Ifx_CAN_STDMSG_S0_Bits.SFID1 */
#define IFX_CAN_STDMSG_S0_SFID1_OFF (16u)

/** \brief Length for Ifx_CAN_STDMSG_S0_Bits.SFEC */
#define IFX_CAN_STDMSG_S0_SFEC_LEN (3u)

/** \brief Mask for Ifx_CAN_STDMSG_S0_Bits.SFEC */
#define IFX_CAN_STDMSG_S0_SFEC_MSK (0x7u)

/** \brief Offset for Ifx_CAN_STDMSG_S0_Bits.SFEC */
#define IFX_CAN_STDMSG_S0_SFEC_OFF (27u)

/** \brief Length for Ifx_CAN_STDMSG_S0_Bits.SFT */
#define IFX_CAN_STDMSG_S0_SFT_LEN (2u)

/** \brief Mask for Ifx_CAN_STDMSG_S0_Bits.SFT */
#define IFX_CAN_STDMSG_S0_SFT_MSK (0x3u)

/** \brief Offset for Ifx_CAN_STDMSG_S0_Bits.SFT */
#define IFX_CAN_STDMSG_S0_SFT_OFF (30u)

/** \brief Length for Ifx_CAN_EXTMSG_F0_Bits.EFID1 */
#define IFX_CAN_EXTMSG_F0_EFID1_LEN (29u)

/** \brief Mask for Ifx_CAN_EXTMSG_F0_Bits.EFID1 */
#define IFX_CAN_EXTMSG_F0_EFID1_MSK (0x1fffffffu)

/** \brief Offset for Ifx_CAN_EXTMSG_F0_Bits.EFID1 */
#define IFX_CAN_EXTMSG_F0_EFID1_OFF (0u)

/** \brief Length for Ifx_CAN_EXTMSG_F0_Bits.EFEC */
#define IFX_CAN_EXTMSG_F0_EFEC_LEN (3u)

/** \brief Mask for Ifx_CAN_EXTMSG_F0_Bits.EFEC */
#define IFX_CAN_EXTMSG_F0_EFEC_MSK (0x7u)

/** \brief Offset for Ifx_CAN_EXTMSG_F0_Bits.EFEC */
#define IFX_CAN_EXTMSG_F0_EFEC_OFF (29u)

/** \brief Length for Ifx_CAN_EXTMSG_F1_Bits.EFID2 */
#define IFX_CAN_EXTMSG_F1_EFID2_LEN (29u)

/** \brief Mask for Ifx_CAN_EXTMSG_F1_Bits.EFID2 */
#define IFX_CAN_EXTMSG_F1_EFID2_MSK (0x1fffffffu)

/** \brief Offset for Ifx_CAN_EXTMSG_F1_Bits.EFID2 */
#define IFX_CAN_EXTMSG_F1_EFID2_OFF (0u)

/** \brief Length for Ifx_CAN_EXTMSG_F1_Bits.ESYNC */
#define IFX_CAN_EXTMSG_F1_ESYNC_LEN (1u)

/** \brief Mask for Ifx_CAN_EXTMSG_F1_Bits.ESYNC */
#define IFX_CAN_EXTMSG_F1_ESYNC_MSK (0x1u)

/** \brief Offset for Ifx_CAN_EXTMSG_F1_Bits.ESYNC */
#define IFX_CAN_EXTMSG_F1_ESYNC_OFF (29u)

/** \brief Length for Ifx_CAN_EXTMSG_F1_Bits.EFT */
#define IFX_CAN_EXTMSG_F1_EFT_LEN (2u)

/** \brief Mask for Ifx_CAN_EXTMSG_F1_Bits.EFT */
#define IFX_CAN_EXTMSG_F1_EFT_MSK (0x3u)

/** \brief Offset for Ifx_CAN_EXTMSG_F1_Bits.EFT */
#define IFX_CAN_EXTMSG_F1_EFT_OFF (30u)

/** \brief Length for Ifx_CAN_RXMSG_R0_Bits.ID */
#define IFX_CAN_RXMSG_R0_ID_LEN (29u)

/** \brief Mask for Ifx_CAN_RXMSG_R0_Bits.ID */
#define IFX_CAN_RXMSG_R0_ID_MSK (0x1fffffffu)

/** \brief Offset for Ifx_CAN_RXMSG_R0_Bits.ID */
#define IFX_CAN_RXMSG_R0_ID_OFF (0u)

/** \brief Length for Ifx_CAN_RXMSG_R0_Bits.RTR */
#define IFX_CAN_RXMSG_R0_RTR_LEN (1u)

/** \brief Mask for Ifx_CAN_RXMSG_R0_Bits.RTR */
#define IFX_CAN_RXMSG_R0_RTR_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RXMSG_R0_Bits.RTR */
#define IFX_CAN_RXMSG_R0_RTR_OFF (29u)

/** \brief Length for Ifx_CAN_RXMSG_R0_Bits.XTD */
#define IFX_CAN_RXMSG_R0_XTD_LEN (1u)

/** \brief Mask for Ifx_CAN_RXMSG_R0_Bits.XTD */
#define IFX_CAN_RXMSG_R0_XTD_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RXMSG_R0_Bits.XTD */
#define IFX_CAN_RXMSG_R0_XTD_OFF (30u)

/** \brief Length for Ifx_CAN_RXMSG_R0_Bits.ESI */
#define IFX_CAN_RXMSG_R0_ESI_LEN (1u)

/** \brief Mask for Ifx_CAN_RXMSG_R0_Bits.ESI */
#define IFX_CAN_RXMSG_R0_ESI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RXMSG_R0_Bits.ESI */
#define IFX_CAN_RXMSG_R0_ESI_OFF (31u)

/** \brief Length for Ifx_CAN_RXMSG_R1A_Bits.RXTS */
#define IFX_CAN_RXMSG_R1A_RXTS_LEN (16u)

/** \brief Mask for Ifx_CAN_RXMSG_R1A_Bits.RXTS */
#define IFX_CAN_RXMSG_R1A_RXTS_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_RXMSG_R1A_Bits.RXTS */
#define IFX_CAN_RXMSG_R1A_RXTS_OFF (0u)

/** \brief Length for Ifx_CAN_RXMSG_R1A_Bits.DLC */
#define IFX_CAN_RXMSG_R1A_DLC_LEN (4u)

/** \brief Mask for Ifx_CAN_RXMSG_R1A_Bits.DLC */
#define IFX_CAN_RXMSG_R1A_DLC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_RXMSG_R1A_Bits.DLC */
#define IFX_CAN_RXMSG_R1A_DLC_OFF (16u)

/** \brief Length for Ifx_CAN_RXMSG_R1A_Bits.BRS */
#define IFX_CAN_RXMSG_R1A_BRS_LEN (1u)

/** \brief Mask for Ifx_CAN_RXMSG_R1A_Bits.BRS */
#define IFX_CAN_RXMSG_R1A_BRS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RXMSG_R1A_Bits.BRS */
#define IFX_CAN_RXMSG_R1A_BRS_OFF (20u)

/** \brief Length for Ifx_CAN_RXMSG_R1A_Bits.FDF */
#define IFX_CAN_RXMSG_R1A_FDF_LEN (1u)

/** \brief Mask for Ifx_CAN_RXMSG_R1A_Bits.FDF */
#define IFX_CAN_RXMSG_R1A_FDF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RXMSG_R1A_Bits.FDF */
#define IFX_CAN_RXMSG_R1A_FDF_OFF (21u)

/** \brief Length for Ifx_CAN_RXMSG_R1A_Bits.FIDX */
#define IFX_CAN_RXMSG_R1A_FIDX_LEN (7u)

/** \brief Mask for Ifx_CAN_RXMSG_R1A_Bits.FIDX */
#define IFX_CAN_RXMSG_R1A_FIDX_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_RXMSG_R1A_Bits.FIDX */
#define IFX_CAN_RXMSG_R1A_FIDX_OFF (24u)

/** \brief Length for Ifx_CAN_RXMSG_R1A_Bits.ANMF */
#define IFX_CAN_RXMSG_R1A_ANMF_LEN (1u)

/** \brief Mask for Ifx_CAN_RXMSG_R1A_Bits.ANMF */
#define IFX_CAN_RXMSG_R1A_ANMF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RXMSG_R1A_Bits.ANMF */
#define IFX_CAN_RXMSG_R1A_ANMF_OFF (31u)

/** \brief Length for Ifx_CAN_RXMSG_R1B_Bits.RXTSP */
#define IFX_CAN_RXMSG_R1B_RXTSP_LEN (4u)

/** \brief Mask for Ifx_CAN_RXMSG_R1B_Bits.RXTSP */
#define IFX_CAN_RXMSG_R1B_RXTSP_MSK (0xfu)

/** \brief Offset for Ifx_CAN_RXMSG_R1B_Bits.RXTSP */
#define IFX_CAN_RXMSG_R1B_RXTSP_OFF (0u)

/** \brief Length for Ifx_CAN_RXMSG_R1B_Bits.TSC */
#define IFX_CAN_RXMSG_R1B_TSC_LEN (1u)

/** \brief Mask for Ifx_CAN_RXMSG_R1B_Bits.TSC */
#define IFX_CAN_RXMSG_R1B_TSC_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RXMSG_R1B_Bits.TSC */
#define IFX_CAN_RXMSG_R1B_TSC_OFF (4u)

/** \brief Length for Ifx_CAN_RXMSG_R1B_Bits.DLC */
#define IFX_CAN_RXMSG_R1B_DLC_LEN (4u)

/** \brief Mask for Ifx_CAN_RXMSG_R1B_Bits.DLC */
#define IFX_CAN_RXMSG_R1B_DLC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_RXMSG_R1B_Bits.DLC */
#define IFX_CAN_RXMSG_R1B_DLC_OFF (16u)

/** \brief Length for Ifx_CAN_RXMSG_R1B_Bits.BRS */
#define IFX_CAN_RXMSG_R1B_BRS_LEN (1u)

/** \brief Mask for Ifx_CAN_RXMSG_R1B_Bits.BRS */
#define IFX_CAN_RXMSG_R1B_BRS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RXMSG_R1B_Bits.BRS */
#define IFX_CAN_RXMSG_R1B_BRS_OFF (20u)

/** \brief Length for Ifx_CAN_RXMSG_R1B_Bits.FDF */
#define IFX_CAN_RXMSG_R1B_FDF_LEN (1u)

/** \brief Mask for Ifx_CAN_RXMSG_R1B_Bits.FDF */
#define IFX_CAN_RXMSG_R1B_FDF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RXMSG_R1B_Bits.FDF */
#define IFX_CAN_RXMSG_R1B_FDF_OFF (21u)

/** \brief Length for Ifx_CAN_RXMSG_R1B_Bits.FIDX */
#define IFX_CAN_RXMSG_R1B_FIDX_LEN (7u)

/** \brief Mask for Ifx_CAN_RXMSG_R1B_Bits.FIDX */
#define IFX_CAN_RXMSG_R1B_FIDX_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_RXMSG_R1B_Bits.FIDX */
#define IFX_CAN_RXMSG_R1B_FIDX_OFF (24u)

/** \brief Length for Ifx_CAN_RXMSG_R1B_Bits.ANMF */
#define IFX_CAN_RXMSG_R1B_ANMF_LEN (1u)

/** \brief Mask for Ifx_CAN_RXMSG_R1B_Bits.ANMF */
#define IFX_CAN_RXMSG_R1B_ANMF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RXMSG_R1B_Bits.ANMF */
#define IFX_CAN_RXMSG_R1B_ANMF_OFF (31u)

/** \brief Length for Ifx_CAN_RXMSG_DB_Bits.DB */
#define IFX_CAN_RXMSG_DB_DB_LEN (8u)

/** \brief Mask for Ifx_CAN_RXMSG_DB_Bits.DB */
#define IFX_CAN_RXMSG_DB_DB_MSK (0xffu)

/** \brief Offset for Ifx_CAN_RXMSG_DB_Bits.DB */
#define IFX_CAN_RXMSG_DB_DB_OFF (0u)

/** \brief Length for Ifx_CAN_TXEVENT_E0_Bits.ID */
#define IFX_CAN_TXEVENT_E0_ID_LEN (29u)

/** \brief Mask for Ifx_CAN_TXEVENT_E0_Bits.ID */
#define IFX_CAN_TXEVENT_E0_ID_MSK (0x1fffffffu)

/** \brief Offset for Ifx_CAN_TXEVENT_E0_Bits.ID */
#define IFX_CAN_TXEVENT_E0_ID_OFF (0u)

/** \brief Length for Ifx_CAN_TXEVENT_E0_Bits.RTR */
#define IFX_CAN_TXEVENT_E0_RTR_LEN (1u)

/** \brief Mask for Ifx_CAN_TXEVENT_E0_Bits.RTR */
#define IFX_CAN_TXEVENT_E0_RTR_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXEVENT_E0_Bits.RTR */
#define IFX_CAN_TXEVENT_E0_RTR_OFF (29u)

/** \brief Length for Ifx_CAN_TXEVENT_E0_Bits.XTD */
#define IFX_CAN_TXEVENT_E0_XTD_LEN (1u)

/** \brief Mask for Ifx_CAN_TXEVENT_E0_Bits.XTD */
#define IFX_CAN_TXEVENT_E0_XTD_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXEVENT_E0_Bits.XTD */
#define IFX_CAN_TXEVENT_E0_XTD_OFF (30u)

/** \brief Length for Ifx_CAN_TXEVENT_E0_Bits.ESI */
#define IFX_CAN_TXEVENT_E0_ESI_LEN (1u)

/** \brief Mask for Ifx_CAN_TXEVENT_E0_Bits.ESI */
#define IFX_CAN_TXEVENT_E0_ESI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXEVENT_E0_Bits.ESI */
#define IFX_CAN_TXEVENT_E0_ESI_OFF (31u)

/** \brief Length for Ifx_CAN_TXEVENT_E1A_Bits.TXTS */
#define IFX_CAN_TXEVENT_E1A_TXTS_LEN (16u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1A_Bits.TXTS */
#define IFX_CAN_TXEVENT_E1A_TXTS_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_TXEVENT_E1A_Bits.TXTS */
#define IFX_CAN_TXEVENT_E1A_TXTS_OFF (0u)

/** \brief Length for Ifx_CAN_TXEVENT_E1A_Bits.DLC */
#define IFX_CAN_TXEVENT_E1A_DLC_LEN (4u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1A_Bits.DLC */
#define IFX_CAN_TXEVENT_E1A_DLC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_TXEVENT_E1A_Bits.DLC */
#define IFX_CAN_TXEVENT_E1A_DLC_OFF (16u)

/** \brief Length for Ifx_CAN_TXEVENT_E1A_Bits.BRS */
#define IFX_CAN_TXEVENT_E1A_BRS_LEN (1u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1A_Bits.BRS */
#define IFX_CAN_TXEVENT_E1A_BRS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXEVENT_E1A_Bits.BRS */
#define IFX_CAN_TXEVENT_E1A_BRS_OFF (20u)

/** \brief Length for Ifx_CAN_TXEVENT_E1A_Bits.FDF */
#define IFX_CAN_TXEVENT_E1A_FDF_LEN (1u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1A_Bits.FDF */
#define IFX_CAN_TXEVENT_E1A_FDF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXEVENT_E1A_Bits.FDF */
#define IFX_CAN_TXEVENT_E1A_FDF_OFF (21u)

/** \brief Length for Ifx_CAN_TXEVENT_E1A_Bits.ET */
#define IFX_CAN_TXEVENT_E1A_ET_LEN (2u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1A_Bits.ET */
#define IFX_CAN_TXEVENT_E1A_ET_MSK (0x3u)

/** \brief Offset for Ifx_CAN_TXEVENT_E1A_Bits.ET */
#define IFX_CAN_TXEVENT_E1A_ET_OFF (22u)

/** \brief Length for Ifx_CAN_TXEVENT_E1A_Bits.MM */
#define IFX_CAN_TXEVENT_E1A_MM_LEN (8u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1A_Bits.MM */
#define IFX_CAN_TXEVENT_E1A_MM_MSK (0xffu)

/** \brief Offset for Ifx_CAN_TXEVENT_E1A_Bits.MM */
#define IFX_CAN_TXEVENT_E1A_MM_OFF (24u)

/** \brief Length for Ifx_CAN_TXEVENT_E1B_Bits.TXTSP */
#define IFX_CAN_TXEVENT_E1B_TXTSP_LEN (4u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1B_Bits.TXTSP */
#define IFX_CAN_TXEVENT_E1B_TXTSP_MSK (0xfu)

/** \brief Offset for Ifx_CAN_TXEVENT_E1B_Bits.TXTSP */
#define IFX_CAN_TXEVENT_E1B_TXTSP_OFF (0u)

/** \brief Length for Ifx_CAN_TXEVENT_E1B_Bits.TSC */
#define IFX_CAN_TXEVENT_E1B_TSC_LEN (1u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1B_Bits.TSC */
#define IFX_CAN_TXEVENT_E1B_TSC_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXEVENT_E1B_Bits.TSC */
#define IFX_CAN_TXEVENT_E1B_TSC_OFF (4u)

/** \brief Length for Ifx_CAN_TXEVENT_E1B_Bits.MM1 */
#define IFX_CAN_TXEVENT_E1B_MM1_LEN (8u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1B_Bits.MM1 */
#define IFX_CAN_TXEVENT_E1B_MM1_MSK (0xffu)

/** \brief Offset for Ifx_CAN_TXEVENT_E1B_Bits.MM1 */
#define IFX_CAN_TXEVENT_E1B_MM1_OFF (8u)

/** \brief Length for Ifx_CAN_TXEVENT_E1B_Bits.DLC */
#define IFX_CAN_TXEVENT_E1B_DLC_LEN (4u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1B_Bits.DLC */
#define IFX_CAN_TXEVENT_E1B_DLC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_TXEVENT_E1B_Bits.DLC */
#define IFX_CAN_TXEVENT_E1B_DLC_OFF (16u)

/** \brief Length for Ifx_CAN_TXEVENT_E1B_Bits.BRS */
#define IFX_CAN_TXEVENT_E1B_BRS_LEN (1u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1B_Bits.BRS */
#define IFX_CAN_TXEVENT_E1B_BRS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXEVENT_E1B_Bits.BRS */
#define IFX_CAN_TXEVENT_E1B_BRS_OFF (20u)

/** \brief Length for Ifx_CAN_TXEVENT_E1B_Bits.FDF */
#define IFX_CAN_TXEVENT_E1B_FDF_LEN (1u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1B_Bits.FDF */
#define IFX_CAN_TXEVENT_E1B_FDF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXEVENT_E1B_Bits.FDF */
#define IFX_CAN_TXEVENT_E1B_FDF_OFF (21u)

/** \brief Length for Ifx_CAN_TXEVENT_E1B_Bits.ET */
#define IFX_CAN_TXEVENT_E1B_ET_LEN (2u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1B_Bits.ET */
#define IFX_CAN_TXEVENT_E1B_ET_MSK (0x3u)

/** \brief Offset for Ifx_CAN_TXEVENT_E1B_Bits.ET */
#define IFX_CAN_TXEVENT_E1B_ET_OFF (22u)

/** \brief Length for Ifx_CAN_TXEVENT_E1B_Bits.MM0 */
#define IFX_CAN_TXEVENT_E1B_MM0_LEN (8u)

/** \brief Mask for Ifx_CAN_TXEVENT_E1B_Bits.MM0 */
#define IFX_CAN_TXEVENT_E1B_MM0_MSK (0xffu)

/** \brief Offset for Ifx_CAN_TXEVENT_E1B_Bits.MM0 */
#define IFX_CAN_TXEVENT_E1B_MM0_OFF (24u)

/** \brief Length for Ifx_CAN_TXMSG_T0_Bits.ID */
#define IFX_CAN_TXMSG_T0_ID_LEN (29u)

/** \brief Mask for Ifx_CAN_TXMSG_T0_Bits.ID */
#define IFX_CAN_TXMSG_T0_ID_MSK (0x1fffffffu)

/** \brief Offset for Ifx_CAN_TXMSG_T0_Bits.ID */
#define IFX_CAN_TXMSG_T0_ID_OFF (0u)

/** \brief Length for Ifx_CAN_TXMSG_T0_Bits.RTR */
#define IFX_CAN_TXMSG_T0_RTR_LEN (1u)

/** \brief Mask for Ifx_CAN_TXMSG_T0_Bits.RTR */
#define IFX_CAN_TXMSG_T0_RTR_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXMSG_T0_Bits.RTR */
#define IFX_CAN_TXMSG_T0_RTR_OFF (29u)

/** \brief Length for Ifx_CAN_TXMSG_T0_Bits.XTD */
#define IFX_CAN_TXMSG_T0_XTD_LEN (1u)

/** \brief Mask for Ifx_CAN_TXMSG_T0_Bits.XTD */
#define IFX_CAN_TXMSG_T0_XTD_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXMSG_T0_Bits.XTD */
#define IFX_CAN_TXMSG_T0_XTD_OFF (30u)

/** \brief Length for Ifx_CAN_TXMSG_T0_Bits.ESI */
#define IFX_CAN_TXMSG_T0_ESI_LEN (1u)

/** \brief Mask for Ifx_CAN_TXMSG_T0_Bits.ESI */
#define IFX_CAN_TXMSG_T0_ESI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXMSG_T0_Bits.ESI */
#define IFX_CAN_TXMSG_T0_ESI_OFF (31u)

/** \brief Length for Ifx_CAN_TXMSG_T1_Bits.MM1 */
#define IFX_CAN_TXMSG_T1_MM1_LEN (8u)

/** \brief Mask for Ifx_CAN_TXMSG_T1_Bits.MM1 */
#define IFX_CAN_TXMSG_T1_MM1_MSK (0xffu)

/** \brief Offset for Ifx_CAN_TXMSG_T1_Bits.MM1 */
#define IFX_CAN_TXMSG_T1_MM1_OFF (8u)

/** \brief Length for Ifx_CAN_TXMSG_T1_Bits.DLC */
#define IFX_CAN_TXMSG_T1_DLC_LEN (4u)

/** \brief Mask for Ifx_CAN_TXMSG_T1_Bits.DLC */
#define IFX_CAN_TXMSG_T1_DLC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_TXMSG_T1_Bits.DLC */
#define IFX_CAN_TXMSG_T1_DLC_OFF (16u)

/** \brief Length for Ifx_CAN_TXMSG_T1_Bits.BRS */
#define IFX_CAN_TXMSG_T1_BRS_LEN (1u)

/** \brief Mask for Ifx_CAN_TXMSG_T1_Bits.BRS */
#define IFX_CAN_TXMSG_T1_BRS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXMSG_T1_Bits.BRS */
#define IFX_CAN_TXMSG_T1_BRS_OFF (20u)

/** \brief Length for Ifx_CAN_TXMSG_T1_Bits.FDF */
#define IFX_CAN_TXMSG_T1_FDF_LEN (1u)

/** \brief Mask for Ifx_CAN_TXMSG_T1_Bits.FDF */
#define IFX_CAN_TXMSG_T1_FDF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXMSG_T1_Bits.FDF */
#define IFX_CAN_TXMSG_T1_FDF_OFF (21u)

/** \brief Length for Ifx_CAN_TXMSG_T1_Bits.TSCE */
#define IFX_CAN_TXMSG_T1_TSCE_LEN (1u)

/** \brief Mask for Ifx_CAN_TXMSG_T1_Bits.TSCE */
#define IFX_CAN_TXMSG_T1_TSCE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXMSG_T1_Bits.TSCE */
#define IFX_CAN_TXMSG_T1_TSCE_OFF (22u)

/** \brief Length for Ifx_CAN_TXMSG_T1_Bits.EFC */
#define IFX_CAN_TXMSG_T1_EFC_LEN (1u)

/** \brief Mask for Ifx_CAN_TXMSG_T1_Bits.EFC */
#define IFX_CAN_TXMSG_T1_EFC_MSK (0x1u)

/** \brief Offset for Ifx_CAN_TXMSG_T1_Bits.EFC */
#define IFX_CAN_TXMSG_T1_EFC_OFF (23u)

/** \brief Length for Ifx_CAN_TXMSG_T1_Bits.MM0 */
#define IFX_CAN_TXMSG_T1_MM0_LEN (8u)

/** \brief Mask for Ifx_CAN_TXMSG_T1_Bits.MM0 */
#define IFX_CAN_TXMSG_T1_MM0_MSK (0xffu)

/** \brief Offset for Ifx_CAN_TXMSG_T1_Bits.MM0 */
#define IFX_CAN_TXMSG_T1_MM0_OFF (24u)

/** \brief Length for Ifx_CAN_TXMSG_DB_Bits.DB */
#define IFX_CAN_TXMSG_DB_DB_LEN (8u)

/** \brief Mask for Ifx_CAN_TXMSG_DB_Bits.DB */
#define IFX_CAN_TXMSG_DB_DB_MSK (0xffu)

/** \brief Offset for Ifx_CAN_TXMSG_DB_Bits.DB */
#define IFX_CAN_TXMSG_DB_DB_OFF (0u)

/** \brief Length for Ifx_CAN_TABLE_CONFIG_Bits.SA */
#define IFX_CAN_TABLE_CONFIG_SA_LEN (14u)

/** \brief Mask for Ifx_CAN_TABLE_CONFIG_Bits.SA */
#define IFX_CAN_TABLE_CONFIG_SA_MSK (0x3fffu)

/** \brief Offset for Ifx_CAN_TABLE_CONFIG_Bits.SA */
#define IFX_CAN_TABLE_CONFIG_SA_OFF (0u)

/** \brief Length for Ifx_CAN_TABLE_CONFIG_Bits.SIZE */
#define IFX_CAN_TABLE_CONFIG_SIZE_LEN (8u)

/** \brief Mask for Ifx_CAN_TABLE_CONFIG_Bits.SIZE */
#define IFX_CAN_TABLE_CONFIG_SIZE_MSK (0xffu)

/** \brief Offset for Ifx_CAN_TABLE_CONFIG_Bits.SIZE */
#define IFX_CAN_TABLE_CONFIG_SIZE_OFF (16u)

/** \brief Length for Ifx_CAN_CRE_ABORT_SEQ_Bits.CRHBUF0 */
#define IFX_CAN_CRE_ABORT_SEQ_CRHBUF0_LEN (1u)

/** \brief Mask for Ifx_CAN_CRE_ABORT_SEQ_Bits.CRHBUF0 */
#define IFX_CAN_CRE_ABORT_SEQ_CRHBUF0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_CRE_ABORT_SEQ_Bits.CRHBUF0 */
#define IFX_CAN_CRE_ABORT_SEQ_CRHBUF0_OFF (0u)

/** \brief Length for Ifx_CAN_CRE_ABORT_SEQ_Bits.CRHBUF1 */
#define IFX_CAN_CRE_ABORT_SEQ_CRHBUF1_LEN (1u)

/** \brief Mask for Ifx_CAN_CRE_ABORT_SEQ_Bits.CRHBUF1 */
#define IFX_CAN_CRE_ABORT_SEQ_CRHBUF1_MSK (0x1u)

/** \brief Offset for Ifx_CAN_CRE_ABORT_SEQ_Bits.CRHBUF1 */
#define IFX_CAN_CRE_ABORT_SEQ_CRHBUF1_OFF (1u)

/** \brief Length for Ifx_CAN_CRE_ABORT_SEQ_Bits.CTHBUF0 */
#define IFX_CAN_CRE_ABORT_SEQ_CTHBUF0_LEN (1u)

/** \brief Mask for Ifx_CAN_CRE_ABORT_SEQ_Bits.CTHBUF0 */
#define IFX_CAN_CRE_ABORT_SEQ_CTHBUF0_MSK (0x1u)

/** \brief Offset for Ifx_CAN_CRE_ABORT_SEQ_Bits.CTHBUF0 */
#define IFX_CAN_CRE_ABORT_SEQ_CTHBUF0_OFF (2u)

/** \brief Length for Ifx_CAN_RHBUF_UCRH_Bits.Mode */
#define IFX_CAN_RHBUF_UCRH_MODE_LEN (2u)

/** \brief Mask for Ifx_CAN_RHBUF_UCRH_Bits.Mode */
#define IFX_CAN_RHBUF_UCRH_MODE_MSK (0x3u)

/** \brief Offset for Ifx_CAN_RHBUF_UCRH_Bits.Mode */
#define IFX_CAN_RHBUF_UCRH_MODE_OFF (0u)

/** \brief Length for Ifx_CAN_RHBUF_UCRH_Bits.SID */
#define IFX_CAN_RHBUF_UCRH_SID_LEN (6u)

/** \brief Mask for Ifx_CAN_RHBUF_UCRH_Bits.SID */
#define IFX_CAN_RHBUF_UCRH_SID_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_RHBUF_UCRH_Bits.SID */
#define IFX_CAN_RHBUF_UCRH_SID_OFF (2u)

/** \brief Length for Ifx_CAN_RHBUF_UCRH_Bits.DID */
#define IFX_CAN_RHBUF_UCRH_DID_LEN (6u)

/** \brief Mask for Ifx_CAN_RHBUF_UCRH_Bits.DID */
#define IFX_CAN_RHBUF_UCRH_DID_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_RHBUF_UCRH_Bits.DID */
#define IFX_CAN_RHBUF_UCRH_DID_OFF (8u)

/** \brief Length for Ifx_CAN_RHBUF_MCRH_Bits.Mode */
#define IFX_CAN_RHBUF_MCRH_MODE_LEN (2u)

/** \brief Mask for Ifx_CAN_RHBUF_MCRH_Bits.Mode */
#define IFX_CAN_RHBUF_MCRH_MODE_MSK (0x3u)

/** \brief Offset for Ifx_CAN_RHBUF_MCRH_Bits.Mode */
#define IFX_CAN_RHBUF_MCRH_MODE_OFF (0u)

/** \brief Length for Ifx_CAN_RHBUF_MCRH_Bits.SID */
#define IFX_CAN_RHBUF_MCRH_SID_LEN (6u)

/** \brief Mask for Ifx_CAN_RHBUF_MCRH_Bits.SID */
#define IFX_CAN_RHBUF_MCRH_SID_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_RHBUF_MCRH_Bits.SID */
#define IFX_CAN_RHBUF_MCRH_SID_OFF (2u)

/** \brief Length for Ifx_CAN_RHBUF_MCRH_Bits.DID0 */
#define IFX_CAN_RHBUF_MCRH_DID0_LEN (6u)

/** \brief Mask for Ifx_CAN_RHBUF_MCRH_Bits.DID0 */
#define IFX_CAN_RHBUF_MCRH_DID0_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_RHBUF_MCRH_Bits.DID0 */
#define IFX_CAN_RHBUF_MCRH_DID0_OFF (8u)

/** \brief Length for Ifx_CAN_RHBUF_MCRH_Bits.DID1 */
#define IFX_CAN_RHBUF_MCRH_DID1_LEN (6u)

/** \brief Mask for Ifx_CAN_RHBUF_MCRH_Bits.DID1 */
#define IFX_CAN_RHBUF_MCRH_DID1_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_RHBUF_MCRH_Bits.DID1 */
#define IFX_CAN_RHBUF_MCRH_DID1_OFF (14u)

/** \brief Length for Ifx_CAN_RHBUF_MCRH_Bits.DID2 */
#define IFX_CAN_RHBUF_MCRH_DID2_LEN (6u)

/** \brief Mask for Ifx_CAN_RHBUF_MCRH_Bits.DID2 */
#define IFX_CAN_RHBUF_MCRH_DID2_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_RHBUF_MCRH_Bits.DID2 */
#define IFX_CAN_RHBUF_MCRH_DID2_OFF (20u)

/** \brief Length for Ifx_CAN_RHBUF_MCRH_Bits.DID3 */
#define IFX_CAN_RHBUF_MCRH_DID3_LEN (6u)

/** \brief Mask for Ifx_CAN_RHBUF_MCRH_Bits.DID3 */
#define IFX_CAN_RHBUF_MCRH_DID3_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_RHBUF_MCRH_Bits.DID3 */
#define IFX_CAN_RHBUF_MCRH_DID3_OFF (26u)

/** \brief Length for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.IAM */
#define IFX_CAN_RHBUF_THEAD_INTRD_IAM_LEN (28u)

/** \brief Mask for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.IAM */
#define IFX_CAN_RHBUF_THEAD_INTRD_IAM_MSK (0xfffffffu)

/** \brief Offset for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.IAM */
#define IFX_CAN_RHBUF_THEAD_INTRD_IAM_OFF (0u)

/** \brief Length for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.TSC */
#define IFX_CAN_RHBUF_THEAD_INTRD_TSC_LEN (1u)

/** \brief Mask for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.TSC */
#define IFX_CAN_RHBUF_THEAD_INTRD_TSC_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.TSC */
#define IFX_CAN_RHBUF_THEAD_INTRD_TSC_OFF (28u)

/** \brief Length for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.TSCLEN */
#define IFX_CAN_RHBUF_THEAD_INTRD_TSCLEN_LEN (1u)

/** \brief Mask for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.TSCLEN */
#define IFX_CAN_RHBUF_THEAD_INTRD_TSCLEN_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.TSCLEN */
#define IFX_CAN_RHBUF_THEAD_INTRD_TSCLEN_OFF (29u)

/** \brief Length for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.IAMSTAT */
#define IFX_CAN_RHBUF_THEAD_INTRD_IAMSTAT_LEN (1u)

/** \brief Mask for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.IAMSTAT */
#define IFX_CAN_RHBUF_THEAD_INTRD_IAMSTAT_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.IAMSTAT */
#define IFX_CAN_RHBUF_THEAD_INTRD_IAMSTAT_OFF (30u)

/** \brief Length for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.TSL */
#define IFX_CAN_RHBUF_THEAD_INTRD_TSL_LEN (1u)

/** \brief Mask for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.TSL */
#define IFX_CAN_RHBUF_THEAD_INTRD_TSL_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RHBUF_THEAD_INTRD_Bits.TSL */
#define IFX_CAN_RHBUF_THEAD_INTRD_TSL_OFF (31u)

/** \brief Length for Ifx_CAN_RHBUF_THEAD_RXTS_Bits.RXTS */
#define IFX_CAN_RHBUF_THEAD_RXTS_RXTS_LEN (32u)

/** \brief Mask for Ifx_CAN_RHBUF_THEAD_RXTS_Bits.RXTS */
#define IFX_CAN_RHBUF_THEAD_RXTS_RXTS_MSK (0xffffffffu)

/** \brief Offset for Ifx_CAN_RHBUF_THEAD_RXTS_Bits.RXTS */
#define IFX_CAN_RHBUF_THEAD_RXTS_RXTS_OFF (0u)

/** \brief Length for Ifx_CAN_RHBUF_CRC_Bits.CRC */
#define IFX_CAN_RHBUF_CRC_CRC_LEN (16u)

/** \brief Mask for Ifx_CAN_RHBUF_CRC_Bits.CRC */
#define IFX_CAN_RHBUF_CRC_CRC_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_RHBUF_CRC_Bits.CRC */
#define IFX_CAN_RHBUF_CRC_CRC_OFF (0u)

/** \brief Length for Ifx_CAN_RHBUF_R0_Bits.ID */
#define IFX_CAN_RHBUF_R0_ID_LEN (29u)

/** \brief Mask for Ifx_CAN_RHBUF_R0_Bits.ID */
#define IFX_CAN_RHBUF_R0_ID_MSK (0x1fffffffu)

/** \brief Offset for Ifx_CAN_RHBUF_R0_Bits.ID */
#define IFX_CAN_RHBUF_R0_ID_OFF (0u)

/** \brief Length for Ifx_CAN_RHBUF_R0_Bits.RTR */
#define IFX_CAN_RHBUF_R0_RTR_LEN (1u)

/** \brief Mask for Ifx_CAN_RHBUF_R0_Bits.RTR */
#define IFX_CAN_RHBUF_R0_RTR_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RHBUF_R0_Bits.RTR */
#define IFX_CAN_RHBUF_R0_RTR_OFF (29u)

/** \brief Length for Ifx_CAN_RHBUF_R0_Bits.XTD */
#define IFX_CAN_RHBUF_R0_XTD_LEN (1u)

/** \brief Mask for Ifx_CAN_RHBUF_R0_Bits.XTD */
#define IFX_CAN_RHBUF_R0_XTD_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RHBUF_R0_Bits.XTD */
#define IFX_CAN_RHBUF_R0_XTD_OFF (30u)

/** \brief Length for Ifx_CAN_RHBUF_R0_Bits.ESI */
#define IFX_CAN_RHBUF_R0_ESI_LEN (1u)

/** \brief Mask for Ifx_CAN_RHBUF_R0_Bits.ESI */
#define IFX_CAN_RHBUF_R0_ESI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RHBUF_R0_Bits.ESI */
#define IFX_CAN_RHBUF_R0_ESI_OFF (31u)

/** \brief Length for Ifx_CAN_RHBUF_LPDUH1_Bits.ID */
#define IFX_CAN_RHBUF_LPDUH1_ID_LEN (32u)

/** \brief Mask for Ifx_CAN_RHBUF_LPDUH1_Bits.ID */
#define IFX_CAN_RHBUF_LPDUH1_ID_MSK (0xffffffffu)

/** \brief Offset for Ifx_CAN_RHBUF_LPDUH1_Bits.ID */
#define IFX_CAN_RHBUF_LPDUH1_ID_OFF (0u)

/** \brief Length for Ifx_CAN_RHBUF_R1_Bits.RXTS */
#define IFX_CAN_RHBUF_R1_RXTS_LEN (16u)

/** \brief Mask for Ifx_CAN_RHBUF_R1_Bits.RXTS */
#define IFX_CAN_RHBUF_R1_RXTS_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_RHBUF_R1_Bits.RXTS */
#define IFX_CAN_RHBUF_R1_RXTS_OFF (0u)

/** \brief Length for Ifx_CAN_RHBUF_R1_Bits.DLC */
#define IFX_CAN_RHBUF_R1_DLC_LEN (4u)

/** \brief Mask for Ifx_CAN_RHBUF_R1_Bits.DLC */
#define IFX_CAN_RHBUF_R1_DLC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_RHBUF_R1_Bits.DLC */
#define IFX_CAN_RHBUF_R1_DLC_OFF (16u)

/** \brief Length for Ifx_CAN_RHBUF_R1_Bits.BRS */
#define IFX_CAN_RHBUF_R1_BRS_LEN (1u)

/** \brief Mask for Ifx_CAN_RHBUF_R1_Bits.BRS */
#define IFX_CAN_RHBUF_R1_BRS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RHBUF_R1_Bits.BRS */
#define IFX_CAN_RHBUF_R1_BRS_OFF (20u)

/** \brief Length for Ifx_CAN_RHBUF_R1_Bits.FDF */
#define IFX_CAN_RHBUF_R1_FDF_LEN (1u)

/** \brief Mask for Ifx_CAN_RHBUF_R1_Bits.FDF */
#define IFX_CAN_RHBUF_R1_FDF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RHBUF_R1_Bits.FDF */
#define IFX_CAN_RHBUF_R1_FDF_OFF (21u)

/** \brief Length for Ifx_CAN_RHBUF_R1_Bits.FIDX */
#define IFX_CAN_RHBUF_R1_FIDX_LEN (7u)

/** \brief Mask for Ifx_CAN_RHBUF_R1_Bits.FIDX */
#define IFX_CAN_RHBUF_R1_FIDX_MSK (0x7fu)

/** \brief Offset for Ifx_CAN_RHBUF_R1_Bits.FIDX */
#define IFX_CAN_RHBUF_R1_FIDX_OFF (24u)

/** \brief Length for Ifx_CAN_RHBUF_R1_Bits.ANMF */
#define IFX_CAN_RHBUF_R1_ANMF_LEN (1u)

/** \brief Mask for Ifx_CAN_RHBUF_R1_Bits.ANMF */
#define IFX_CAN_RHBUF_R1_ANMF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_RHBUF_R1_Bits.ANMF */
#define IFX_CAN_RHBUF_R1_ANMF_OFF (31u)

/** \brief Length for Ifx_CAN_RHBUF_LPDUH0_Bits.TYP */
#define IFX_CAN_RHBUF_LPDUH0_TYP_LEN (3u)

/** \brief Mask for Ifx_CAN_RHBUF_LPDUH0_Bits.TYP */
#define IFX_CAN_RHBUF_LPDUH0_TYP_MSK (0x7u)

/** \brief Offset for Ifx_CAN_RHBUF_LPDUH0_Bits.TYP */
#define IFX_CAN_RHBUF_LPDUH0_TYP_OFF (0u)

/** \brief Length for Ifx_CAN_RHBUF_LPDUH0_Bits.DLC */
#define IFX_CAN_RHBUF_LPDUH0_DLC_LEN (4u)

/** \brief Mask for Ifx_CAN_RHBUF_LPDUH0_Bits.DLC */
#define IFX_CAN_RHBUF_LPDUH0_DLC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_RHBUF_LPDUH0_Bits.DLC */
#define IFX_CAN_RHBUF_LPDUH0_DLC_OFF (28u)

/** \brief Length for Ifx_CAN_RHBUF_SPDUH_Bits.TYP */
#define IFX_CAN_RHBUF_SPDUH_TYP_LEN (3u)

/** \brief Mask for Ifx_CAN_RHBUF_SPDUH_Bits.TYP */
#define IFX_CAN_RHBUF_SPDUH_TYP_MSK (0x7u)

/** \brief Offset for Ifx_CAN_RHBUF_SPDUH_Bits.TYP */
#define IFX_CAN_RHBUF_SPDUH_TYP_OFF (0u)

/** \brief Length for Ifx_CAN_RHBUF_SPDUH_Bits.ID */
#define IFX_CAN_RHBUF_SPDUH_ID_LEN (24u)

/** \brief Mask for Ifx_CAN_RHBUF_SPDUH_Bits.ID */
#define IFX_CAN_RHBUF_SPDUH_ID_MSK (0xffffffu)

/** \brief Offset for Ifx_CAN_RHBUF_SPDUH_Bits.ID */
#define IFX_CAN_RHBUF_SPDUH_ID_OFF (4u)

/** \brief Length for Ifx_CAN_RHBUF_SPDUH_Bits.DLC */
#define IFX_CAN_RHBUF_SPDUH_DLC_LEN (4u)

/** \brief Mask for Ifx_CAN_RHBUF_SPDUH_Bits.DLC */
#define IFX_CAN_RHBUF_SPDUH_DLC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_RHBUF_SPDUH_Bits.DLC */
#define IFX_CAN_RHBUF_SPDUH_DLC_OFF (28u)

/** \brief Length for Ifx_CAN_DB_Bits.DB */
#define IFX_CAN_DB_DB_LEN (8u)

/** \brief Mask for Ifx_CAN_DB_Bits.DB */
#define IFX_CAN_DB_DB_MSK (0xffu)

/** \brief Offset for Ifx_CAN_DB_Bits.DB */
#define IFX_CAN_DB_DB_OFF (0u)

/** \brief Length for Ifx_CAN_THBUF_CRC_Bits.CRC */
#define IFX_CAN_THBUF_CRC_CRC_LEN (16u)

/** \brief Mask for Ifx_CAN_THBUF_CRC_Bits.CRC */
#define IFX_CAN_THBUF_CRC_CRC_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_THBUF_CRC_Bits.CRC */
#define IFX_CAN_THBUF_CRC_CRC_OFF (0u)

/** \brief Length for Ifx_CAN_THBUF_T0_Bits.ID */
#define IFX_CAN_THBUF_T0_ID_LEN (29u)

/** \brief Mask for Ifx_CAN_THBUF_T0_Bits.ID */
#define IFX_CAN_THBUF_T0_ID_MSK (0x1fffffffu)

/** \brief Offset for Ifx_CAN_THBUF_T0_Bits.ID */
#define IFX_CAN_THBUF_T0_ID_OFF (0u)

/** \brief Length for Ifx_CAN_THBUF_T0_Bits.RTR */
#define IFX_CAN_THBUF_T0_RTR_LEN (1u)

/** \brief Mask for Ifx_CAN_THBUF_T0_Bits.RTR */
#define IFX_CAN_THBUF_T0_RTR_MSK (0x1u)

/** \brief Offset for Ifx_CAN_THBUF_T0_Bits.RTR */
#define IFX_CAN_THBUF_T0_RTR_OFF (29u)

/** \brief Length for Ifx_CAN_THBUF_T0_Bits.XTD */
#define IFX_CAN_THBUF_T0_XTD_LEN (1u)

/** \brief Mask for Ifx_CAN_THBUF_T0_Bits.XTD */
#define IFX_CAN_THBUF_T0_XTD_MSK (0x1u)

/** \brief Offset for Ifx_CAN_THBUF_T0_Bits.XTD */
#define IFX_CAN_THBUF_T0_XTD_OFF (30u)

/** \brief Length for Ifx_CAN_THBUF_T0_Bits.ESI */
#define IFX_CAN_THBUF_T0_ESI_LEN (1u)

/** \brief Mask for Ifx_CAN_THBUF_T0_Bits.ESI */
#define IFX_CAN_THBUF_T0_ESI_MSK (0x1u)

/** \brief Offset for Ifx_CAN_THBUF_T0_Bits.ESI */
#define IFX_CAN_THBUF_T0_ESI_OFF (31u)

/** \brief Length for Ifx_CAN_THBUF_T1_Bits.MM1 */
#define IFX_CAN_THBUF_T1_MM1_LEN (8u)

/** \brief Mask for Ifx_CAN_THBUF_T1_Bits.MM1 */
#define IFX_CAN_THBUF_T1_MM1_MSK (0xffu)

/** \brief Offset for Ifx_CAN_THBUF_T1_Bits.MM1 */
#define IFX_CAN_THBUF_T1_MM1_OFF (8u)

/** \brief Length for Ifx_CAN_THBUF_T1_Bits.DLC */
#define IFX_CAN_THBUF_T1_DLC_LEN (4u)

/** \brief Mask for Ifx_CAN_THBUF_T1_Bits.DLC */
#define IFX_CAN_THBUF_T1_DLC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_THBUF_T1_Bits.DLC */
#define IFX_CAN_THBUF_T1_DLC_OFF (16u)

/** \brief Length for Ifx_CAN_THBUF_T1_Bits.BRS */
#define IFX_CAN_THBUF_T1_BRS_LEN (1u)

/** \brief Mask for Ifx_CAN_THBUF_T1_Bits.BRS */
#define IFX_CAN_THBUF_T1_BRS_MSK (0x1u)

/** \brief Offset for Ifx_CAN_THBUF_T1_Bits.BRS */
#define IFX_CAN_THBUF_T1_BRS_OFF (20u)

/** \brief Length for Ifx_CAN_THBUF_T1_Bits.FDF */
#define IFX_CAN_THBUF_T1_FDF_LEN (1u)

/** \brief Mask for Ifx_CAN_THBUF_T1_Bits.FDF */
#define IFX_CAN_THBUF_T1_FDF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_THBUF_T1_Bits.FDF */
#define IFX_CAN_THBUF_T1_FDF_OFF (21u)

/** \brief Length for Ifx_CAN_THBUF_T1_Bits.TSCE */
#define IFX_CAN_THBUF_T1_TSCE_LEN (1u)

/** \brief Mask for Ifx_CAN_THBUF_T1_Bits.TSCE */
#define IFX_CAN_THBUF_T1_TSCE_MSK (0x1u)

/** \brief Offset for Ifx_CAN_THBUF_T1_Bits.TSCE */
#define IFX_CAN_THBUF_T1_TSCE_OFF (22u)

/** \brief Length for Ifx_CAN_THBUF_T1_Bits.EFC */
#define IFX_CAN_THBUF_T1_EFC_LEN (1u)

/** \brief Mask for Ifx_CAN_THBUF_T1_Bits.EFC */
#define IFX_CAN_THBUF_T1_EFC_MSK (0x1u)

/** \brief Offset for Ifx_CAN_THBUF_T1_Bits.EFC */
#define IFX_CAN_THBUF_T1_EFC_OFF (23u)

/** \brief Length for Ifx_CAN_THBUF_T1_Bits.MM */
#define IFX_CAN_THBUF_T1_MM_LEN (8u)

/** \brief Mask for Ifx_CAN_THBUF_T1_Bits.MM */
#define IFX_CAN_THBUF_T1_MM_MSK (0xffu)

/** \brief Offset for Ifx_CAN_THBUF_T1_Bits.MM */
#define IFX_CAN_THBUF_T1_MM_OFF (24u)

/** \brief Length for Ifx_CAN_THBUF_DB_Bits.DB */
#define IFX_CAN_THBUF_DB_DB_LEN (8u)

/** \brief Mask for Ifx_CAN_THBUF_DB_Bits.DB */
#define IFX_CAN_THBUF_DB_DB_MSK (0xffu)

/** \brief Offset for Ifx_CAN_THBUF_DB_Bits.DB */
#define IFX_CAN_THBUF_DB_DB_OFF (0u)

/** \brief Length for Ifx_CAN_SRT_UCR_Bits.Mode */
#define IFX_CAN_SRT_UCR_MODE_LEN (2u)

/** \brief Mask for Ifx_CAN_SRT_UCR_Bits.Mode */
#define IFX_CAN_SRT_UCR_MODE_MSK (0x3u)

/** \brief Offset for Ifx_CAN_SRT_UCR_Bits.Mode */
#define IFX_CAN_SRT_UCR_MODE_OFF (0u)

/** \brief Length for Ifx_CAN_SRT_UCR_Bits.DID */
#define IFX_CAN_SRT_UCR_DID_LEN (6u)

/** \brief Mask for Ifx_CAN_SRT_UCR_Bits.DID */
#define IFX_CAN_SRT_UCR_DID_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_SRT_UCR_Bits.DID */
#define IFX_CAN_SRT_UCR_DID_OFF (2u)

/** \brief Length for Ifx_CAN_SRT_UCR_Bits.FDFM */
#define IFX_CAN_SRT_UCR_FDFM_LEN (1u)

/** \brief Mask for Ifx_CAN_SRT_UCR_Bits.FDFM */
#define IFX_CAN_SRT_UCR_FDFM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_SRT_UCR_Bits.FDFM */
#define IFX_CAN_SRT_UCR_FDFM_OFF (10u)

/** \brief Length for Ifx_CAN_SRT_UCR_Bits.FDF */
#define IFX_CAN_SRT_UCR_FDF_LEN (1u)

/** \brief Mask for Ifx_CAN_SRT_UCR_Bits.FDF */
#define IFX_CAN_SRT_UCR_FDF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_SRT_UCR_Bits.FDF */
#define IFX_CAN_SRT_UCR_FDF_OFF (11u)

/** \brief Length for Ifx_CAN_SRT_UCR_Bits.DLC */
#define IFX_CAN_SRT_UCR_DLC_LEN (4u)

/** \brief Mask for Ifx_CAN_SRT_UCR_Bits.DLC */
#define IFX_CAN_SRT_UCR_DLC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_SRT_UCR_Bits.DLC */
#define IFX_CAN_SRT_UCR_DLC_OFF (12u)

/** \brief Length for Ifx_CAN_SRT_UCR_Bits.IDXOR */
#define IFX_CAN_SRT_UCR_IDXOR_LEN (11u)

/** \brief Mask for Ifx_CAN_SRT_UCR_Bits.IDXOR */
#define IFX_CAN_SRT_UCR_IDXOR_MSK (0x7ffu)

/** \brief Offset for Ifx_CAN_SRT_UCR_Bits.IDXOR */
#define IFX_CAN_SRT_UCR_IDXOR_OFF (16u)

/** \brief Length for Ifx_CAN_SRT_MCR_Bits.Mode */
#define IFX_CAN_SRT_MCR_MODE_LEN (2u)

/** \brief Mask for Ifx_CAN_SRT_MCR_Bits.Mode */
#define IFX_CAN_SRT_MCR_MODE_MSK (0x3u)

/** \brief Offset for Ifx_CAN_SRT_MCR_Bits.Mode */
#define IFX_CAN_SRT_MCR_MODE_OFF (0u)

/** \brief Length for Ifx_CAN_SRT_MCR_Bits.DID0 */
#define IFX_CAN_SRT_MCR_DID0_LEN (6u)

/** \brief Mask for Ifx_CAN_SRT_MCR_Bits.DID0 */
#define IFX_CAN_SRT_MCR_DID0_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_SRT_MCR_Bits.DID0 */
#define IFX_CAN_SRT_MCR_DID0_OFF (2u)

/** \brief Length for Ifx_CAN_SRT_MCR_Bits.DID1 */
#define IFX_CAN_SRT_MCR_DID1_LEN (6u)

/** \brief Mask for Ifx_CAN_SRT_MCR_Bits.DID1 */
#define IFX_CAN_SRT_MCR_DID1_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_SRT_MCR_Bits.DID1 */
#define IFX_CAN_SRT_MCR_DID1_OFF (10u)

/** \brief Length for Ifx_CAN_SRT_MCR_Bits.DID2 */
#define IFX_CAN_SRT_MCR_DID2_LEN (6u)

/** \brief Mask for Ifx_CAN_SRT_MCR_Bits.DID2 */
#define IFX_CAN_SRT_MCR_DID2_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_SRT_MCR_Bits.DID2 */
#define IFX_CAN_SRT_MCR_DID2_OFF (18u)

/** \brief Length for Ifx_CAN_SRT_MCR_Bits.DID3 */
#define IFX_CAN_SRT_MCR_DID3_LEN (6u)

/** \brief Mask for Ifx_CAN_SRT_MCR_Bits.DID3 */
#define IFX_CAN_SRT_MCR_DID3_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_SRT_MCR_Bits.DID3 */
#define IFX_CAN_SRT_MCR_DID3_OFF (26u)

/** \brief Length for Ifx_CAN_SRT_PR_Bits.Mode */
#define IFX_CAN_SRT_PR_MODE_LEN (2u)

/** \brief Mask for Ifx_CAN_SRT_PR_Bits.Mode */
#define IFX_CAN_SRT_PR_MODE_MSK (0x3u)

/** \brief Offset for Ifx_CAN_SRT_PR_Bits.Mode */
#define IFX_CAN_SRT_PR_MODE_OFF (0u)

/** \brief Length for Ifx_CAN_SRT_PR_Bits.DID */
#define IFX_CAN_SRT_PR_DID_LEN (6u)

/** \brief Mask for Ifx_CAN_SRT_PR_Bits.DID */
#define IFX_CAN_SRT_PR_DID_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_SRT_PR_Bits.DID */
#define IFX_CAN_SRT_PR_DID_OFF (2u)

/** \brief Length for Ifx_CAN_SRT_PR_Bits.TYP */
#define IFX_CAN_SRT_PR_TYP_LEN (3u)

/** \brief Mask for Ifx_CAN_SRT_PR_Bits.TYP */
#define IFX_CAN_SRT_PR_TYP_MSK (0x7u)

/** \brief Offset for Ifx_CAN_SRT_PR_Bits.TYP */
#define IFX_CAN_SRT_PR_TYP_OFF (13u)

/** \brief Length for Ifx_CAN_SRT_PR_Bits.MD */
#define IFX_CAN_SRT_PR_MD_LEN (16u)

/** \brief Mask for Ifx_CAN_SRT_PR_Bits.MD */
#define IFX_CAN_SRT_PR_MD_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_SRT_PR_Bits.MD */
#define IFX_CAN_SRT_PR_MD_OFF (16u)

/** \brief Length for Ifx_CAN_XRT_UCR_Bits.Mode */
#define IFX_CAN_XRT_UCR_MODE_LEN (2u)

/** \brief Mask for Ifx_CAN_XRT_UCR_Bits.Mode */
#define IFX_CAN_XRT_UCR_MODE_MSK (0x3u)

/** \brief Offset for Ifx_CAN_XRT_UCR_Bits.Mode */
#define IFX_CAN_XRT_UCR_MODE_OFF (0u)

/** \brief Length for Ifx_CAN_XRT_UCR_Bits.DID */
#define IFX_CAN_XRT_UCR_DID_LEN (6u)

/** \brief Mask for Ifx_CAN_XRT_UCR_Bits.DID */
#define IFX_CAN_XRT_UCR_DID_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_XRT_UCR_Bits.DID */
#define IFX_CAN_XRT_UCR_DID_OFF (2u)

/** \brief Length for Ifx_CAN_XRT_UCR_Bits.FDFM */
#define IFX_CAN_XRT_UCR_FDFM_LEN (1u)

/** \brief Mask for Ifx_CAN_XRT_UCR_Bits.FDFM */
#define IFX_CAN_XRT_UCR_FDFM_MSK (0x1u)

/** \brief Offset for Ifx_CAN_XRT_UCR_Bits.FDFM */
#define IFX_CAN_XRT_UCR_FDFM_OFF (10u)

/** \brief Length for Ifx_CAN_XRT_UCR_Bits.FDF */
#define IFX_CAN_XRT_UCR_FDF_LEN (1u)

/** \brief Mask for Ifx_CAN_XRT_UCR_Bits.FDF */
#define IFX_CAN_XRT_UCR_FDF_MSK (0x1u)

/** \brief Offset for Ifx_CAN_XRT_UCR_Bits.FDF */
#define IFX_CAN_XRT_UCR_FDF_OFF (11u)

/** \brief Length for Ifx_CAN_XRT_UCR_Bits.DLC */
#define IFX_CAN_XRT_UCR_DLC_LEN (4u)

/** \brief Mask for Ifx_CAN_XRT_UCR_Bits.DLC */
#define IFX_CAN_XRT_UCR_DLC_MSK (0xfu)

/** \brief Offset for Ifx_CAN_XRT_UCR_Bits.DLC */
#define IFX_CAN_XRT_UCR_DLC_OFF (12u)

/** \brief Length for Ifx_CAN_XRT_UCR_Bits.IDXOR */
#define IFX_CAN_XRT_UCR_IDXOR_LEN (11u)

/** \brief Mask for Ifx_CAN_XRT_UCR_Bits.IDXOR */
#define IFX_CAN_XRT_UCR_IDXOR_MSK (0x7ffu)

/** \brief Offset for Ifx_CAN_XRT_UCR_Bits.IDXOR */
#define IFX_CAN_XRT_UCR_IDXOR_OFF (16u)

/** \brief Length for Ifx_CAN_XRT_UCR_Bits.IDSHIFT */
#define IFX_CAN_XRT_UCR_IDSHIFT_LEN (3u)

/** \brief Mask for Ifx_CAN_XRT_UCR_Bits.IDSHIFT */
#define IFX_CAN_XRT_UCR_IDSHIFT_MSK (0x7u)

/** \brief Offset for Ifx_CAN_XRT_UCR_Bits.IDSHIFT */
#define IFX_CAN_XRT_UCR_IDSHIFT_OFF (29u)

/** \brief Length for Ifx_CAN_XRT_MCR_Bits.Mode */
#define IFX_CAN_XRT_MCR_MODE_LEN (2u)

/** \brief Mask for Ifx_CAN_XRT_MCR_Bits.Mode */
#define IFX_CAN_XRT_MCR_MODE_MSK (0x3u)

/** \brief Offset for Ifx_CAN_XRT_MCR_Bits.Mode */
#define IFX_CAN_XRT_MCR_MODE_OFF (0u)

/** \brief Length for Ifx_CAN_XRT_MCR_Bits.DID0 */
#define IFX_CAN_XRT_MCR_DID0_LEN (6u)

/** \brief Mask for Ifx_CAN_XRT_MCR_Bits.DID0 */
#define IFX_CAN_XRT_MCR_DID0_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_XRT_MCR_Bits.DID0 */
#define IFX_CAN_XRT_MCR_DID0_OFF (2u)

/** \brief Length for Ifx_CAN_XRT_MCR_Bits.DID1 */
#define IFX_CAN_XRT_MCR_DID1_LEN (6u)

/** \brief Mask for Ifx_CAN_XRT_MCR_Bits.DID1 */
#define IFX_CAN_XRT_MCR_DID1_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_XRT_MCR_Bits.DID1 */
#define IFX_CAN_XRT_MCR_DID1_OFF (10u)

/** \brief Length for Ifx_CAN_XRT_MCR_Bits.DID2 */
#define IFX_CAN_XRT_MCR_DID2_LEN (6u)

/** \brief Mask for Ifx_CAN_XRT_MCR_Bits.DID2 */
#define IFX_CAN_XRT_MCR_DID2_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_XRT_MCR_Bits.DID2 */
#define IFX_CAN_XRT_MCR_DID2_OFF (18u)

/** \brief Length for Ifx_CAN_XRT_MCR_Bits.DID3 */
#define IFX_CAN_XRT_MCR_DID3_LEN (6u)

/** \brief Mask for Ifx_CAN_XRT_MCR_Bits.DID3 */
#define IFX_CAN_XRT_MCR_DID3_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_XRT_MCR_Bits.DID3 */
#define IFX_CAN_XRT_MCR_DID3_OFF (26u)

/** \brief Length for Ifx_CAN_XRT_PR_Bits.Mode */
#define IFX_CAN_XRT_PR_MODE_LEN (2u)

/** \brief Mask for Ifx_CAN_XRT_PR_Bits.Mode */
#define IFX_CAN_XRT_PR_MODE_MSK (0x3u)

/** \brief Offset for Ifx_CAN_XRT_PR_Bits.Mode */
#define IFX_CAN_XRT_PR_MODE_OFF (0u)

/** \brief Length for Ifx_CAN_XRT_PR_Bits.DID */
#define IFX_CAN_XRT_PR_DID_LEN (6u)

/** \brief Mask for Ifx_CAN_XRT_PR_Bits.DID */
#define IFX_CAN_XRT_PR_DID_MSK (0x3fu)

/** \brief Offset for Ifx_CAN_XRT_PR_Bits.DID */
#define IFX_CAN_XRT_PR_DID_OFF (2u)

/** \brief Length for Ifx_CAN_XRT_PR_Bits.TYP */
#define IFX_CAN_XRT_PR_TYP_LEN (3u)

/** \brief Mask for Ifx_CAN_XRT_PR_Bits.TYP */
#define IFX_CAN_XRT_PR_TYP_MSK (0x7u)

/** \brief Offset for Ifx_CAN_XRT_PR_Bits.TYP */
#define IFX_CAN_XRT_PR_TYP_OFF (13u)

/** \brief Length for Ifx_CAN_SFR_FR_Bits.FR1 */
#define IFX_CAN_SFR_FR_FR1_LEN (16u)

/** \brief Mask for Ifx_CAN_SFR_FR_Bits.FR1 */
#define IFX_CAN_SFR_FR_FR1_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_SFR_FR_Bits.FR1 */
#define IFX_CAN_SFR_FR_FR1_OFF (0u)

/** \brief Length for Ifx_CAN_SFR_FR_Bits.FR2 */
#define IFX_CAN_SFR_FR_FR2_LEN (16u)

/** \brief Mask for Ifx_CAN_SFR_FR_Bits.FR2 */
#define IFX_CAN_SFR_FR_FR2_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_SFR_FR_Bits.FR2 */
#define IFX_CAN_SFR_FR_FR2_OFF (16u)

/** \brief Length for Ifx_CAN_XFR_FR_Bits.FR1 */
#define IFX_CAN_XFR_FR_FR1_LEN (16u)

/** \brief Mask for Ifx_CAN_XFR_FR_Bits.FR1 */
#define IFX_CAN_XFR_FR_FR1_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_XFR_FR_Bits.FR1 */
#define IFX_CAN_XFR_FR_FR1_OFF (0u)

/** \brief Length for Ifx_CAN_XFR_FR_Bits.FR2 */
#define IFX_CAN_XFR_FR_FR2_LEN (16u)

/** \brief Mask for Ifx_CAN_XFR_FR_Bits.FR2 */
#define IFX_CAN_XFR_FR_FR2_MSK (0xffffu)

/** \brief Offset for Ifx_CAN_XFR_FR_Bits.FR2 */
#define IFX_CAN_XFR_FR_FR2_OFF (16u)

/** \brief Length for Ifx_CAN_STSD_RTS_Bits.TS */
#define IFX_CAN_STSD_RTS_TS_LEN (32u)

/** \brief Mask for Ifx_CAN_STSD_RTS_Bits.TS */
#define IFX_CAN_STSD_RTS_TS_MSK (0xffffffffu)

/** \brief Offset for Ifx_CAN_STSD_RTS_Bits.TS */
#define IFX_CAN_STSD_RTS_TS_OFF (0u)

/** \brief Length for Ifx_CAN_XTSD_RTS_Bits.TS */
#define IFX_CAN_XTSD_RTS_TS_LEN (32u)

/** \brief Mask for Ifx_CAN_XTSD_RTS_Bits.TS */
#define IFX_CAN_XTSD_RTS_TS_MSK (0xffffffffu)

/** \brief Offset for Ifx_CAN_XTSD_RTS_Bits.TS */
#define IFX_CAN_XTSD_RTS_TS_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCAN_BF_H */
