Timing Analyzer report for au_filter
Sat Jul 16 17:16:33 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_rst'
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'bclk'
 15. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'sys_clk'
 17. Slow 1200mV 85C Model Hold: 'sys_rst'
 18. Slow 1200mV 85C Model Hold: 'sys_clk'
 19. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'bclk'
 22. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Recovery: 'sys_clk'
 25. Slow 1200mV 85C Model Removal: 'sys_clk'
 26. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'sys_rst'
 36. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'bclk'
 38. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Setup: 'sys_clk'
 40. Slow 1200mV 0C Model Hold: 'sys_rst'
 41. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Hold: 'sys_clk'
 44. Slow 1200mV 0C Model Hold: 'bclk'
 45. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Recovery: 'sys_clk'
 48. Slow 1200mV 0C Model Removal: 'sys_clk'
 49. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'sys_rst'
 58. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 60. Fast 1200mV 0C Model Setup: 'bclk'
 61. Fast 1200mV 0C Model Setup: 'sys_clk'
 62. Fast 1200mV 0C Model Hold: 'sys_rst'
 63. Fast 1200mV 0C Model Hold: 'sys_clk'
 64. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 66. Fast 1200mV 0C Model Hold: 'bclk'
 67. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 69. Fast 1200mV 0C Model Recovery: 'sys_clk'
 70. Fast 1200mV 0C Model Removal: 'sys_clk'
 71. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 72. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths Summary
 87. Clock Status Summary
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. Unconstrained Input Ports
 91. Unconstrained Output Ports
 92. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; au_filter                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.9%      ;
;     Processor 3            ;   9.0%      ;
;     Processor 4            ;   8.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------+-----------+-----------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period    ; Frequency  ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+-----------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; bclk                                                 ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { bclk }                                                 ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25000.000 ; 0.04 MHz   ; 0.000 ; 12500.000 ; 50.00      ; 1250      ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 4166.666  ; 0.24 MHz   ; 0.000 ; 2083.333  ; 50.00      ; 625       ; 3           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; sys_clk                                              ; Base      ; 20.000    ; 50.0 MHz   ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { sys_clk }                                              ;
; sys_rst                                              ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { sys_rst }                                              ;
+------------------------------------------------------+-----------+-----------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 36.95 MHz  ; 36.95 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 125.72 MHz ; 125.72 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 179.99 MHz ; 179.99 MHz      ; sys_clk                                              ;                                                               ;
; 298.15 MHz ; 250.0 MHz       ; bclk                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sys_rst                                              ; -4.670 ; -82.858       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.080 ; -598.501      ;
; bclk                                                 ; -2.354 ; -94.044       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -1.712 ; -192.986      ;
; sys_clk                                              ; 14.444 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sys_rst                                              ; -2.028 ; -7.595        ;
; sys_clk                                              ; 0.409  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.430  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.432  ; 0.000         ;
; bclk                                                 ; 0.524  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.736 ; -7974.622     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -2.045 ; -4145.551     ;
; sys_clk                                              ; -0.464 ; -54.588       ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sys_clk                                              ; -0.085 ; -23.506       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.497  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.502  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+------------------------------------------------------+-----------+---------------+
; Clock                                                ; Slack     ; End Point TNS ;
+------------------------------------------------------+-----------+---------------+
; bclk                                                 ; -3.000    ; -90.733       ;
; sys_rst                                              ; -3.000    ; -3.000        ;
; sys_clk                                              ; 9.467     ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2083.022  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12499.689 ; 0.000         ;
+------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_rst'                                                                                                                           ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node       ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -4.670 ; receive_left_data_buf[1]  ; eq_din[1]~5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.875      ; 5.972      ;
; -4.601 ; receive_left_data_buf[0]  ; eq_din[0]~1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.875      ; 6.091      ;
; -4.377 ; receive_left_data_buf[6]  ; eq_din[6]~25  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.383      ; 6.183      ;
; -4.340 ; receive_left_data_buf[8]  ; eq_din[8]~33  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.098      ; 6.226      ;
; -4.187 ; receive_left_data_buf[2]  ; eq_din[2]~9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.370      ; 5.991      ;
; -4.148 ; receive_left_data_buf[11] ; eq_din[11]~45 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.379      ; 5.959      ;
; -4.141 ; receive_left_data_buf[12] ; eq_din[12]~49 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.097      ; 6.215      ;
; -4.135 ; receive_left_data_buf[3]  ; eq_din[3]~13  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.386      ; 6.139      ;
; -4.132 ; receive_left_data_buf[5]  ; eq_din[5]~21  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.383      ; 6.121      ;
; -4.099 ; receive_left_data_buf[15] ; eq_din[15]~61 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.099      ; 6.169      ;
; -4.097 ; receive_left_data_buf[18] ; eq_din[18]~77 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.083      ; 6.150      ;
; -4.074 ; receive_left_data_buf[20] ; eq_din[20]~81 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.082      ; 6.132      ;
; -4.055 ; receive_left_data_buf[22] ; eq_din[22]~93 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.376      ; 6.046      ;
; -4.019 ; receive_left_data_buf[21] ; eq_din[21]~85 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.079      ; 6.072      ;
; -4.019 ; receive_left_data_buf[17] ; eq_din[17]~69 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.266      ; 6.063      ;
; -3.996 ; receive_left_data_buf[14] ; eq_din[14]~57 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.096      ; 6.066      ;
; -3.972 ; receive_left_data_buf[19] ; eq_din[19]~73 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.083      ; 6.031      ;
; -3.962 ; receive_left_data_buf[23] ; eq_din[23]~89 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.376      ; 5.953      ;
; -3.923 ; receive_left_data_buf[16] ; eq_din[16]~65 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.099      ; 5.999      ;
; -3.911 ; receive_left_data_buf[4]  ; eq_din[4]~17  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.386      ; 5.912      ;
; 0.854  ; receive_left_data_buf[7]  ; eq_din[7]~29  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.601      ; 0.723      ;
; 1.346  ; receive_left_data_buf[9]  ; eq_din[9]~37  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.096      ; 0.723      ;
; 1.352  ; receive_left_data_buf[13] ; eq_din[13]~53 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.099      ; 0.723      ;
; 1.361  ; receive_left_data_buf[10] ; eq_din[10]~41 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.111      ; 0.723      ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+------------------------------------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                              ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -3.080 ; i2s:i2s_inst|receive_left_data[23] ; receive_left_data_buf[23]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.430     ; 1.591      ;
; -3.058 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 3.505      ;
; -2.892 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.025     ; 3.308      ;
; -2.865 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 3.312      ;
; -2.864 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 3.311      ;
; -2.850 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.414      ; 3.705      ;
; -2.850 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.414      ; 3.705      ;
; -2.848 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.414      ; 3.703      ;
; -2.847 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.414      ; 3.702      ;
; -2.842 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.025     ; 3.258      ;
; -2.842 ; i2s:i2s_inst|receive_left_data[9]  ; receive_left_data_buf[9]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.534     ; 1.249      ;
; -2.831 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 3.275      ;
; -2.829 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 3.273      ;
; -2.812 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.415      ; 3.668      ;
; -2.811 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.415      ; 3.667      ;
; -2.809 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.415      ; 3.665      ;
; -2.806 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][17]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.004      ; 3.251      ;
; -2.806 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.415      ; 3.662      ;
; -2.785 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.027     ; 3.199      ;
; -2.780 ; i2s:i2s_inst|receive_left_data[13] ; receive_left_data_buf[13]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.471     ; 1.250      ;
; -2.764 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.028     ; 3.177      ;
; -2.750 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][18]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.004     ; 3.187      ;
; -2.746 ; i2s:i2s_inst|receive_left_data[10] ; receive_left_data_buf[10]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 1.250      ;
; -2.739 ; i2s:i2s_inst|receive_left_data[16] ; receive_left_data_buf[16]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.798     ; 0.882      ;
; -2.737 ; i2s:i2s_inst|receive_left_data[14] ; receive_left_data_buf[14]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.798     ; 0.880      ;
; -2.737 ; i2s:i2s_inst|receive_left_data[15] ; receive_left_data_buf[15]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.798     ; 0.880      ;
; -2.735 ; i2s:i2s_inst|receive_left_data[22] ; receive_left_data_buf[22]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.430     ; 1.246      ;
; -2.734 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 3.182      ;
; -2.733 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 3.181      ;
; -2.732 ; i2s:i2s_inst|receive_left_data[21] ; receive_left_data_buf[21]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.430     ; 1.243      ;
; -2.732 ; i2s:i2s_inst|receive_left_data[20] ; receive_left_data_buf[20]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.430     ; 1.243      ;
; -2.695 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.126      ;
; -2.692 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.123      ;
; -2.687 ; i2s:i2s_inst|receive_left_data[2]  ; receive_left_data_buf[2]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.534     ; 1.094      ;
; -2.685 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 3.133      ;
; -2.685 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 3.133      ;
; -2.683 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 3.131      ;
; -2.683 ; i2s:i2s_inst|receive_left_data[8]  ; receive_left_data_buf[8]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.534     ; 1.090      ;
; -2.673 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.104      ;
; -2.663 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.005     ; 3.099      ;
; -2.662 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.005     ; 3.098      ;
; -2.657 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][22]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 3.101      ;
; -2.656 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 3.100      ;
; -2.642 ; i2s:i2s_inst|receive_left_data[6]  ; receive_left_data_buf[6]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.491     ; 1.092      ;
; -2.641 ; i2s:i2s_inst|receive_left_data[5]  ; receive_left_data_buf[5]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.491     ; 1.091      ;
; -2.641 ; i2s:i2s_inst|receive_left_data[17] ; receive_left_data_buf[17]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.701     ; 0.881      ;
; -2.629 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 3.049      ;
; -2.622 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.004      ; 3.067      ;
; -2.622 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.004      ; 3.067      ;
; -2.622 ; i2s:i2s_inst|receive_left_data[12] ; receive_left_data_buf[12]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.471     ; 1.092      ;
; -2.621 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.004      ; 3.066      ;
; -2.621 ; i2s:i2s_inst|receive_left_data[11] ; receive_left_data_buf[11]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.471     ; 1.091      ;
; -2.611 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.028     ; 3.024      ;
; -2.608 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.028     ; 3.021      ;
; -2.589 ; i2s:i2s_inst|receive_left_data[3]  ; receive_left_data_buf[3]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 1.093      ;
; -2.587 ; i2s:i2s_inst|receive_left_data[4]  ; receive_left_data_buf[4]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 1.091      ;
; -2.582 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.029     ; 2.994      ;
; -2.580 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.029     ; 2.992      ;
; -2.568 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.407      ; 3.416      ;
; -2.559 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][19]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.004     ; 2.996      ;
; -2.556 ; i2s:i2s_inst|receive_left_data[19] ; receive_left_data_buf[19]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.430     ; 1.067      ;
; -2.555 ; i2s:i2s_inst|receive_left_data[18] ; receive_left_data_buf[18]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.430     ; 1.066      ;
; -2.528 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 2.976      ;
; -2.520 ; eq_din[6]~25                       ; eq_din[6]~_emulated                                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 0.562      ;
; -2.518 ; eq_din[3]~13                       ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.907     ; 0.552      ;
; -2.516 ; eq_din[6]~25                       ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 0.558      ;
; -2.516 ; eq_din[4]~17                       ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.907     ; 0.550      ;
; -2.515 ; eq_din[4]~17                       ; eq_din[4]~_emulated                                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.907     ; 0.549      ;
; -2.514 ; eq_din[11]~45                      ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.894     ; 0.561      ;
; -2.512 ; eq_din[11]~45                      ; eq_din[11]~_emulated                                 ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.894     ; 0.559      ;
; -2.512 ; eq_din[3]~13                       ; eq_din[3]~_emulated                                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.907     ; 0.546      ;
; -2.510 ; eq_din[2]~9                        ; eq_din[2]~_emulated                                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.891     ; 0.560      ;
; -2.510 ; eq_din[2]~9                        ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.891     ; 0.560      ;
; -2.508 ; eq_din[5]~21                       ; eq_din[5]~_emulated                                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 0.550      ;
; -2.507 ; eq_din[5]~21                       ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.899     ; 0.549      ;
; -2.505 ; eq_din[23]~89                      ; eq_din[23]~_emulated                                 ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.896     ; 0.550      ;
; -2.505 ; eq_din[22]~93                      ; eq_din[22]~_emulated                                 ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.896     ; 0.550      ;
; -2.504 ; eq_din[23]~89                      ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.896     ; 0.549      ;
; -2.504 ; eq_din[22]~93                      ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][22]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.896     ; 0.549      ;
; -2.481 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.349      ;
; -2.477 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.029     ; 2.889      ;
; -2.465 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.027     ; 2.879      ;
; -2.464 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 2.884      ;
; -2.461 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.027     ; 2.875      ;
; -2.460 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.027     ; 2.874      ;
; -2.459 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.416      ; 3.316      ;
; -2.454 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.428      ; 3.323      ;
; -2.448 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.006      ; 3.395      ;
; -2.408 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.409      ; 3.258      ;
; -2.406 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.409      ; 3.256      ;
; -2.405 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.409      ; 3.255      ;
; -2.404 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.409      ; 3.254      ;
; -2.399 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.270      ;
; -2.387 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.481      ; 3.309      ;
; -2.387 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.481      ; 3.309      ;
; -2.387 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.481      ; 3.309      ;
; -2.382 ; eq_din[17]~69                      ; eq_din[17]~_emulated                                 ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.773     ; 0.550      ;
; -2.382 ; eq_din[17]~69                      ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][17]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.773     ; 0.550      ;
; -2.372 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.410      ; 3.223      ;
; -2.372 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.410      ; 3.223      ;
+--------+------------------------------------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'bclk'                                                                                                           ;
+--------+---------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.354 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.076     ; 3.299      ;
; -2.354 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.076     ; 3.299      ;
; -2.340 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 3.267      ;
; -2.340 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 3.267      ;
; -2.340 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 3.267      ;
; -2.324 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.211      ;
; -2.324 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.211      ;
; -2.324 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.211      ;
; -2.324 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.211      ;
; -2.324 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.211      ;
; -2.324 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.211      ;
; -2.258 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.076     ; 3.203      ;
; -2.258 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.076     ; 3.203      ;
; -2.252 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 3.261      ;
; -2.252 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 3.261      ;
; -2.252 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 3.261      ;
; -2.244 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 3.171      ;
; -2.244 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 3.171      ;
; -2.244 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 3.171      ;
; -2.228 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.115      ;
; -2.228 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.115      ;
; -2.228 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.115      ;
; -2.228 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.115      ;
; -2.228 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.115      ;
; -2.228 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 3.115      ;
; -2.156 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 3.165      ;
; -2.156 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 3.165      ;
; -2.156 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 3.165      ;
; -2.144 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.127      ; 3.292      ;
; -2.119 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.076     ; 3.064      ;
; -2.119 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.076     ; 3.064      ;
; -2.105 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 3.032      ;
; -2.105 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 3.032      ;
; -2.105 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 3.032      ;
; -2.104 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[0]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.991      ;
; -2.104 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.991      ;
; -2.104 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.991      ;
; -2.100 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 1.000        ; -0.123     ; 2.998      ;
; -2.100 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 1.000        ; -0.123     ; 2.998      ;
; -2.100 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 1.000        ; -0.123     ; 2.998      ;
; -2.089 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.976      ;
; -2.089 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.976      ;
; -2.089 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.976      ;
; -2.089 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.976      ;
; -2.089 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.976      ;
; -2.089 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.976      ;
; -2.048 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.127      ; 3.196      ;
; -2.017 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 3.026      ;
; -2.017 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 3.026      ;
; -2.017 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 3.026      ;
; -2.008 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[0]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.895      ;
; -2.008 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.895      ;
; -2.008 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.895      ;
; -2.004 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 1.000        ; -0.123     ; 2.902      ;
; -2.004 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 1.000        ; -0.123     ; 2.902      ;
; -2.004 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 1.000        ; -0.123     ; 2.902      ;
; -1.986 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.076     ; 2.931      ;
; -1.986 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.076     ; 2.931      ;
; -1.977 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 1.000        ; 0.246      ; 3.244      ;
; -1.977 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[15] ; bclk         ; bclk        ; 1.000        ; 0.246      ; 3.244      ;
; -1.977 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[14] ; bclk         ; bclk        ; 1.000        ; 0.246      ; 3.244      ;
; -1.972 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 2.899      ;
; -1.972 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 2.899      ;
; -1.972 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 2.899      ;
; -1.956 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.843      ;
; -1.956 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.843      ;
; -1.956 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.843      ;
; -1.956 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.843      ;
; -1.956 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.843      ;
; -1.956 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.843      ;
; -1.909 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.127      ; 3.057      ;
; -1.884 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 2.893      ;
; -1.884 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 2.893      ;
; -1.884 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.012     ; 2.893      ;
; -1.881 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 1.000        ; 0.246      ; 3.148      ;
; -1.881 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[15] ; bclk         ; bclk        ; 1.000        ; 0.246      ; 3.148      ;
; -1.881 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[14] ; bclk         ; bclk        ; 1.000        ; 0.246      ; 3.148      ;
; -1.869 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[0]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.756      ;
; -1.869 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.756      ;
; -1.869 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.756      ;
; -1.865 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 1.000        ; -0.123     ; 2.763      ;
; -1.865 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 1.000        ; -0.123     ; 2.763      ;
; -1.865 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 1.000        ; -0.123     ; 2.763      ;
; -1.776 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.127      ; 2.924      ;
; -1.765 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.076     ; 2.710      ;
; -1.765 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.076     ; 2.710      ;
; -1.751 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 2.678      ;
; -1.751 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 2.678      ;
; -1.751 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.094     ; 2.678      ;
; -1.742 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 1.000        ; 0.246      ; 3.009      ;
; -1.742 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[15] ; bclk         ; bclk        ; 1.000        ; 0.246      ; 3.009      ;
; -1.742 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[14] ; bclk         ; bclk        ; 1.000        ; 0.246      ; 3.009      ;
; -1.736 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[0]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.623      ;
; -1.736 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.623      ;
; -1.736 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.623      ;
; -1.735 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.622      ;
; -1.735 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.622      ;
; -1.735 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.622      ;
; -1.735 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.622      ;
; -1.735 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.134     ; 2.622      ;
+--------+---------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                    ;
+--------+-----------+----------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                            ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.712 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 3.099      ;
; -1.712 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 3.099      ;
; -1.710 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 3.097      ;
; -1.709 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 3.096      ;
; -1.674 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 3.061      ;
; -1.673 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 3.060      ;
; -1.671 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 3.058      ;
; -1.671 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 3.058      ;
; -1.510 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 2.897      ;
; -1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 2.896      ;
; -1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 2.894      ;
; -1.506 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 2.893      ;
; -1.487 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 2.874      ;
; -1.487 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 2.874      ;
; -1.484 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 2.871      ;
; -1.484 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.446      ; 2.871      ;
; -1.459 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.413      ; 2.813      ;
; -1.432 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.438      ; 2.811      ;
; -1.430 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.413      ; 2.784      ;
; -1.358 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.404      ; 2.703      ;
; -1.331 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.413      ; 2.685      ;
; -1.318 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.413      ; 2.672      ;
; -1.308 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.466      ; 2.715      ;
; -1.298 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.411      ; 2.650      ;
; -1.276 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.413      ; 2.630      ;
; -1.276 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.413      ; 2.630      ;
; -1.275 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.413      ; 2.629      ;
; -1.271 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.021     ; 2.191      ;
; -1.270 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.440      ; 2.651      ;
; -1.270 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.440      ; 2.651      ;
; -1.269 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.440      ; 2.650      ;
; -1.268 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.440      ; 2.649      ;
; -1.265 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.021     ; 2.185      ;
; -1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.389      ; 2.593      ;
; -1.261 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.438      ; 2.640      ;
; -1.259 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.462      ; 2.662      ;
; -1.245 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.437      ; 2.623      ;
; -1.245 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.437      ; 2.623      ;
; -1.244 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.437      ; 2.622      ;
; -1.244 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.437      ; 2.622      ;
; -1.241 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.440      ; 2.622      ;
; -1.215 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.404      ; 2.560      ;
; -1.213 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.454      ; 2.608      ;
; -1.210 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.436      ; 2.587      ;
; -1.209 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.436      ; 2.586      ;
; -1.209 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.436      ; 2.586      ;
; -1.209 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.436      ; 2.586      ;
; -1.200 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.466      ; 2.607      ;
; -1.193 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.021     ; 2.113      ;
; -1.187 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.413      ; 2.541      ;
; -1.183 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.413      ; 2.537      ;
; -1.181 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.413      ; 2.535      ;
; -1.172 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.411      ; 2.524      ;
; -1.169 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.465      ; 2.575      ;
; -1.169 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.465      ; 2.575      ;
; -1.168 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.465      ; 2.574      ;
; -1.165 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.465      ; 2.571      ;
; -1.159 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.419      ; 2.519      ;
; -1.158 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.419      ; 2.518      ;
; -1.157 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.452      ; 2.550      ;
; -1.157 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.452      ; 2.550      ;
; -1.157 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.447      ; 2.545      ;
; -1.156 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.440      ; 2.537      ;
; -1.156 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.440      ; 2.537      ;
; -1.156 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.447      ; 2.544      ;
; -1.156 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.447      ; 2.544      ;
; -1.155 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.440      ; 2.536      ;
; -1.155 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.440      ; 2.536      ;
; -1.155 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.452      ; 2.548      ;
; -1.154 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.452      ; 2.547      ;
; -1.153 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.447      ; 2.541      ;
; -1.152 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.462      ; 2.555      ;
; -1.141 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.418      ; 2.500      ;
; -1.135 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.021     ; 2.055      ;
; -1.130 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.389      ; 2.460      ;
; -1.124 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.440      ; 2.505      ;
; -1.107 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.437      ; 2.485      ;
; -1.107 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.437      ; 2.485      ;
; -1.107 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.437      ; 2.485      ;
; -1.106 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.437      ; 2.484      ;
; -1.106 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.453      ; 2.500      ;
; -1.105 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.453      ; 2.499      ;
; -1.103 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.453      ; 2.497      ;
; -1.099 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.453      ; 2.493      ;
; -1.088 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.454      ; 2.483      ;
; -1.087 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.436      ; 2.464      ;
; -1.087 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.436      ; 2.464      ;
; -1.087 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.436      ; 2.464      ;
; -1.087 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.436      ; 2.464      ;
; -1.075 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.438      ; 2.454      ;
; -1.072 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.438      ; 2.451      ;
; -1.070 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.419      ; 2.430      ;
; -1.070 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.438      ; 2.449      ;
; -1.070 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.438      ; 2.449      ;
; -1.069 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.419      ; 2.429      ;
; -1.069 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.408      ; 2.418      ;
; -1.066 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.408      ; 2.415      ;
; -1.066 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.408      ; 2.415      ;
; -1.065 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.490      ; 2.496      ;
; -1.057 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.490      ; 2.488      ;
+--------+-----------+----------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 14.444 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 5.459      ;
; 14.590 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 5.313      ;
; 14.620 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 5.283      ;
; 14.632 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 5.300      ;
; 14.651 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 5.281      ;
; 14.736 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 5.167      ;
; 14.766 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 5.137      ;
; 14.778 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 5.154      ;
; 14.797 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 5.135      ;
; 14.882 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 5.021      ;
; 14.912 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 4.991      ;
; 14.924 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 5.008      ;
; 14.943 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.989      ;
; 15.000 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.933      ;
; 15.028 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[31]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 4.875      ;
; 15.045 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.887      ;
; 15.058 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[32]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 4.845      ;
; 15.070 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[32]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.862      ;
; 15.089 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.843      ;
; 15.134 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.801      ;
; 15.146 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.787      ;
; 15.150 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.783      ;
; 15.154 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.778      ;
; 15.171 ; eq_data_buf[18]                                                                                                                                                                                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][18]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.643      ; 6.393      ;
; 15.174 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[29]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 4.729      ;
; 15.176 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.757      ;
; 15.180 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.181 ; eq_data_buf[6]                                                                                                                                                                                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][6]                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.638      ; 6.378      ;
; 15.191 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.741      ;
; 15.204 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[30]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 4.699      ;
; 15.216 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[30]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.716      ;
; 15.221 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.711      ;
; 15.235 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[31]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.697      ;
; 15.276 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.657      ;
; 15.280 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.655      ;
; 15.292 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.641      ;
; 15.296 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.637      ;
; 15.298 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.637      ;
; 15.300 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.632      ;
; 15.306 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.627      ;
; 15.319 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[27]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.099     ; 4.583      ;
; 15.322 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.611      ;
; 15.326 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.607      ;
; 15.327 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[0]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.608      ;
; 15.330 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.602      ;
; 15.337 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.595      ;
; 15.350 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[28]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.098     ; 4.553      ;
; 15.362 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[28]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.570      ;
; 15.367 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.565      ;
; 15.370 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[1]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.565      ;
; 15.381 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[29]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.551      ;
; 15.383 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2]                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38]                                     ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.044      ; 4.662      ;
; 15.385 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[0]                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38]                                     ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.044      ; 4.660      ;
; 15.386 ; eq_data_buf[7]                                                                                                                                                                                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][7]                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.652      ; 6.187      ;
; 15.400 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[1]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.535      ;
; 15.413 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2]                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39]                                     ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.044      ; 4.632      ;
; 15.415 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[0]                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39]                                     ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.044      ; 4.630      ;
; 15.422 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.511      ;
; 15.426 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.509      ;
; 15.438 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.495      ;
; 15.442 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.491      ;
; 15.444 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.491      ;
; 15.446 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.486      ;
; 15.452 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.481      ;
; 15.453 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[0]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.482      ;
; 15.465 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[4]                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38]                                     ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.044      ; 4.580      ;
; 15.465 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[25]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.099     ; 4.437      ;
; 15.468 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.465      ;
; 15.472 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.461      ;
; 15.473 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[0]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.462      ;
; 15.476 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.456      ;
; 15.482 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[5]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.451      ;
; 15.483 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.449      ;
; 15.484 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[2]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.451      ;
; 15.492 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[6]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.441      ;
; 15.495 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[4]                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39]                                     ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.044      ; 4.550      ;
; 15.495 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[26]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.099     ; 4.407      ;
; 15.499 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[9]                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39]                                     ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.044      ; 4.546      ;
; 15.507 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[26]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.070     ; 4.424      ;
; 15.512 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[5]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.068     ; 4.421      ;
; 15.513 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[3]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.422      ;
; 15.513 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.069     ; 4.419      ;
; 15.516 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[1]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.419      ;
; 15.526 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                                              ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[27]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.070     ; 4.405      ;
; 15.527 ; eq_data_buf[22]                                                                                                                                                                                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][22]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.581      ; 5.975      ;
; 15.528 ; eq_data_buf[4]                                                                                                                                                                                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][4]                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.638      ; 6.031      ;
; 15.529 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2]                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[36]                                     ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.044      ; 4.516      ;
; 15.531 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[0]                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[36]                                     ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.044      ; 4.514      ;
; 15.543 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[3]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.392      ;
; 15.546 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[1]                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                            ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.066     ; 4.389      ;
; 15.559 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2]                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[37]                                     ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.044      ; 4.486      ;
; 15.560 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[0] ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.123     ; 4.069      ;
; 15.560 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[1] ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.123     ; 4.069      ;
; 15.560 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2] ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.123     ; 4.069      ;
; 15.560 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[3] ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.123     ; 4.069      ;
; 15.560 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[4] ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.123     ; 4.069      ;
; 15.560 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[5] ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.123     ; 4.069      ;
; 15.560 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[6] ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.123     ; 4.069      ;
; 15.560 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[7] ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.123     ; 4.069      ;
; 15.560 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[8] ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.123     ; 4.069      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_rst'                                                                                                                            ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node       ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.028 ; receive_left_data_buf[10] ; eq_din[10]~41 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.611      ; 0.663      ;
; -2.015 ; receive_left_data_buf[13] ; eq_din[13]~53 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.598      ; 0.663      ;
; -2.014 ; receive_left_data_buf[9]  ; eq_din[9]~37  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.597      ; 0.663      ;
; -1.538 ; receive_left_data_buf[7]  ; eq_din[7]~29  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.121      ; 0.663      ;
; 2.377  ; receive_left_data_buf[23] ; eq_din[23]~89 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.896      ; 5.353      ;
; 2.391  ; receive_left_data_buf[2]  ; eq_din[2]~9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.891      ; 5.362      ;
; 2.398  ; receive_left_data_buf[4]  ; eq_din[4]~17  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.907      ; 5.385      ;
; 2.484  ; receive_left_data_buf[22] ; eq_din[22]~93 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.896      ; 5.460      ;
; 2.525  ; receive_left_data_buf[11] ; eq_din[11]~45 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.894      ; 5.499      ;
; 2.547  ; receive_left_data_buf[3]  ; eq_din[3]~13  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.907      ; 5.534      ;
; 2.548  ; receive_left_data_buf[17] ; eq_din[17]~69 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.773      ; 5.401      ;
; 2.638  ; receive_left_data_buf[5]  ; eq_din[5]~21  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.899      ; 5.617      ;
; 2.659  ; receive_left_data_buf[6]  ; eq_din[6]~25  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.899      ; 5.638      ;
; 2.701  ; receive_left_data_buf[16] ; eq_din[16]~65 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.600      ; 5.381      ;
; 2.764  ; receive_left_data_buf[21] ; eq_din[21]~85 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.578      ; 5.422      ;
; 2.848  ; receive_left_data_buf[15] ; eq_din[15]~61 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.600      ; 5.528      ;
; 2.873  ; receive_left_data_buf[12] ; eq_din[12]~49 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.597      ; 5.550      ;
; 2.885  ; receive_left_data_buf[1]  ; eq_din[1]~5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.416      ; 5.381      ;
; 2.890  ; receive_left_data_buf[8]  ; eq_din[8]~33  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.598      ; 5.568      ;
; 2.893  ; receive_left_data_buf[14] ; eq_din[14]~57 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.597      ; 5.570      ;
; 2.899  ; receive_left_data_buf[19] ; eq_din[19]~73 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.582      ; 5.561      ;
; 2.900  ; receive_left_data_buf[0]  ; eq_din[0]~1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.417      ; 5.397      ;
; 2.902  ; receive_left_data_buf[20] ; eq_din[20]~81 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.581      ; 5.563      ;
; 2.925  ; receive_left_data_buf[18] ; eq_din[18]~77 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.582      ; 5.587      ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.409 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][17]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.144      ;
; 0.416 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][1]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.151      ;
; 0.418 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][14]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.153      ;
; 0.429 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][16]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.164      ;
; 0.438 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][23]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.172      ;
; 0.448 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][9]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.182      ;
; 0.448 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][15]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.183      ;
; 0.452 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.457 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][22]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.191      ;
; 0.469 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.196      ;
; 0.481 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][21]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.215      ;
; 0.486 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.778      ;
; 0.488 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][10]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.222      ;
; 0.492 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.785      ;
; 0.500 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][3]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][3]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][3]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][3]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][5]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][5]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][7]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][7]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][19]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][19]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][0]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][0]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][0]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][0]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][3]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][3]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][4]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][4]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][7]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][7]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][7]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][7]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][8]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][8]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][9]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][9]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][11]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][11]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][12]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][12]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][14]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][14]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][16]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][16]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][17]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][17]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][17]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][17]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][20]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][20]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][23]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][23]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[3][0]                          ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0]                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[3][0]                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[2][0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][2]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][2]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][2]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][2]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][4]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][4]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][6]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][6]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][8]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][8]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][9]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][9]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][12]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][12]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][15]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][15]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][20]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][20]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][21]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][21]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][22]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][22]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][22]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][22]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][23]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][23]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][4]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][4]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][5]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][5]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][6]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][6]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][16]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][16]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][17]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][17]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][20]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][20]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][21]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][21]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[2][0]                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[1][0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][1]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][1]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][2]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][2]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][18]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][18]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.797      ;
; 0.509 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.803      ;
; 0.631 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][8]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.365      ;
; 0.643 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.370      ;
; 0.668 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.961      ;
; 0.669 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[32]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.962      ;
; 0.671 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[14] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[14]                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.249      ; 1.132      ;
; 0.676 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.968      ;
; 0.678 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][12]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.416      ;
; 0.680 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][12]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][12]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.974      ;
; 0.681 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][10]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][10]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.974      ;
; 0.685 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.412      ;
; 0.688 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[6]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.415      ;
; 0.693 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][11]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.431      ;
; 0.695 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.988      ;
; 0.697 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][13]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][13]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.990      ;
; 0.698 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.425      ;
; 0.698 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[0][0]                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_we_reg      ; sys_clk      ; sys_clk     ; 0.000        ; 0.477      ; 1.429      ;
; 0.698 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[6]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][10]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][10]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][14]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][14]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][19]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][19]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][22]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][22]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][6]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][6]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][8]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][8]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][15]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][15]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][0]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][0]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][14]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][14]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][16]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][16]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][19]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][19]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.994      ;
; 0.700 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0]                          ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[1][0]                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.993      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.430 ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; mode                                                 ; mode                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.431 ; equalizer:equalizer_inst|iir3000_rom_addr[0]         ; equalizer:equalizer_inst|iir3000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; equalizer:equalizer_inst|state_3000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_3000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; equalizer:equalizer_inst|state_3000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_3000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; equalizer:equalizer_inst|iir200_rom_addr[0]          ; equalizer:equalizer_inst|iir200_rom_addr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; equalizer:equalizer_inst|iir600_rom_addr[0]          ; equalizer:equalizer_inst|iir600_rom_addr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; equalizer:equalizer_inst|iir2000_rom_addr[0]         ; equalizer:equalizer_inst|iir2000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir100_rom_addr[0]          ; equalizer:equalizer_inst|iir100_rom_addr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[2]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[1]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir1000_rom_addr[0]         ; equalizer:equalizer_inst|iir1000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|state_100.STA_CTRL_ST       ; equalizer:equalizer_inst|state_100.STA_CTRL_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|state_1000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_1000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|state_1000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_1000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|state_600.STA_CTRL_ST       ; equalizer:equalizer_inst|state_600.STA_CTRL_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|state_600.STA_CTRL_WK       ; equalizer:equalizer_inst|state_600.STA_CTRL_WK       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|state_2000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_2000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|state_2000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_2000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; equalizer:equalizer_inst|state_100.STA_CTRL_WK       ; equalizer:equalizer_inst|state_100.STA_CTRL_WK       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; equalizer:equalizer_inst|iir5000_rom_addr[0]         ; equalizer:equalizer_inst|iir5000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; equalizer:equalizer_inst|state_8000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_8000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; equalizer:equalizer_inst|state_8000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_8000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.443 ; equalizer:equalizer_inst|state_3000.CTRL_SIG         ; equalizer:equalizer_inst|state_3000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.758      ;
; 0.444 ; equalizer:equalizer_inst|state_1000.CTRL_SIG         ; equalizer:equalizer_inst|state_1000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.758      ;
; 0.444 ; equalizer:equalizer_inst|state_2000.SEND             ; equalizer:equalizer_inst|state_2000.SEND             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.758      ;
; 0.445 ; equalizer:equalizer_inst|state_100.CTRL_SIG          ; equalizer:equalizer_inst|state_100.CTRL_SIG          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.758      ;
; 0.445 ; equalizer:equalizer_inst|state_8000.CTRL_SIG         ; equalizer:equalizer_inst|state_8000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.758      ;
; 0.451 ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[2]  ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[1]  ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir8000_rom_addr[0]         ; equalizer:equalizer_inst|iir8000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[2]  ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[1]  ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|coe_ful_cnt[1]              ; equalizer:equalizer_inst|coe_ful_cnt[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|coe_ful_cnt[0]              ; equalizer:equalizer_inst|coe_ful_cnt[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|coe_ful_cnt[2]              ; equalizer:equalizer_inst|coe_ful_cnt[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|state_5000.CTRL_SIG         ; equalizer:equalizer_inst|state_5000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|state_5000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_5000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|state_5000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_5000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|state_200.STA_CTRL_WK       ; equalizer:equalizer_inst|state_200.STA_CTRL_WK       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; equalizer:equalizer_inst|state_200.STA_CTRL_ST       ; equalizer:equalizer_inst|state_200.STA_CTRL_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.480 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][20] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.793      ;
; 0.480 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][21] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.793      ;
; 0.480 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][15]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.793      ;
; 0.481 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][19] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.794      ;
; 0.481 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][22] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.794      ;
; 0.481 ; equalizer:equalizer_inst|iir:iir_600|Xin_reg[0][18]  ; equalizer:equalizer_inst|iir:iir_600|Xin_reg[1][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.793      ;
; 0.481 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][10]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.793      ;
; 0.481 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][11] ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.793      ;
; 0.482 ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][20] ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.794      ;
; 0.482 ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[0][16] ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[1][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.794      ;
; 0.482 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][19]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.794      ;
; 0.482 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][2]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.794      ;
; 0.482 ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][5]  ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[1][5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.795      ;
; 0.482 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][13] ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.794      ;
; 0.482 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][19] ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.793      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][8]  ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.795      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][19] ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.795      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][8]  ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.795      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][9]  ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.795      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[0][3]  ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[1][3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.795      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][1]   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.794      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][9]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.795      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][16]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.794      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][17]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][17]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.794      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][7]   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.794      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[0][22]  ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[1][22]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.795      ;
; 0.483 ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][0]   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.794      ;
; 0.484 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][4]   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.796      ;
; 0.484 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][8]   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.796      ;
; 0.484 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][18]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.795      ;
; 0.484 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][22]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][22]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.796      ;
; 0.484 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][6]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.795      ;
; 0.484 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][8]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.796      ;
; 0.484 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][14]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.795      ;
; 0.484 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][19]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.795      ;
; 0.484 ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][14]  ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.795      ;
; 0.485 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.799      ;
; 0.486 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][15]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.797      ;
; 0.487 ; equalizer:equalizer_inst|iir:iir_100|coe_reg[3][2]   ; equalizer:equalizer_inst|iir:iir_100|coe_reg[2][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.801      ;
; 0.487 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.801      ;
; 0.488 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][23] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[2][23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.800      ;
; 0.488 ; equalizer:equalizer_inst|iir:iir_100|coe_reg[1][14]  ; equalizer:equalizer_inst|iir:iir_100|coe_reg[0][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.802      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                               ;
+-------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.432 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.746      ;
; 0.444 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.758      ;
; 0.445 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.758      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.462 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[3]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.938      ; 1.722      ;
; 0.465 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[5]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.938      ; 1.725      ;
; 0.468 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[23]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.938      ; 1.728      ;
; 0.492 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.785      ;
; 0.495 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.809      ;
; 0.495 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.809      ;
; 0.497 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.811      ;
; 0.547 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[3]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.938      ; 1.807      ;
; 0.550 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[5]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.938      ; 1.810      ;
; 0.552 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[23]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.938      ; 1.812      ;
; 0.596 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[1]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.886      ; 1.804      ;
; 0.599 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[0]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.886      ; 1.807      ;
; 0.601 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[18]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.886      ; 1.809      ;
; 0.603 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[2]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.886      ; 1.811      ;
; 0.622 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[10]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 1.832      ;
; 0.624 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[8]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 1.834      ;
; 0.624 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[2]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.845      ;
; 0.626 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[1]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.847      ;
; 0.627 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[9]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 1.837      ;
; 0.627 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[9]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.848      ;
; 0.628 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[7]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 1.838      ;
; 0.628 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[10]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.849      ;
; 0.629 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[18]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.850      ;
; 0.631 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[21]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.852      ;
; 0.673 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[1]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.886      ; 1.881      ;
; 0.675 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][31]  ; equalizer:equalizer_inst|iir:iir_600|Yout[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.144      ; 1.031      ;
; 0.676 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][38] ; equalizer:equalizer_inst|iir:iir_2000|Yout[38]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 1.029      ;
; 0.676 ; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[0][41] ; equalizer:equalizer_inst|iir:iir_1000|Yout[41]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.144      ; 1.032      ;
; 0.676 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][39]  ; equalizer:equalizer_inst|iir:iir_600|Yout[39]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.144      ; 1.032      ;
; 0.676 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[0]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.886      ; 1.884      ;
; 0.677 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][34] ; equalizer:equalizer_inst|iir:iir_5000|Yout[34]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 1.029      ;
; 0.677 ; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[0][42] ; equalizer:equalizer_inst|iir:iir_1000|Yout[42]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.144      ; 1.033      ;
; 0.677 ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][40]  ; equalizer:equalizer_inst|iir:iir_100|Yout[40]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 1.030      ;
; 0.678 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][36] ; equalizer:equalizer_inst|iir:iir_2000|Yout[36]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 1.031      ;
; 0.678 ; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[0][42]  ; equalizer:equalizer_inst|iir:iir_200|Yout[42]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 1.031      ;
; 0.678 ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][41] ; equalizer:equalizer_inst|iir:iir_3000|Yout[41]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 1.032      ;
; 0.678 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][37]  ; equalizer:equalizer_inst|iir:iir_600|Yout[37]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.144      ; 1.034      ;
; 0.678 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][42]  ; equalizer:equalizer_inst|iir:iir_600|Yout[42]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.144      ; 1.034      ;
; 0.678 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[18]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.886      ; 1.886      ;
; 0.679 ; equalizer:equalizer_inst|iir:iir_200|zero_mult_reg[2][37]  ; equalizer:equalizer_inst|iir:iir_200|Xout[37]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 1.032      ;
; 0.679 ; equalizer:equalizer_inst|iir:iir_200|zero_mult_reg[2][36]  ; equalizer:equalizer_inst|iir:iir_200|Xout[36]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 1.032      ;
; 0.679 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[2]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.886      ; 1.887      ;
; 0.680 ; equalizer:equalizer_inst|iir:iir_5000|zero_mult_reg[2][39] ; equalizer:equalizer_inst|iir:iir_5000|Xout[39]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 1.032      ;
; 0.680 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][35] ; equalizer:equalizer_inst|iir:iir_2000|Yout[35]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 1.033      ;
; 0.680 ; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[0][43]  ; equalizer:equalizer_inst|iir:iir_200|Yout[43]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 1.033      ;
; 0.681 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][32] ; equalizer:equalizer_inst|iir:iir_5000|Yout[32]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 1.033      ;
; 0.681 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][43] ; equalizer:equalizer_inst|iir:iir_5000|Yout[43]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 1.033      ;
; 0.681 ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][33] ; equalizer:equalizer_inst|iir:iir_3000|Yout[33]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 1.035      ;
; 0.682 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][41] ; equalizer:equalizer_inst|iir:iir_2000|Yout[41]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 1.035      ;
; 0.682 ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][31]  ; equalizer:equalizer_inst|iir:iir_100|Yout[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 1.035      ;
; 0.700 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[10]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 1.910      ;
; 0.702 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[8]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 1.912      ;
; 0.703 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[2]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.924      ;
; 0.704 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[9]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 1.914      ;
; 0.704 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[1]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.925      ;
; 0.705 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[7]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 1.915      ;
; 0.705 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[9]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.926      ;
; 0.707 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[21]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.853      ; 1.882      ;
; 0.707 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[10]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.928      ;
; 0.708 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[23]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.853      ; 1.883      ;
; 0.708 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[18]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.929      ;
; 0.709 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[21]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.853      ; 1.884      ;
; 0.709 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[21]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 1.930      ;
; 0.746 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 1.060      ;
; 0.749 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.754 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 1.068      ;
; 0.761 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[2]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.932      ; 2.015      ;
; 0.762 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[8]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.932      ; 2.016      ;
; 0.764 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[1]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.932      ; 2.018      ;
; 0.765 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[0]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.932      ; 2.019      ;
; 0.783 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[4]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 1.993      ;
; 0.785 ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][27] ; equalizer:equalizer_inst|iir:iir_8000|Yout[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 1.585      ;
; 0.788 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[6]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 1.998      ;
; 0.788 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[21]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.853      ; 1.963      ;
; 0.788 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[23]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.853      ; 1.963      ;
; 0.789 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[5]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 1.999      ;
; 0.790 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[3]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.888      ; 2.000      ;
; 0.790 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[21]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.853      ; 1.965      ;
; 0.815 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[13]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.932      ; 2.069      ;
; 0.816 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[12]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.932      ; 2.070      ;
; 0.818 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[14]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.932      ; 2.072      ;
; 0.818 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[11]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.932      ; 2.072      ;
; 0.824 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[9]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 2.045      ;
; 0.824 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[9]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.933      ; 2.079      ;
; 0.827 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[10]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.933      ; 2.082      ;
; 0.827 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[7]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.933      ; 2.082      ;
; 0.829 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][43] ; equalizer:equalizer_inst|iir:iir_5000|Yout[43]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.080      ;
; 0.829 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[5]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 2.050      ;
; 0.829 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[3]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 2.050      ;
; 0.829 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[8]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.933      ; 2.084      ;
; 0.830 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[7]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 2.051      ;
; 0.830 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[4]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 2.051      ;
; 0.832 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[10]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 2.053      ;
; 0.833 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[8]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 2.054      ;
+-------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'bclk'                                                                                                            ;
+-------+----------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.524 ; i2s:i2s_inst|right_cnt[4]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.785      ;
; 0.540 ; i2s:i2s_inst|left_cnt[4]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.801      ;
; 0.552 ; i2s:i2s_inst|left_data[9]  ; i2s:i2s_inst|left_data[10]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.818      ;
; 0.552 ; i2s:i2s_inst|left_data[7]  ; i2s:i2s_inst|left_data[8]          ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.818      ;
; 0.552 ; i2s:i2s_inst|left_data[3]  ; i2s:i2s_inst|left_data[4]          ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.818      ;
; 0.553 ; i2s:i2s_inst|left_data[19] ; i2s:i2s_inst|left_data[20]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.819      ;
; 0.554 ; i2s:i2s_inst|left_data[14] ; i2s:i2s_inst|left_data[15]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; i2s:i2s_inst|left_data[0]  ; i2s:i2s_inst|left_data[1]          ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.820      ;
; 0.555 ; i2s:i2s_inst|left_data[22] ; i2s:i2s_inst|left_data[23]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.821      ;
; 0.555 ; i2s:i2s_inst|left_data[2]  ; i2s:i2s_inst|left_data[3]          ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.821      ;
; 0.693 ; i2s:i2s_inst|left_data[12] ; i2s:i2s_inst|left_data[13]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.959      ;
; 0.694 ; i2s:i2s_inst|left_data[18] ; i2s:i2s_inst|left_data[19]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.960      ;
; 0.694 ; i2s:i2s_inst|left_data[17] ; i2s:i2s_inst|left_data[18]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.960      ;
; 0.694 ; i2s:i2s_inst|left_data[6]  ; i2s:i2s_inst|left_data[7]          ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.960      ;
; 0.694 ; i2s:i2s_inst|left_data[4]  ; i2s:i2s_inst|left_data[5]          ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.960      ;
; 0.695 ; i2s:i2s_inst|left_data[13] ; i2s:i2s_inst|left_data[14]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.961      ;
; 0.695 ; i2s:i2s_inst|left_data[5]  ; i2s:i2s_inst|left_data[6]          ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.961      ;
; 0.697 ; i2s:i2s_inst|left_data[11] ; i2s:i2s_inst|left_data[12]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.963      ;
; 0.697 ; i2s:i2s_inst|left_data[8]  ; i2s:i2s_inst|left_data[9]          ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.963      ;
; 0.704 ; i2s:i2s_inst|left_data[1]  ; i2s:i2s_inst|left_data[2]          ; bclk         ; bclk        ; 0.000        ; 0.085      ; 1.001      ;
; 0.726 ; i2s:i2s_inst|left_data[15] ; i2s:i2s_inst|left_data[16]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.992      ;
; 0.769 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[1]           ; bclk         ; bclk        ; 0.000        ; 0.049      ; 1.030      ;
; 0.772 ; i2s:i2s_inst|left_cnt[2]   ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.049      ; 1.033      ;
; 0.794 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.049      ; 1.055      ;
; 0.796 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[0]           ; bclk         ; bclk        ; 0.000        ; 0.049      ; 1.057      ;
; 0.855 ; i2s:i2s_inst|left_data[10] ; i2s:i2s_inst|left_data[11]         ; bclk         ; bclk        ; 0.000        ; 0.139      ; 1.206      ;
; 0.879 ; i2s:i2s_inst|left_data[16] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 0.000        ; 0.121      ; 1.212      ;
; 0.882 ; i2s:i2s_inst|left_data[15] ; i2s:i2s_inst|receive_left_data[15] ; bclk         ; bclk        ; 0.000        ; 0.121      ; 1.215      ;
; 0.908 ; i2s:i2s_inst|left_data[14] ; i2s:i2s_inst|receive_left_data[14] ; bclk         ; bclk        ; 0.000        ; 0.121      ; 1.241      ;
; 0.961 ; i2s:i2s_inst|left_data[16] ; i2s:i2s_inst|left_data[17]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 1.227      ;
; 0.983 ; i2s:i2s_inst|left_data[21] ; i2s:i2s_inst|left_data[22]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 1.249      ;
; 0.994 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[1]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 1.255      ;
; 0.996 ; i2s:i2s_inst|right_cnt[3]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 1.257      ;
; 1.001 ; i2s:i2s_inst|left_data[10] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 0.000        ; -0.213     ; 1.000      ;
; 1.003 ; i2s:i2s_inst|right_cnt[2]  ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 1.264      ;
; 1.024 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[0]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 1.285      ;
; 1.041 ; i2s:i2s_inst|left_data[4]  ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 0.000        ; -0.213     ; 1.040      ;
; 1.059 ; i2s:i2s_inst|left_data[23] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 0.000        ; -0.270     ; 1.001      ;
; 1.060 ; i2s:i2s_inst|left_data[18] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 0.000        ; -0.270     ; 1.002      ;
; 1.073 ; i2s:i2s_inst|left_data[21] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 0.000        ; -0.270     ; 1.015      ;
; 1.076 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.105      ; 1.393      ;
; 1.076 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.105      ; 1.393      ;
; 1.076 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[1]          ; bclk         ; bclk        ; 0.000        ; 0.105      ; 1.393      ;
; 1.076 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.105      ; 1.393      ;
; 1.076 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[0]          ; bclk         ; bclk        ; 0.000        ; 0.105      ; 1.393      ;
; 1.084 ; i2s:i2s_inst|left_data[22] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 0.000        ; -0.270     ; 1.026      ;
; 1.087 ; i2s:i2s_inst|left_data[19] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 0.000        ; -0.270     ; 1.029      ;
; 1.118 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.385      ;
; 1.120 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.115      ; 1.447      ;
; 1.120 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.115      ; 1.447      ;
; 1.120 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[1]           ; bclk         ; bclk        ; 0.000        ; 0.115      ; 1.447      ;
; 1.120 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[0]           ; bclk         ; bclk        ; 0.000        ; 0.115      ; 1.447      ;
; 1.120 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.115      ; 1.447      ;
; 1.127 ; i2s:i2s_inst|left_cnt[2]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.394      ;
; 1.128 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[1]           ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.395      ;
; 1.136 ; i2s:i2s_inst|left_cnt[2]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.403      ;
; 1.137 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.404      ;
; 1.143 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.410      ;
; 1.201 ; i2s:i2s_inst|left_data[20] ; i2s:i2s_inst|left_data[21]         ; bclk         ; bclk        ; 0.000        ; 0.054      ; 1.467      ;
; 1.206 ; i2s:i2s_inst|left_data[20] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 0.000        ; -0.270     ; 1.148      ;
; 1.249 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.516      ;
; 1.258 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.525      ;
; 1.268 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.535      ;
; 1.277 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.544      ;
; 1.321 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[1]          ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.588      ;
; 1.321 ; i2s:i2s_inst|left_data[8]  ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 0.000        ; -0.140     ; 1.393      ;
; 1.332 ; i2s:i2s_inst|left_data[5]  ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 0.000        ; -0.163     ; 1.381      ;
; 1.335 ; i2s:i2s_inst|right_cnt[2]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.602      ;
; 1.335 ; i2s:i2s_inst|left_data[12] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 0.000        ; -0.228     ; 1.319      ;
; 1.342 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.609      ;
; 1.345 ; i2s:i2s_inst|right_cnt[3]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.612      ;
; 1.360 ; i2s:i2s_inst|left_data[7]  ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 0.000        ; -0.224     ; 1.348      ;
; 1.367 ; i2s:i2s_inst|right_cnt[2]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.634      ;
; 1.368 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.635      ;
; 1.393 ; i2s:i2s_inst|left_data[17] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 0.000        ; 0.002      ; 1.607      ;
; 1.402 ; i2s:i2s_inst|left_data[13] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 0.000        ; -0.228     ; 1.386      ;
; 1.402 ; i2s:i2s_inst|left_data[1]  ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 0.000        ; -0.270     ; 1.344      ;
; 1.409 ; i2s:i2s_inst|left_data[3]  ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 0.000        ; -0.213     ; 1.408      ;
; 1.433 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.700      ;
; 1.461 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.728      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[0]          ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[17]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[16]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[15]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[14]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[13]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[12]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[11]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[1]          ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[18]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[19]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[20]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[21]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[23]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.464 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[22]         ; bclk         ; bclk        ; 0.000        ; 0.417      ; 2.093      ;
; 1.470 ; i2s:i2s_inst|left_data[2]  ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 0.000        ; -0.140     ; 1.542      ;
; 1.482 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.749      ;
; 1.492 ; i2s:i2s_inst|left_data[6]  ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 0.000        ; -0.163     ; 1.541      ;
; 1.508 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.055      ; 1.775      ;
; 1.572 ; i2s:i2s_inst|left_data[11] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 0.000        ; -0.228     ; 1.556      ;
+-------+----------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                        ;
+--------+-----------+-------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 3.432      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.349      ; 3.441      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.736 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.353      ; 3.445      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.432      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
; -2.735 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_8000[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.342      ; 3.433      ;
+--------+-----------+-------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                   ;
+--------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[1]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[2]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[3]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[4]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[5]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[6]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[7]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[8]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[9]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[10]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[11]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[12]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.045 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[13]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.044     ; 2.942      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[0]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[1]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[2]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[3]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[4]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[5]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[6]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[7]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[8]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[9]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[10]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[11]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.035 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xout[12]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.042     ; 2.934      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[0]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[1]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[2]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[3]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[4]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[5]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[6]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[7]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[8]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[9]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[10]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[11]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[12]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.034 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yout[13]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.047     ; 2.928      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[1]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[2]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[3]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[4]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[5]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[6]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[7]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[8]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[9]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[10]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[11]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[12]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.025     ; 2.949      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[1]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[2]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[3]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[4]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[5]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[6]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[7]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[8]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[9]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[10]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[11]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xout[12]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.943      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[1]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[2]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[3]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[4]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[5]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[6]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[7]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[8]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[9]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[10]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[11]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Xout[12]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.039     ; 2.935      ;
; -2.032 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.028     ; 2.945      ;
; -2.032 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.028     ; 2.945      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[1]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[2]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[3]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[4]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[5]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[6]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[7]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[8]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[9]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[10]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[11]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[12]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[13]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.026     ; 2.946      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yout[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.941      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yout[1]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.941      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yout[2]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.941      ;
; -2.031 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yout[3]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.031     ; 2.941      ;
+--------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sys_clk'                                                                                                                                                                                                                                                                                              ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[33]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[16]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[15]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[14]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[13]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[12]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[11]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[10]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[9]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[8]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[7]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[6]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[5]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[4]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[3]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[2]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[1]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[0]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[32]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[31]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[30]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[29]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[28]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[27]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[26]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[25]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[24]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[23]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[22]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[21]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[20]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[19]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[18]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.464 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[17]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.323      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[22]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[21]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[20]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[19]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[18]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[17]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[16]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[15]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[14]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
; -0.450 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[13]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.337      ; 3.019      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sys_clk'                                                                                                                                                                                                                                                      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][18]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][18]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][13]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][13]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][13]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][12]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][11]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][11]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.784      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.784      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.784      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.784      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.618      ; 2.785      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[0][0] ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.085 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.608      ; 2.775      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]         ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.617      ; 2.785      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][23]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][23]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][23]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][23]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][22]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][22]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][22]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][22]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][21]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][21]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][21]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][21]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][18]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.607      ; 2.775      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][18]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.607      ; 2.775      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][15]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][15]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][15]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][13]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.607      ; 2.775      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][12]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.607      ; 2.775      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][12]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.607      ; 2.775      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][12]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.607      ; 2.775      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][11]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.607      ; 2.775      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][11]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.607      ; 2.775      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][10]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][10]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][10]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][10]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][9]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][9]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][9]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][9]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][8]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][8]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][8]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][8]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.611      ; 2.779      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][1]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.610      ; 2.778      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[32]                     ; sys_rst      ; sys_clk     ; 0.000        ; 2.600      ; 2.768      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.616      ; 2.784      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[12]                     ; sys_rst      ; sys_clk     ; 0.000        ; 2.616      ; 2.784      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[12]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.598      ; 2.766      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[13]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.598      ; 2.766      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[14]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.598      ; 2.766      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[15]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.598      ; 2.766      ;
; -0.084 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[16]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.598      ; 2.766      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                         ;
+-------+-----------+------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[32]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[33]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[34]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[0][35]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.958      ; 2.777      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[35]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[0][36]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.958      ; 2.777      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[36]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[37]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[38]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[39]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[40]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[41]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[42]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[29]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[30]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.497 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[31]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.959      ; 2.778      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.975      ; 2.804      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.975      ; 2.804      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.975      ; 2.804      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.975      ; 2.804      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.975      ; 2.804      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][26] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][28] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][29] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][30] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.972      ; 2.801      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 2.770      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 2.770      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 2.770      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 2.770      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 2.770      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 2.770      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 2.770      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][17]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 2.770      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.956      ; 2.786      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.969      ; 2.799      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.965      ; 2.795      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[1][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.965      ; 2.795      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[1][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.965      ; 2.795      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.974      ; 2.804      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.974      ; 2.804      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.974      ; 2.804      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.969      ; 2.799      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.974      ; 2.804      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.974      ; 2.804      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.974      ; 2.804      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.969      ; 2.799      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.974      ; 2.804      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.974      ; 2.804      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.969      ; 2.799      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.969      ; 2.799      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][26] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.969      ; 2.799      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.969      ; 2.799      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.974      ; 2.804      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][28] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.974      ; 2.804      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][32] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.969      ; 2.799      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][33] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.969      ; 2.799      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][43] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.969      ; 2.799      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.950      ; 2.780      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][35] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.956      ; 2.786      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.950      ; 2.780      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.950      ; 2.780      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.950      ; 2.780      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.950      ; 2.780      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][29] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.950      ; 2.780      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][30] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.950      ; 2.780      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][29] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][30] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][31] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][32] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][33] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][34] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][35] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][36] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][37] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][38] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][39] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.508 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][40] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 2.784      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 2.770      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 2.770      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 2.770      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 2.770      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 2.770      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.966      ; 2.797      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.966      ; 2.797      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.966      ; 2.797      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.966      ; 2.797      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][40] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.951      ; 2.782      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][41] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.951      ; 2.782      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][39] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.951      ; 2.782      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][42] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.951      ; 2.782      ;
; 1.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][38] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.951      ; 2.782      ;
+-------+-----------+------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                   ;
+-------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[1][9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[2][9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[2][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[2][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.502 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[2][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 2.796      ;
; 1.506 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[0]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 2.770      ;
; 1.506 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 2.770      ;
; 1.506 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[15]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 2.770      ;
; 1.506 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 2.770      ;
; 1.506 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[14]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 2.770      ;
; 1.506 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 2.770      ;
; 1.515 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[0] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 2.806      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|coe_en_600                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.954      ; 2.792      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir2000_rom_addr[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 2.791      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir600_rom_addr[0]          ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.954      ; 2.792      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|coe_en_delay1   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 2.791      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir200_rom_addr[0]          ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.954      ; 2.792      ;
; 1.516 ; sys_rst   ; mode                                                 ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.966      ; 2.804      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[23]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 2.791      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 2.791      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 2.791      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 2.807      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_3000_buf[9]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.945      ; 2.783      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.945      ; 2.783      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.945      ; 2.783      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[1][3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.945      ; 2.783      ;
; 1.516 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|coe_reg[5][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.956      ; 2.794      ;
; 1.518 ; sys_rst   ; eq_data_buf[22]                                      ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.934      ; 2.774      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[0][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.771      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.771      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.771      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.771      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[12]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[11]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[10]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 2.785      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_3000_buf[2]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 2.789      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 2.789      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[1][2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 2.789      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 2.789      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 2.789      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 2.789      ;
; 1.519 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[2][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 2.789      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[2][0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.928      ; 2.770      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[1][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[2][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[0][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[1][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[2][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][26]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.928      ; 2.770      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][24]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.928      ; 2.770      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[2][24]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.928      ; 2.770      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[17]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[16]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[15]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.930      ; 2.772      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[9]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.926      ; 2.768      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.926      ; 2.768      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[6]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.926      ; 2.768      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[2]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.926      ; 2.768      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[18]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.926      ; 2.768      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.926      ; 2.768      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.926      ; 2.768      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.926      ; 2.768      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.941      ; 2.783      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.941      ; 2.783      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.941      ; 2.783      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.941      ; 2.783      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.941      ; 2.783      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.941      ; 2.783      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.941      ; 2.783      ;
; 1.520 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.941      ; 2.783      ;
; 1.540 ; sys_rst   ; equalizer:equalizer_inst|state_2000.STA_CTRL_WK      ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.931      ; 2.793      ;
; 1.540 ; sys_rst   ; equalizer:equalizer_inst|state_2000.SEND             ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.931      ; 2.793      ;
; 1.540 ; sys_rst   ; equalizer:equalizer_inst|state_2000.CTRL_SIG         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.931      ; 2.793      ;
+-------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 192
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4253.672 ns




+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 39.56 MHz  ; 39.56 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 133.16 MHz ; 133.16 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 201.09 MHz ; 200.0 MHz       ; sys_clk                                              ; limit due to minimum period restriction (tmin)                ;
; 320.72 MHz ; 250.0 MHz       ; bclk                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sys_rst                                              ; -4.580 ; -81.503       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.759 ; -524.189      ;
; bclk                                                 ; -2.118 ; -82.163       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -1.474 ; -150.948      ;
; sys_clk                                              ; 15.027 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sys_rst                                              ; -1.771 ; -6.606        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.308  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.380  ; 0.000         ;
; sys_clk                                              ; 0.396  ; 0.000         ;
; bclk                                                 ; 0.485  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.329 ; -6648.606     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -1.643 ; -3181.316     ;
; sys_clk                                              ; -0.379 ; -43.825       ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sys_clk                                              ; -0.082 ; -22.887       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.242  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.248  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+------------------------------------------------------+-----------+---------------+
; Clock                                                ; Slack     ; End Point TNS ;
+------------------------------------------------------+-----------+---------------+
; bclk                                                 ; -3.000    ; -90.733       ;
; sys_rst                                              ; -3.000    ; -3.000        ;
; sys_clk                                              ; 9.499     ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2082.994  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12499.661 ; 0.000         ;
+------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_rst'                                                                                                                            ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node       ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -4.580 ; receive_left_data_buf[1]  ; eq_din[1]~5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.631      ; 5.744      ;
; -4.495 ; receive_left_data_buf[0]  ; eq_din[0]~1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.631      ; 5.867      ;
; -4.291 ; receive_left_data_buf[8]  ; eq_din[8]~33  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.835      ; 5.963      ;
; -4.286 ; receive_left_data_buf[6]  ; eq_din[6]~25  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.103      ; 5.919      ;
; -4.143 ; receive_left_data_buf[2]  ; eq_din[2]~9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.092      ; 5.777      ;
; -4.081 ; receive_left_data_buf[11] ; eq_din[11]~45 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.102      ; 5.723      ;
; -4.056 ; receive_left_data_buf[12] ; eq_din[12]~49 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.835      ; 5.939      ;
; -4.046 ; receive_left_data_buf[3]  ; eq_din[3]~13  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.105      ; 5.895      ;
; -4.043 ; receive_left_data_buf[15] ; eq_din[15]~61 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.832      ; 5.918      ;
; -4.025 ; receive_left_data_buf[20] ; eq_din[20]~81 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.818      ; 5.890      ;
; -4.020 ; receive_left_data_buf[5]  ; eq_din[5]~21  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.103      ; 5.858      ;
; -4.006 ; receive_left_data_buf[18] ; eq_din[18]~77 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.819      ; 5.866      ;
; -3.992 ; receive_left_data_buf[21] ; eq_din[21]~85 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.816      ; 5.853      ;
; -3.978 ; receive_left_data_buf[17] ; eq_din[17]~69 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.994      ; 5.835      ;
; -3.970 ; receive_left_data_buf[14] ; eq_din[14]~57 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.829      ; 5.844      ;
; -3.961 ; receive_left_data_buf[22] ; eq_din[22]~93 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.098      ; 5.800      ;
; -3.923 ; receive_left_data_buf[19] ; eq_din[19]~73 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.820      ; 5.790      ;
; -3.894 ; receive_left_data_buf[23] ; eq_din[23]~89 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.098      ; 5.733      ;
; -3.874 ; receive_left_data_buf[16] ; eq_din[16]~65 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.833      ; 5.755      ;
; -3.839 ; receive_left_data_buf[4]  ; eq_din[4]~17  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 2.105      ; 5.685      ;
; 0.763  ; receive_left_data_buf[7]  ; eq_din[7]~29  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.371      ; 0.655      ;
; 1.222  ; receive_left_data_buf[9]  ; eq_din[9]~37  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.833      ; 0.655      ;
; 1.229  ; receive_left_data_buf[13] ; eq_din[13]~53 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.837      ; 0.655      ;
; 1.234  ; receive_left_data_buf[10] ; eq_din[10]~41 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.845      ; 0.655      ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+------------------------------------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                              ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.759 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 3.335      ;
; -2.728 ; i2s:i2s_inst|receive_left_data[23] ; receive_left_data_buf[23]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 1.500      ;
; -2.592 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.106      ; 3.140      ;
; -2.582 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 3.158      ;
; -2.581 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 3.157      ;
; -2.571 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.516      ; 3.529      ;
; -2.571 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.516      ; 3.529      ;
; -2.570 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.516      ; 3.528      ;
; -2.569 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.516      ; 3.527      ;
; -2.553 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.107      ; 3.102      ;
; -2.537 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][17]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.133      ; 3.112      ;
; -2.536 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.516      ; 3.494      ;
; -2.535 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.132      ; 3.109      ;
; -2.535 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.516      ; 3.493      ;
; -2.533 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.132      ; 3.107      ;
; -2.533 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.516      ; 3.491      ;
; -2.530 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.516      ; 3.488      ;
; -2.491 ; i2s:i2s_inst|receive_left_data[9]  ; receive_left_data_buf[9]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.272     ; 1.161      ;
; -2.484 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.103      ; 3.029      ;
; -2.464 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][18]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.123      ; 3.029      ;
; -2.457 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 3.034      ;
; -2.457 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 3.034      ;
; -2.442 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.103      ; 2.987      ;
; -2.429 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 3.005      ;
; -2.428 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 3.004      ;
; -2.428 ; i2s:i2s_inst|receive_left_data[13] ; receive_left_data_buf[13]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.211     ; 1.159      ;
; -2.426 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.134      ; 3.002      ;
; -2.398 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.121      ; 2.961      ;
; -2.394 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.121      ; 2.957      ;
; -2.393 ; i2s:i2s_inst|receive_left_data[10] ; receive_left_data_buf[10]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.177     ; 1.158      ;
; -2.391 ; i2s:i2s_inst|receive_left_data[16] ; receive_left_data_buf[16]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 0.796      ;
; -2.389 ; i2s:i2s_inst|receive_left_data[14] ; receive_left_data_buf[14]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 0.794      ;
; -2.389 ; i2s:i2s_inst|receive_left_data[15] ; receive_left_data_buf[15]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 0.794      ;
; -2.387 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.122      ; 2.951      ;
; -2.387 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.122      ; 2.951      ;
; -2.385 ; i2s:i2s_inst|receive_left_data[22] ; receive_left_data_buf[22]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 1.157      ;
; -2.381 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][22]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.130      ; 2.953      ;
; -2.380 ; i2s:i2s_inst|receive_left_data[20] ; receive_left_data_buf[20]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 1.152      ;
; -2.377 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.130      ; 2.949      ;
; -2.372 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.121      ; 2.935      ;
; -2.371 ; i2s:i2s_inst|receive_left_data[21] ; receive_left_data_buf[21]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 1.143      ;
; -2.346 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.131      ; 2.919      ;
; -2.346 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.131      ; 2.919      ;
; -2.345 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.131      ; 2.918      ;
; -2.336 ; i2s:i2s_inst|receive_left_data[2]  ; receive_left_data_buf[2]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.272     ; 1.006      ;
; -2.332 ; i2s:i2s_inst|receive_left_data[8]  ; receive_left_data_buf[8]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.272     ; 1.002      ;
; -2.326 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.106      ; 2.874      ;
; -2.312 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.103      ; 2.857      ;
; -2.310 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.103      ; 2.855      ;
; -2.294 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.105      ; 2.841      ;
; -2.294 ; i2s:i2s_inst|receive_left_data[17] ; receive_left_data_buf[17]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.441     ; 0.795      ;
; -2.292 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.105      ; 2.839      ;
; -2.291 ; i2s:i2s_inst|receive_left_data[6]  ; receive_left_data_buf[6]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.229     ; 1.004      ;
; -2.290 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][19]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.123      ; 2.855      ;
; -2.290 ; i2s:i2s_inst|receive_left_data[5]  ; receive_left_data_buf[5]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.229     ; 1.003      ;
; -2.288 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.507      ; 3.237      ;
; -2.272 ; i2s:i2s_inst|receive_left_data[11] ; receive_left_data_buf[11]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.211     ; 1.003      ;
; -2.272 ; i2s:i2s_inst|receive_left_data[12] ; receive_left_data_buf[12]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.211     ; 1.003      ;
; -2.270 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.135      ; 2.847      ;
; -2.243 ; i2s:i2s_inst|receive_left_data[19] ; receive_left_data_buf[19]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 1.015      ;
; -2.243 ; i2s:i2s_inst|receive_left_data[18] ; receive_left_data_buf[18]                            ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 1.015      ;
; -2.239 ; i2s:i2s_inst|receive_left_data[3]  ; receive_left_data_buf[3]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.177     ; 1.004      ;
; -2.238 ; i2s:i2s_inst|receive_left_data[4]  ; receive_left_data_buf[4]                             ; bclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.177     ; 1.003      ;
; -2.207 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.104      ; 2.753      ;
; -2.195 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.528      ; 3.165      ;
; -2.192 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.104      ; 2.738      ;
; -2.190 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.104      ; 2.736      ;
; -2.188 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.104      ; 2.734      ;
; -2.186 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.106      ; 2.734      ;
; -2.182 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.520      ; 3.144      ;
; -2.182 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.527      ; 3.151      ;
; -2.138 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.510      ; 3.090      ;
; -2.137 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.532      ; 3.111      ;
; -2.136 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.510      ; 3.088      ;
; -2.135 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.510      ; 3.087      ;
; -2.134 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.510      ; 3.086      ;
; -2.133 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.579      ; 3.154      ;
; -2.133 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.579      ; 3.154      ;
; -2.133 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.579      ; 3.154      ;
; -2.129 ; eq_din[6]~25                       ; eq_din[6]~_emulated                                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.556     ; 0.515      ;
; -2.126 ; eq_din[11]~45                      ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.554     ; 0.514      ;
; -2.125 ; eq_din[6]~25                       ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.556     ; 0.511      ;
; -2.125 ; eq_din[3]~13                       ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 0.502      ;
; -2.124 ; eq_din[11]~45                      ; eq_din[11]~_emulated                                 ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.554     ; 0.512      ;
; -2.122 ; eq_din[4]~17                       ; eq_din[4]~_emulated                                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 0.499      ;
; -2.122 ; eq_din[4]~17                       ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 0.499      ;
; -2.122 ; eq_din[2]~9                        ; eq_din[2]~_emulated                                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.551     ; 0.513      ;
; -2.122 ; eq_din[2]~9                        ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.551     ; 0.513      ;
; -2.120 ; eq_din[3]~13                       ; eq_din[3]~_emulated                                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 0.497      ;
; -2.114 ; eq_din[5]~21                       ; eq_din[5]~_emulated                                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.556     ; 0.500      ;
; -2.114 ; eq_din[23]~89                      ; eq_din[23]~_emulated                                 ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.556     ; 0.500      ;
; -2.114 ; eq_din[22]~93                      ; eq_din[22]~_emulated                                 ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.556     ; 0.500      ;
; -2.113 ; eq_din[5]~21                       ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.556     ; 0.499      ;
; -2.113 ; eq_din[23]~89                      ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.556     ; 0.499      ;
; -2.113 ; eq_din[22]~93                      ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][22]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.556     ; 0.499      ;
; -2.100 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.535      ; 3.077      ;
; -2.098 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.535      ; 3.075      ;
; -2.097 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.535      ; 3.074      ;
; -2.096 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.503      ; 3.041      ;
; -2.096 ; sys_rst                            ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.535      ; 3.073      ;
+--------+------------------------------------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'bclk'                                                                                                            ;
+--------+---------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.118 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.066     ; 3.074      ;
; -2.118 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.066     ; 3.074      ;
; -2.111 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 3.049      ;
; -2.111 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 3.049      ;
; -2.111 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 3.049      ;
; -2.094 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.992      ;
; -2.094 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.992      ;
; -2.094 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.992      ;
; -2.094 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.992      ;
; -2.094 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.992      ;
; -2.094 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.992      ;
; -2.064 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.066     ; 3.020      ;
; -2.064 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.066     ; 3.020      ;
; -2.057 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.995      ;
; -2.057 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.995      ;
; -2.057 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.995      ;
; -2.040 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.938      ;
; -2.040 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.938      ;
; -2.040 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.938      ;
; -2.040 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.938      ;
; -2.040 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.938      ;
; -2.040 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.938      ;
; -2.035 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 3.051      ;
; -2.035 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 3.051      ;
; -2.035 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 3.051      ;
; -1.981 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 2.997      ;
; -1.981 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 2.997      ;
; -1.981 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 2.997      ;
; -1.919 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.066     ; 2.875      ;
; -1.919 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.066     ; 2.875      ;
; -1.912 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.850      ;
; -1.912 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.850      ;
; -1.912 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.850      ;
; -1.905 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.139      ; 3.066      ;
; -1.895 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.793      ;
; -1.895 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.793      ;
; -1.895 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.793      ;
; -1.895 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.793      ;
; -1.895 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.793      ;
; -1.895 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.793      ;
; -1.880 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[0]  ; bclk         ; bclk        ; 1.000        ; -0.120     ; 2.782      ;
; -1.880 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 1.000        ; -0.120     ; 2.782      ;
; -1.880 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 1.000        ; -0.120     ; 2.782      ;
; -1.878 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 1.000        ; -0.114     ; 2.786      ;
; -1.878 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 1.000        ; -0.114     ; 2.786      ;
; -1.878 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 1.000        ; -0.114     ; 2.786      ;
; -1.851 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.139      ; 3.012      ;
; -1.836 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 2.852      ;
; -1.836 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 2.852      ;
; -1.836 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 2.852      ;
; -1.826 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[0]  ; bclk         ; bclk        ; 1.000        ; -0.120     ; 2.728      ;
; -1.826 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 1.000        ; -0.120     ; 2.728      ;
; -1.826 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 1.000        ; -0.120     ; 2.728      ;
; -1.824 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 1.000        ; -0.114     ; 2.732      ;
; -1.824 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 1.000        ; -0.114     ; 2.732      ;
; -1.824 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 1.000        ; -0.114     ; 2.732      ;
; -1.793 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.066     ; 2.749      ;
; -1.793 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.066     ; 2.749      ;
; -1.786 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.724      ;
; -1.786 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.724      ;
; -1.786 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.724      ;
; -1.769 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.667      ;
; -1.769 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.667      ;
; -1.769 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.667      ;
; -1.769 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.667      ;
; -1.769 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.667      ;
; -1.769 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.667      ;
; -1.759 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 1.000        ; 0.253      ; 3.034      ;
; -1.759 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[15] ; bclk         ; bclk        ; 1.000        ; 0.253      ; 3.034      ;
; -1.759 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[14] ; bclk         ; bclk        ; 1.000        ; 0.253      ; 3.034      ;
; -1.710 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 2.726      ;
; -1.710 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 2.726      ;
; -1.710 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.006     ; 2.726      ;
; -1.706 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.139      ; 2.867      ;
; -1.705 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 1.000        ; 0.253      ; 2.980      ;
; -1.705 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[15] ; bclk         ; bclk        ; 1.000        ; 0.253      ; 2.980      ;
; -1.705 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[14] ; bclk         ; bclk        ; 1.000        ; 0.253      ; 2.980      ;
; -1.681 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[0]  ; bclk         ; bclk        ; 1.000        ; -0.120     ; 2.583      ;
; -1.681 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 1.000        ; -0.120     ; 2.583      ;
; -1.681 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 1.000        ; -0.120     ; 2.583      ;
; -1.679 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 1.000        ; -0.114     ; 2.587      ;
; -1.679 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 1.000        ; -0.114     ; 2.587      ;
; -1.679 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 1.000        ; -0.114     ; 2.587      ;
; -1.599 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.066     ; 2.555      ;
; -1.599 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.066     ; 2.555      ;
; -1.592 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.530      ;
; -1.592 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.530      ;
; -1.592 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.084     ; 2.530      ;
; -1.580 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.139      ; 2.741      ;
; -1.575 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.473      ;
; -1.575 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.473      ;
; -1.575 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.473      ;
; -1.575 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.473      ;
; -1.575 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.473      ;
; -1.575 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.124     ; 2.473      ;
; -1.560 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 1.000        ; 0.253      ; 2.835      ;
; -1.560 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[15] ; bclk         ; bclk        ; 1.000        ; 0.253      ; 2.835      ;
; -1.560 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[14] ; bclk         ; bclk        ; 1.000        ; 0.253      ; 2.835      ;
; -1.555 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[0]  ; bclk         ; bclk        ; 1.000        ; -0.120     ; 2.457      ;
; -1.555 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 1.000        ; -0.120     ; 2.457      ;
+--------+---------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                     ;
+--------+-----------+----------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                            ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.474 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.550      ; 2.966      ;
; -1.473 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.550      ; 2.965      ;
; -1.471 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.550      ; 2.963      ;
; -1.471 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.550      ; 2.963      ;
; -1.438 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.549      ; 2.929      ;
; -1.438 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.549      ; 2.929      ;
; -1.435 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.549      ; 2.926      ;
; -1.435 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.549      ; 2.926      ;
; -1.192 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.540      ; 2.674      ;
; -1.190 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.648      ;
; -1.166 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.550      ; 2.658      ;
; -1.165 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.550      ; 2.657      ;
; -1.163 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.550      ; 2.655      ;
; -1.162 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.550      ; 2.654      ;
; -1.155 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.613      ;
; -1.146 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.549      ; 2.637      ;
; -1.145 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.549      ; 2.636      ;
; -1.143 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.549      ; 2.634      ;
; -1.143 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.549      ; 2.634      ;
; -1.131 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.504      ; 2.577      ;
; -1.089 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.568      ; 2.599      ;
; -1.078 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.536      ;
; -1.042 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.500      ;
; -1.039 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.544      ; 2.525      ;
; -1.039 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.544      ; 2.525      ;
; -1.038 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.565      ; 2.545      ;
; -1.038 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.544      ; 2.524      ;
; -1.038 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.544      ; 2.524      ;
; -1.033 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.109      ; 2.084      ;
; -1.032 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.537      ; 2.511      ;
; -1.032 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.537      ; 2.511      ;
; -1.032 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.537      ; 2.511      ;
; -1.032 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.537      ; 2.511      ;
; -1.030 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.488      ;
; -1.030 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.493      ; 2.465      ;
; -1.022 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.480      ;
; -1.021 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.479      ;
; -1.020 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.478      ;
; -1.002 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.545      ; 2.489      ;
; -0.998 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.537      ; 2.477      ;
; -0.998 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.537      ; 2.477      ;
; -0.998 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.537      ; 2.477      ;
; -0.998 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.537      ; 2.477      ;
; -0.997 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.109      ; 2.048      ;
; -0.973 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.556      ; 2.471      ;
; -0.956 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.540      ; 2.438      ;
; -0.945 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.441      ;
; -0.944 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.440      ;
; -0.944 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.440      ;
; -0.941 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.437      ;
; -0.936 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.567      ; 2.445      ;
; -0.935 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.109      ; 1.986      ;
; -0.935 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.567      ; 2.444      ;
; -0.934 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.567      ; 2.443      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.521      ; 2.396      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.521      ; 2.395      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.567      ; 2.441      ;
; -0.926 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.422      ;
; -0.926 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.422      ;
; -0.924 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.420      ;
; -0.923 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.419      ;
; -0.915 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.504      ; 2.361      ;
; -0.913 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.371      ;
; -0.910 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.521      ; 2.373      ;
; -0.907 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.365      ;
; -0.906 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.364      ;
; -0.889 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.385      ;
; -0.888 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.568      ; 2.398      ;
; -0.888 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.384      ;
; -0.887 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.383      ;
; -0.883 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.379      ;
; -0.863 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.516      ; 2.321      ;
; -0.851 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.109      ; 1.902      ;
; -0.851 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.540      ; 2.333      ;
; -0.848 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.540      ; 2.330      ;
; -0.847 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.544      ; 2.333      ;
; -0.847 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.544      ; 2.333      ;
; -0.846 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.544      ; 2.332      ;
; -0.846 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.544      ; 2.332      ;
; -0.846 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.540      ; 2.328      ;
; -0.845 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.540      ; 2.327      ;
; -0.843 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.545      ; 2.330      ;
; -0.843 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.508      ; 2.293      ;
; -0.842 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.565      ; 2.349      ;
; -0.841 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.508      ; 2.291      ;
; -0.840 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.508      ; 2.290      ;
; -0.837 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.493      ; 2.272      ;
; -0.835 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.592      ; 2.369      ;
; -0.832 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.505      ; 2.279      ;
; -0.828 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.592      ; 2.362      ;
; -0.828 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.505      ; 2.275      ;
; -0.812 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[17]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.590      ; 2.344      ;
; -0.812 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.590      ; 2.344      ;
; -0.811 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.590      ; 2.343      ;
; -0.811 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.590      ; 2.343      ;
; -0.811 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[19]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.307      ;
; -0.811 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.307      ;
; -0.811 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[22]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.307      ;
; -0.811 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.554      ; 2.307      ;
; -0.808 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.545      ; 2.295      ;
+--------+-----------+----------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 15.027 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.886      ;
; 15.153 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.760      ;
; 15.180 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.759      ;
; 15.192 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.721      ;
; 15.200 ; eq_data_buf[6]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.389      ; 6.111      ;
; 15.279 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.634      ;
; 15.280 ; eq_data_buf[18]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.394      ; 6.036      ;
; 15.282 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.657      ;
; 15.306 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.633      ;
; 15.318 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.595      ;
; 15.405 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.508      ;
; 15.408 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.531      ;
; 15.432 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.507      ;
; 15.444 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.469      ;
; 15.460 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.479      ;
; 15.461 ; eq_data_buf[7]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.402      ; 5.863      ;
; 15.476 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.463      ;
; 15.493 ; eq_data_buf[22]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][22]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.337      ; 5.766      ;
; 15.495 ; eq_data_buf[4]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.389      ; 5.816      ;
; 15.514 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.427      ;
; 15.531 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[31]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.382      ;
; 15.534 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.405      ;
; 15.558 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.381      ;
; 15.570 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[32]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.343      ;
; 15.586 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.353      ;
; 15.591 ; eq_data_buf[3]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.830      ; 6.161      ;
; 15.595 ; eq_data_buf[0]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.819      ; 6.146      ;
; 15.602 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.337      ;
; 15.625 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.314      ;
; 15.640 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.301      ;
; 15.641 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.298      ;
; 15.657 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[29]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.256      ;
; 15.660 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[32]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.279      ;
; 15.663 ; eq_data_buf[12]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.831      ; 6.090      ;
; 15.679 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.059     ; 4.264      ;
; 15.679 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.262      ;
; 15.684 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[31]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.255      ;
; 15.696 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[30]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.217      ;
; 15.712 ; eq_data_buf[9]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.830      ; 6.040      ;
; 15.712 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.227      ;
; 15.714 ; eq_data_buf[13]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.831      ; 6.039      ;
; 15.722 ; eq_data_buf[17]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][17]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.837      ; 6.037      ;
; 15.724 ; eq_data_buf[14]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.836      ; 6.034      ;
; 15.727 ; eq_data_buf[16]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.837      ; 6.032      ;
; 15.728 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.211      ;
; 15.733 ; eq_data_buf[23]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][23]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.830      ; 6.019      ;
; 15.740 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.201      ;
; 15.751 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.188      ;
; 15.752 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.189      ;
; 15.766 ; eq_data_buf[2]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.819      ; 5.975      ;
; 15.766 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.175      ;
; 15.767 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.172      ;
; 15.768 ; eq_data_buf[11]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.831      ; 5.985      ;
; 15.778 ; eq_data_buf[20]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.830      ; 5.974      ;
; 15.782 ; eq_data_buf[8]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.830      ; 5.970      ;
; 15.782 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[27]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.090     ; 4.130      ;
; 15.786 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[30]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.153      ;
; 15.801 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.059      ; 4.260      ;
; 15.805 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.059     ; 4.138      ;
; 15.805 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.136      ;
; 15.806 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[0] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.059      ; 4.255      ;
; 15.809 ; eq_data_buf[15]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.820      ; 5.933      ;
; 15.810 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[29]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.129      ;
; 15.813 ; eq_data_buf[21]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][21]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.831      ; 5.940      ;
; 15.822 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[28]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.089     ; 4.091      ;
; 15.823 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.118      ;
; 15.838 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.101      ;
; 15.840 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.059      ; 4.221      ;
; 15.841 ; eq_data_buf[1]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.819      ; 5.900      ;
; 15.844 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.059     ; 4.099      ;
; 15.845 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[0] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.059      ; 4.216      ;
; 15.846 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.095      ;
; 15.850 ; eq_data_buf[5]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.819      ; 5.891      ;
; 15.854 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.085      ;
; 15.860 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[4] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.059      ; 4.201      ;
; 15.866 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.075      ;
; 15.873 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[0]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.059     ; 4.070      ;
; 15.877 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.062      ;
; 15.878 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.063      ;
; 15.882 ; eq_data_buf[10]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.831      ; 5.871      ;
; 15.892 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.049      ;
; 15.893 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.046      ;
; 15.899 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[4] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.059      ; 4.162      ;
; 15.908 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[25]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.090     ; 4.004      ;
; 15.912 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[28]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 4.027      ;
; 15.927 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[36] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.059      ; 4.134      ;
; 15.931 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.059     ; 4.012      ;
; 15.931 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 4.010      ;
; 15.932 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[0] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[36] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.059      ; 4.129      ;
; 15.933 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[1]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.059     ; 4.010      ;
; 15.935 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[27]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.064     ; 4.003      ;
; 15.947 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[26]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.090     ; 3.965      ;
; 15.949 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 3.992      ;
; 15.964 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[31]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.063     ; 3.975      ;
; 15.966 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[37] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.059      ; 4.095      ;
; 15.970 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.059     ; 3.973      ;
; 15.971 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[0] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[37] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.059      ; 4.090      ;
; 15.972 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.061     ; 3.969      ;
; 15.972 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[1]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.059     ; 3.971      ;
; 15.975 ; eq_data_buf[19]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.830      ; 5.777      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_rst'                                                                                                                             ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node       ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.771 ; receive_left_data_buf[10] ; eq_din[10]~41 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.288      ; 0.597      ;
; -1.761 ; receive_left_data_buf[13] ; eq_din[13]~53 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.278      ; 0.597      ;
; -1.759 ; receive_left_data_buf[9]  ; eq_din[9]~37  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.276      ; 0.597      ;
; -1.315 ; receive_left_data_buf[7]  ; eq_din[7]~29  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.832      ; 0.597      ;
; 2.148  ; receive_left_data_buf[23] ; eq_din[23]~89 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.556      ; 4.784      ;
; 2.158  ; receive_left_data_buf[2]  ; eq_din[2]~9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.551      ; 4.789      ;
; 2.193  ; receive_left_data_buf[4]  ; eq_din[4]~17  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.565      ; 4.838      ;
; 2.266  ; receive_left_data_buf[22] ; eq_din[22]~93 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.556      ; 4.902      ;
; 2.291  ; receive_left_data_buf[11] ; eq_din[11]~45 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.554      ; 4.925      ;
; 2.312  ; receive_left_data_buf[17] ; eq_din[17]~69 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.442      ; 4.834      ;
; 2.324  ; receive_left_data_buf[3]  ; eq_din[3]~13  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.565      ; 4.969      ;
; 2.408  ; receive_left_data_buf[5]  ; eq_din[5]~21  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.556      ; 5.044      ;
; 2.429  ; receive_left_data_buf[6]  ; eq_din[6]~25  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.556      ; 5.065      ;
; 2.476  ; receive_left_data_buf[16] ; eq_din[16]~65 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.275      ; 4.831      ;
; 2.506  ; receive_left_data_buf[21] ; eq_din[21]~85 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.256      ; 4.842      ;
; 2.617  ; receive_left_data_buf[12] ; eq_din[12]~49 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.276      ; 4.973      ;
; 2.619  ; receive_left_data_buf[15] ; eq_din[15]~61 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.274      ; 4.973      ;
; 2.637  ; receive_left_data_buf[1]  ; eq_din[1]~5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.109      ; 4.826      ;
; 2.640  ; receive_left_data_buf[0]  ; eq_din[0]~1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.109      ; 4.829      ;
; 2.641  ; receive_left_data_buf[8]  ; eq_din[8]~33  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.277      ; 4.998      ;
; 2.647  ; receive_left_data_buf[14] ; eq_din[14]~57 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.271      ; 4.998      ;
; 2.660  ; receive_left_data_buf[20] ; eq_din[20]~81 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.259      ; 4.999      ;
; 2.660  ; receive_left_data_buf[19] ; eq_din[19]~73 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.260      ; 5.000      ;
; 2.688  ; receive_left_data_buf[18] ; eq_din[18]~77 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 2.260      ; 5.028      ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                ;
+-------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.308 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[3]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.987      ; 1.600      ;
; 0.311 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[5]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.987      ; 1.603      ;
; 0.313 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[23]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.987      ; 1.605      ;
; 0.382 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.397 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.684      ;
; 0.398 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.684      ;
; 0.401 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.436 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[3]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.987      ; 1.728      ;
; 0.437 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[1]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 1.681      ;
; 0.438 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[5]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.987      ; 1.730      ;
; 0.440 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[0]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 1.684      ;
; 0.440 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[23]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.987      ; 1.732      ;
; 0.442 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[18]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 1.686      ;
; 0.443 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[2]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 1.687      ;
; 0.455 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.743      ;
; 0.457 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.744      ;
; 0.458 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.745      ;
; 0.459 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[10]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.705      ;
; 0.460 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[8]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.706      ;
; 0.460 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[2]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.714      ;
; 0.461 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[1]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.715      ;
; 0.462 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[9]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.716      ;
; 0.463 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[9]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.709      ;
; 0.464 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[10]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.718      ;
; 0.465 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[7]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.711      ;
; 0.465 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[18]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.719      ;
; 0.466 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[21]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.720      ;
; 0.534 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[1]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 1.778      ;
; 0.536 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[0]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 1.780      ;
; 0.538 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[18]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 1.782      ;
; 0.539 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[2]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.939      ; 1.783      ;
; 0.541 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[21]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.903      ; 1.749      ;
; 0.542 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[23]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.903      ; 1.750      ;
; 0.543 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[21]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.903      ; 1.751      ;
; 0.568 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[10]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.814      ;
; 0.569 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[8]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.815      ;
; 0.571 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[2]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.825      ;
; 0.572 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[9]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.818      ;
; 0.572 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[1]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.826      ;
; 0.573 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[7]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.819      ;
; 0.573 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[9]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.827      ;
; 0.574 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[10]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.828      ;
; 0.575 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[18]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.829      ;
; 0.577 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[21]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.949      ; 1.831      ;
; 0.581 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[2]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.978      ; 1.864      ;
; 0.582 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[8]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.978      ; 1.865      ;
; 0.584 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[1]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.978      ; 1.867      ;
; 0.585 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[0]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.978      ; 1.868      ;
; 0.610 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[4]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.856      ;
; 0.615 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[6]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.861      ;
; 0.616 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[5]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.862      ;
; 0.617 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[3]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.941      ; 1.863      ;
; 0.621 ; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[0][41] ; equalizer:equalizer_inst|iir:iir_1000|Yout[41]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 0.954      ;
; 0.624 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][38] ; equalizer:equalizer_inst|iir:iir_2000|Yout[38]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.951      ;
; 0.624 ; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[0][42] ; equalizer:equalizer_inst|iir:iir_1000|Yout[42]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 0.957      ;
; 0.624 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][39]  ; equalizer:equalizer_inst|iir:iir_600|Yout[39]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.135      ; 0.954      ;
; 0.624 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][31]  ; equalizer:equalizer_inst|iir:iir_600|Yout[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.135      ; 0.954      ;
; 0.625 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][34] ; equalizer:equalizer_inst|iir:iir_5000|Yout[34]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.952      ;
; 0.625 ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][40]  ; equalizer:equalizer_inst|iir:iir_100|Yout[40]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.952      ;
; 0.626 ; equalizer:equalizer_inst|iir:iir_200|zero_mult_reg[2][37]  ; equalizer:equalizer_inst|iir:iir_200|Xout[37]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.133      ; 0.954      ;
; 0.626 ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][41] ; equalizer:equalizer_inst|iir:iir_3000|Yout[41]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.133      ; 0.954      ;
; 0.627 ; equalizer:equalizer_inst|iir:iir_5000|zero_mult_reg[2][39] ; equalizer:equalizer_inst|iir:iir_5000|Xout[39]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.954      ;
; 0.627 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[13]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.985      ; 1.917      ;
; 0.627 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[12]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.985      ; 1.917      ;
; 0.628 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][36] ; equalizer:equalizer_inst|iir:iir_2000|Yout[36]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.955      ;
; 0.628 ; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[0][42]  ; equalizer:equalizer_inst|iir:iir_200|Yout[42]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.955      ;
; 0.628 ; equalizer:equalizer_inst|iir:iir_200|zero_mult_reg[2][36]  ; equalizer:equalizer_inst|iir:iir_200|Xout[36]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.133      ; 0.956      ;
; 0.628 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][42]  ; equalizer:equalizer_inst|iir:iir_600|Yout[42]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.135      ; 0.958      ;
; 0.629 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][43] ; equalizer:equalizer_inst|iir:iir_5000|Yout[43]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.956      ;
; 0.629 ; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[0][43]  ; equalizer:equalizer_inst|iir:iir_200|Yout[43]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.956      ;
; 0.629 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][37]  ; equalizer:equalizer_inst|iir:iir_600|Yout[37]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.135      ; 0.959      ;
; 0.629 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[11]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.985      ; 1.919      ;
; 0.630 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][32] ; equalizer:equalizer_inst|iir:iir_5000|Yout[32]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.957      ;
; 0.630 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[14]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.985      ; 1.920      ;
; 0.631 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][35] ; equalizer:equalizer_inst|iir:iir_2000|Yout[35]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.958      ;
; 0.632 ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][33] ; equalizer:equalizer_inst|iir:iir_3000|Yout[33]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.133      ; 0.960      ;
; 0.633 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][41] ; equalizer:equalizer_inst|iir:iir_2000|Yout[41]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.960      ;
; 0.633 ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][31]  ; equalizer:equalizer_inst|iir:iir_100|Yout[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 0.960      ;
; 0.634 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[9]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.979      ; 1.918      ;
; 0.636 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[9]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.948      ; 1.889      ;
; 0.637 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[10]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.979      ; 1.921      ;
; 0.638 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[7]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.979      ; 1.922      ;
; 0.639 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[8]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.979      ; 1.923      ;
; 0.641 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[7]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.948      ; 1.894      ;
; 0.641 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[5]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.948      ; 1.894      ;
; 0.641 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[3]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.948      ; 1.894      ;
; 0.642 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[4]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.948      ; 1.895      ;
; 0.643 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[10]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.948      ; 1.896      ;
; 0.644 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[8]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.948      ; 1.897      ;
; 0.645 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[6]     ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.948      ; 1.898      ;
; 0.650 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[20]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 1.895      ;
; 0.650 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[22]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 1.895      ;
; 0.652 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[15]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.978      ; 1.935      ;
; 0.652 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[19]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 1.897      ;
; 0.652 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[23]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.940      ; 1.897      ;
; 0.655 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[17]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.978      ; 1.938      ;
; 0.657 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_200|Dout_buf[16]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.978      ; 1.940      ;
+-------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.380 ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; mode                                                 ; mode                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; equalizer:equalizer_inst|iir200_rom_addr[0]          ; equalizer:equalizer_inst|iir200_rom_addr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; equalizer:equalizer_inst|iir600_rom_addr[0]          ; equalizer:equalizer_inst|iir600_rom_addr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; equalizer:equalizer_inst|iir2000_rom_addr[0]         ; equalizer:equalizer_inst|iir2000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|iir3000_rom_addr[0]         ; equalizer:equalizer_inst|iir3000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|iir100_rom_addr[0]          ; equalizer:equalizer_inst|iir100_rom_addr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[2]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[1]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|state_100.STA_CTRL_ST       ; equalizer:equalizer_inst|state_100.STA_CTRL_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|state_1000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_1000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|state_1000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_1000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.382 ; equalizer:equalizer_inst|iir1000_rom_addr[0]         ; equalizer:equalizer_inst|iir1000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; equalizer:equalizer_inst|state_3000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_3000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; equalizer:equalizer_inst|state_3000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_3000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; equalizer:equalizer_inst|state_100.STA_CTRL_WK       ; equalizer:equalizer_inst|state_100.STA_CTRL_WK       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; equalizer:equalizer_inst|state_600.STA_CTRL_ST       ; equalizer:equalizer_inst|state_600.STA_CTRL_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; equalizer:equalizer_inst|state_600.STA_CTRL_WK       ; equalizer:equalizer_inst|state_600.STA_CTRL_WK       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; equalizer:equalizer_inst|state_2000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_2000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; equalizer:equalizer_inst|state_2000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_2000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; equalizer:equalizer_inst|iir5000_rom_addr[0]         ; equalizer:equalizer_inst|iir5000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; equalizer:equalizer_inst|state_8000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_8000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; equalizer:equalizer_inst|state_8000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_8000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sys_rst                                              ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][19] ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.906      ; 1.604      ;
; 0.396 ; equalizer:equalizer_inst|state_1000.CTRL_SIG         ; equalizer:equalizer_inst|state_1000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.684      ;
; 0.397 ; equalizer:equalizer_inst|state_3000.CTRL_SIG         ; equalizer:equalizer_inst|state_3000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.684      ;
; 0.397 ; equalizer:equalizer_inst|state_100.CTRL_SIG          ; equalizer:equalizer_inst|state_100.CTRL_SIG          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.684      ;
; 0.397 ; equalizer:equalizer_inst|state_2000.SEND             ; equalizer:equalizer_inst|state_2000.SEND             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.684      ;
; 0.399 ; equalizer:equalizer_inst|state_8000.CTRL_SIG         ; equalizer:equalizer_inst|state_8000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.400 ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[2]  ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[1]  ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|coe_ful_cnt[1]              ; equalizer:equalizer_inst|coe_ful_cnt[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|coe_ful_cnt[0]              ; equalizer:equalizer_inst|coe_ful_cnt[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|coe_ful_cnt[2]              ; equalizer:equalizer_inst|coe_ful_cnt[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|state_5000.CTRL_SIG         ; equalizer:equalizer_inst|state_5000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|state_5000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_5000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; equalizer:equalizer_inst|state_5000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_5000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[2]  ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[1]  ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; equalizer:equalizer_inst|iir8000_rom_addr[0]         ; equalizer:equalizer_inst|iir8000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; equalizer:equalizer_inst|state_200.STA_CTRL_WK       ; equalizer:equalizer_inst|state_200.STA_CTRL_WK       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; equalizer:equalizer_inst|state_200.STA_CTRL_ST       ; equalizer:equalizer_inst|state_200.STA_CTRL_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.448 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.736      ;
; 0.450 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.738      ;
; 0.450 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.738      ;
; 0.451 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][15]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.737      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][20] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.737      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][21] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.737      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_600|Xin_reg[0][18]  ; equalizer:equalizer_inst|iir:iir_600|Xin_reg[1][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.737      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][10]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.737      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][11] ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.737      ;
; 0.452 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][19] ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.737      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][19] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][22] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][8]  ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][20] ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][2]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][14]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][16]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][17]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][17]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][19]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][5]  ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[1][5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.739      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][13] ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][7]   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][14]  ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][0]   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][19] ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][8]  ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][9]  ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[0][3]  ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[1][3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[0][16] ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[1][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.738      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][1]   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.738      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][8]   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.740      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][19]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.738      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][6]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][8]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][9]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.454 ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[0][22]  ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[1][22]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.455 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][4]   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.740      ;
; 0.455 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][18]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.739      ;
; 0.455 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][22]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][22]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.739      ;
; 0.455 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.743      ;
; 0.456 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][15]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.741      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.396 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][17]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.050      ;
; 0.401 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][1]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.055      ;
; 0.401 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][14]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.059      ;
; 0.412 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][16]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.066      ;
; 0.419 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][23]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.072      ;
; 0.426 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][9]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.079      ;
; 0.431 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][15]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.085      ;
; 0.435 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][22]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.088      ;
; 0.446 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.094      ;
; 0.450 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.717      ;
; 0.456 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.724      ;
; 0.458 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][21]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.111      ;
; 0.462 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][10]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.115      ;
; 0.469 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][0]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][0]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][5]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][5]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][17]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][17]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][0]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][0]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][2]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][2]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][3]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][3]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][3]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][3]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][3]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][3]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][4]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][4]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][4]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][4]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][6]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][6]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][7]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][7]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][7]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][7]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][7]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][7]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][8]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][8]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][9]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][9]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][14]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][14]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][16]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][16]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][17]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][17]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][19]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][19]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][23]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][23]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[3][0]                          ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0]                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[3][0]                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[2][0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][2]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][2]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][4]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][4]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][5]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][5]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][6]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][6]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][8]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][8]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][9]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][9]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][11]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][11]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][12]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][12]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][15]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][15]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][20]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][20]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][21]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][21]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][22]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][22]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][23]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][23]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][12]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][12]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][16]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][16]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][17]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][17]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][20]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][20]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][20]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][20]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][21]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][21]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][22]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][22]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[2][0]                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[1][0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][1]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][1]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][2]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][2]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][18]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][18]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.740      ;
; 0.479 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.746      ;
; 0.481 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.748      ;
; 0.568 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[14] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[14]                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.240      ; 1.003      ;
; 0.590 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][8]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.243      ;
; 0.596 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.244      ;
; 0.602 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][10]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][10]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.870      ;
; 0.603 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][12]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][12]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.871      ;
; 0.621 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.888      ;
; 0.622 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[32]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.889      ;
; 0.623 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][12]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.282      ;
; 0.623 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.890      ;
; 0.626 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[6]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.893      ;
; 0.629 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.896      ;
; 0.634 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                                 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[9]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.902      ;
; 0.634 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.282      ;
; 0.635 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.903      ;
; 0.636 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[6]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.284      ;
; 0.636 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][11]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.295      ;
; 0.638 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]                          ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.905      ;
; 0.642 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]                          ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.909      ;
; 0.643 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[0][0]                  ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_we_reg      ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.296      ;
; 0.643 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][5]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][5]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.910      ;
; 0.644 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][10]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][10]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][6]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][6]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][13]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][13]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][14]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][14]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][15]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][15]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][19]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][19]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][22]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][22]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][23]                                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][23]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                                                                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.294      ;
; 0.646 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][0]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][0]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][8]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][8]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.914      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'bclk'                                                                                                             ;
+-------+----------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; i2s:i2s_inst|right_cnt[4]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.724      ;
; 0.497 ; i2s:i2s_inst|left_cnt[4]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.736      ;
; 0.514 ; i2s:i2s_inst|left_data[19] ; i2s:i2s_inst|left_data[20]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.759      ;
; 0.514 ; i2s:i2s_inst|left_data[0]  ; i2s:i2s_inst|left_data[1]          ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.759      ;
; 0.514 ; i2s:i2s_inst|left_data[9]  ; i2s:i2s_inst|left_data[10]         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.758      ;
; 0.514 ; i2s:i2s_inst|left_data[7]  ; i2s:i2s_inst|left_data[8]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.758      ;
; 0.514 ; i2s:i2s_inst|left_data[3]  ; i2s:i2s_inst|left_data[4]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.758      ;
; 0.515 ; i2s:i2s_inst|left_data[14] ; i2s:i2s_inst|left_data[15]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.760      ;
; 0.516 ; i2s:i2s_inst|left_data[22] ; i2s:i2s_inst|left_data[23]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.761      ;
; 0.517 ; i2s:i2s_inst|left_data[2]  ; i2s:i2s_inst|left_data[3]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.761      ;
; 0.634 ; i2s:i2s_inst|left_data[1]  ; i2s:i2s_inst|left_data[2]          ; bclk         ; bclk        ; 0.000        ; 0.071      ; 0.900      ;
; 0.641 ; i2s:i2s_inst|left_data[12] ; i2s:i2s_inst|left_data[13]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.886      ;
; 0.643 ; i2s:i2s_inst|left_data[18] ; i2s:i2s_inst|left_data[19]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.888      ;
; 0.643 ; i2s:i2s_inst|left_data[17] ; i2s:i2s_inst|left_data[18]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.888      ;
; 0.643 ; i2s:i2s_inst|left_data[15] ; i2s:i2s_inst|left_data[16]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.888      ;
; 0.643 ; i2s:i2s_inst|left_data[13] ; i2s:i2s_inst|left_data[14]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.888      ;
; 0.643 ; i2s:i2s_inst|left_data[6]  ; i2s:i2s_inst|left_data[7]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.887      ;
; 0.643 ; i2s:i2s_inst|left_data[4]  ; i2s:i2s_inst|left_data[5]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.887      ;
; 0.645 ; i2s:i2s_inst|left_data[11] ; i2s:i2s_inst|left_data[12]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.890      ;
; 0.645 ; i2s:i2s_inst|left_data[5]  ; i2s:i2s_inst|left_data[6]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.889      ;
; 0.646 ; i2s:i2s_inst|left_data[8]  ; i2s:i2s_inst|left_data[9]          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.890      ;
; 0.714 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[1]           ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.953      ;
; 0.719 ; i2s:i2s_inst|left_cnt[2]   ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.958      ;
; 0.735 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.974      ;
; 0.743 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[0]           ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.982      ;
; 0.750 ; i2s:i2s_inst|left_data[10] ; i2s:i2s_inst|left_data[11]         ; bclk         ; bclk        ; 0.000        ; 0.136      ; 1.081      ;
; 0.768 ; i2s:i2s_inst|left_data[16] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 0.000        ; 0.118      ; 1.081      ;
; 0.772 ; i2s:i2s_inst|left_data[15] ; i2s:i2s_inst|receive_left_data[15] ; bclk         ; bclk        ; 0.000        ; 0.118      ; 1.085      ;
; 0.793 ; i2s:i2s_inst|left_data[14] ; i2s:i2s_inst|receive_left_data[14] ; bclk         ; bclk        ; 0.000        ; 0.118      ; 1.106      ;
; 0.848 ; i2s:i2s_inst|left_data[16] ; i2s:i2s_inst|left_data[17]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.093      ;
; 0.864 ; i2s:i2s_inst|left_data[21] ; i2s:i2s_inst|left_data[22]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.109      ;
; 0.898 ; i2s:i2s_inst|right_cnt[2]  ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 1.137      ;
; 0.903 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[1]          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 1.142      ;
; 0.904 ; i2s:i2s_inst|right_cnt[3]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 1.143      ;
; 0.914 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[0]          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 1.153      ;
; 0.915 ; i2s:i2s_inst|left_data[10] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 0.000        ; -0.211     ; 0.899      ;
; 0.949 ; i2s:i2s_inst|left_data[4]  ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 0.000        ; -0.211     ; 0.933      ;
; 0.968 ; i2s:i2s_inst|left_data[23] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 0.000        ; -0.271     ; 0.892      ;
; 0.973 ; i2s:i2s_inst|left_data[18] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 0.000        ; -0.271     ; 0.897      ;
; 0.981 ; i2s:i2s_inst|left_data[21] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 0.000        ; -0.271     ; 0.905      ;
; 0.993 ; i2s:i2s_inst|left_data[22] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 0.000        ; -0.271     ; 0.917      ;
; 0.995 ; i2s:i2s_inst|left_data[19] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 0.000        ; -0.271     ; 0.919      ;
; 1.020 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.114      ; 1.329      ;
; 1.020 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.114      ; 1.329      ;
; 1.020 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[1]           ; bclk         ; bclk        ; 0.000        ; 0.114      ; 1.329      ;
; 1.020 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[0]           ; bclk         ; bclk        ; 0.000        ; 0.114      ; 1.329      ;
; 1.020 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.114      ; 1.329      ;
; 1.029 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.051      ; 1.275      ;
; 1.029 ; i2s:i2s_inst|left_cnt[2]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.051      ; 1.275      ;
; 1.030 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[1]           ; bclk         ; bclk        ; 0.000        ; 0.051      ; 1.276      ;
; 1.034 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.098      ; 1.327      ;
; 1.034 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.098      ; 1.327      ;
; 1.034 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[1]          ; bclk         ; bclk        ; 0.000        ; 0.098      ; 1.327      ;
; 1.034 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.098      ; 1.327      ;
; 1.034 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[0]          ; bclk         ; bclk        ; 0.000        ; 0.098      ; 1.327      ;
; 1.046 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.051      ; 1.292      ;
; 1.046 ; i2s:i2s_inst|left_cnt[2]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.051      ; 1.292      ;
; 1.050 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.051      ; 1.296      ;
; 1.082 ; i2s:i2s_inst|left_data[20] ; i2s:i2s_inst|left_data[21]         ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.327      ;
; 1.121 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.051      ; 1.367      ;
; 1.128 ; i2s:i2s_inst|left_data[20] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 0.000        ; -0.271     ; 1.052      ;
; 1.151 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.051      ; 1.397      ;
; 1.152 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.051      ; 1.398      ;
; 1.168 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.051      ; 1.414      ;
; 1.181 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[1]          ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.426      ;
; 1.187 ; i2s:i2s_inst|left_data[8]  ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 0.000        ; -0.136     ; 1.246      ;
; 1.196 ; i2s:i2s_inst|right_cnt[2]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.441      ;
; 1.202 ; i2s:i2s_inst|left_data[5]  ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 0.000        ; -0.161     ; 1.236      ;
; 1.217 ; i2s:i2s_inst|left_data[12] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 0.000        ; -0.229     ; 1.183      ;
; 1.231 ; i2s:i2s_inst|left_data[7]  ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 0.000        ; -0.217     ; 1.209      ;
; 1.234 ; i2s:i2s_inst|left_data[17] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 0.000        ; 0.003      ; 1.432      ;
; 1.255 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.500      ;
; 1.256 ; i2s:i2s_inst|right_cnt[3]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.501      ;
; 1.271 ; i2s:i2s_inst|left_data[13] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 0.000        ; -0.229     ; 1.237      ;
; 1.273 ; i2s:i2s_inst|right_cnt[2]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.518      ;
; 1.274 ; i2s:i2s_inst|left_data[1]  ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 0.000        ; -0.266     ; 1.203      ;
; 1.277 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.522      ;
; 1.279 ; i2s:i2s_inst|left_data[3]  ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 0.000        ; -0.211     ; 1.263      ;
; 1.284 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.529      ;
; 1.303 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.548      ;
; 1.325 ; i2s:i2s_inst|left_data[2]  ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 0.000        ; -0.136     ; 1.384      ;
; 1.350 ; i2s:i2s_inst|left_data[6]  ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 0.000        ; -0.161     ; 1.384      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[0]          ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[17]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[16]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[15]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[14]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[13]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[12]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[11]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[1]          ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[18]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[19]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[20]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[21]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[23]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.362 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[22]         ; bclk         ; bclk        ; 0.000        ; 0.399      ; 1.956      ;
; 1.377 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.622      ;
; 1.399 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.050      ; 1.644      ;
; 1.432 ; i2s:i2s_inst|left_data[11] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 0.000        ; -0.229     ; 1.398      ;
+-------+----------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                         ;
+--------+-----------+-------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 3.120      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.426      ; 3.119      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.329 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_3000[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.440      ; 3.133      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.432      ; 3.124      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.430      ; 3.122      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
; -2.328 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 3.121      ;
+--------+-----------+-------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                    ;
+--------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[1]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[2]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[3]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[4]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[5]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[6]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[7]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[8]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[9]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[10]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[11]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[12]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.643 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[13]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.674      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[1]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[2]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[3]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[4]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[5]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[6]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[7]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[8]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[9]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[10]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[11]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[12]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.640 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[13]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.089      ; 2.671      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[0]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[1]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[2]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[3]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[4]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[5]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[6]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[7]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[8]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[9]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[10]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[11]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[12]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.118      ; 2.693      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[0]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[15]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[16]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[17]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[18]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[20]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[21]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[22]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[23]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[24]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[25]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[26]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[27]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[28]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[29]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[0]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[1]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[1]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[2]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[2]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[3]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[3]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[4]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[4]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[5]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[5]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[6]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[6]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[7]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[7]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[8]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[8]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[9]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[9]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[10]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[10]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[11]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[11]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[12]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.129      ; 2.704      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[12]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[13]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.128      ; 2.703      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[14]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.126      ; 2.701      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[1]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[2]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[3]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[4]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[5]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[6]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[7]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[8]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[9]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[10]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[11]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.633 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[12]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.680      ;
; -1.632 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.679      ;
; -1.632 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.679      ;
; -1.632 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.679      ;
; -1.632 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.105      ; 2.679      ;
+--------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sys_clk'                                                                                                                                                                                                                                                                                               ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[33]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[16]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[15]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[14]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[13]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[12]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[11]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[10]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[9]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[8]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[7]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[6]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[5]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[4]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[3]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[2]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[1]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[0]                          ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[32]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[31]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[30]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[29]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[28]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[27]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[26]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[25]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[24]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[23]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[22]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[21]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[20]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[19]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[18]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.379 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[17]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.125      ; 2.753      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[22]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[21]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[20]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[19]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[18]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[17]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[16]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[15]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[14]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
; -0.368 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[13]                         ; sys_rst      ; sys_clk     ; 0.500        ; 2.137      ; 2.754      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sys_clk'                                                                                                                                                                                                                                                       ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]         ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][23]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][21]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][21]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][21]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][18]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][18]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][15]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][15]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][15]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][13]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][13]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][13]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][12]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][11]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][11]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][10]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][10]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][9]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][9]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][9]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][8]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][8]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][8]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][8]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.403      ; 2.556      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.405      ; 2.558      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.406      ; 2.559      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][1]                       ; sys_rst      ; sys_clk     ; 0.000        ; 2.402      ; 2.555      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[0][0] ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 2.397      ; 2.550      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                      ; sys_rst      ; sys_clk     ; 0.000        ; 2.404      ; 2.557      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[12]                     ; sys_rst      ; sys_clk     ; 0.000        ; 2.404      ; 2.557      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[12]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[13]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[14]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[15]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[16]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[17]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[18]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[19]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[20]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[21]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[22]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[23]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[24]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[25]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[26]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[27]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; fir_vld_data[7]                                                                                                                                                                                    ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; fir_vld_data[8]                                                                                                                                                                                    ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; dac_dat_b[1]~reg0                                                                                                                                                                                  ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; fir_vld_data[9]                                                                                                                                                                                    ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; dac_dat_b[2]~reg0                                                                                                                                                                                  ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; fir_vld_data[10]                                                                                                                                                                                   ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; dac_dat_b[3]~reg0                                                                                                                                                                                  ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; fir_vld_data[11]                                                                                                                                                                                   ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
; -0.082 ; sys_rst   ; dac_dat_b[4]~reg0                                                                                                                                                                                  ; sys_rst      ; sys_clk     ; 0.000        ; 2.387      ; 2.540      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                          ;
+-------+-----------+------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[32]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[33]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[34]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[0][35]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.006      ; 2.553      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[35]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[0][36]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.006      ; 2.553      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[36]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[37]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[38]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[39]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[40]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[41]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[42]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[29]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[30]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.242 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[31]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.554      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.990      ; 2.544      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.990      ; 2.544      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.990      ; 2.544      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.990      ; 2.544      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.990      ; 2.544      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.991      ; 2.545      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.991      ; 2.545      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.991      ; 2.545      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.991      ; 2.545      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.991      ; 2.545      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.991      ; 2.545      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.991      ; 2.545      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][17]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.991      ; 2.545      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.990      ; 2.544      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.990      ; 2.544      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[32]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[33]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[34]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[0][35]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.006      ; 2.561      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[35]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[0][36]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.006      ; 2.561      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[36]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[37]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[38]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[39]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[40]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[41]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[42]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[29]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[30]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.250 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[31]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.007      ; 2.562      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.014      ; 2.570      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.014      ; 2.570      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.014      ; 2.570      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.011      ; 2.567      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.014      ; 2.570      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[1][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.011      ; 2.567      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[1][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.011      ; 2.567      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.021      ; 2.577      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.021      ; 2.577      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.022      ; 2.578      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.022      ; 2.578      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.016      ; 2.572      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.022      ; 2.578      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.022      ; 2.578      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.022      ; 2.578      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.022      ; 2.578      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.022      ; 2.578      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.022      ; 2.578      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.022      ; 2.578      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.021      ; 2.577      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.022      ; 2.578      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][26] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.016      ; 2.572      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.022      ; 2.578      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][28] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.021      ; 2.577      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][32] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.016      ; 2.572      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][33] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.016      ; 2.572      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][43] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.016      ; 2.572      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][26] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][28] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][29] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][30] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.017      ; 2.573      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[0][29] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.977      ; 2.533      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[0][32] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.977      ; 2.533      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[0][35] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.977      ; 2.533      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[0][36] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.977      ; 2.533      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[0][37] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.977      ; 2.533      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[1][26] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.986      ; 2.542      ;
; 1.251 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[1][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.986      ; 2.542      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.001      ; 2.558      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.015      ; 2.572      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.016      ; 2.573      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.016      ; 2.573      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.016      ; 2.573      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.016      ; 2.573      ;
+-------+-----------+------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.248 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.571      ;
; 1.248 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.571      ;
; 1.248 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[2][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.571      ;
; 1.248 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.571      ;
; 1.248 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.571      ;
; 1.248 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.571      ;
; 1.248 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[2][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.571      ;
; 1.248 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.571      ;
; 1.248 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.571      ;
; 1.248 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[2][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.571      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[1][9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.572      ;
; 1.249 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[2][9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.572      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[0]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.992      ; 2.549      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.992      ; 2.549      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[15]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.992      ; 2.549      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.992      ; 2.549      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[14]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.992      ; 2.549      ;
; 1.252 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.992      ; 2.549      ;
; 1.256 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_3000_buf[2]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.001      ; 2.562      ;
; 1.256 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.001      ; 2.562      ;
; 1.256 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[1][2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.001      ; 2.562      ;
; 1.256 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.001      ; 2.562      ;
; 1.256 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.001      ; 2.562      ;
; 1.256 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.001      ; 2.562      ;
; 1.256 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[2][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.001      ; 2.562      ;
; 1.257 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 2.559      ;
; 1.257 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 2.559      ;
; 1.257 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 2.559      ;
; 1.257 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 2.559      ;
; 1.257 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[0][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 2.559      ;
; 1.257 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 2.559      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|coe_en_600                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 2.566      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir2000_rom_addr[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 2.565      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir600_rom_addr[0]          ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 2.566      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|coe_en_delay1   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 2.565      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir200_rom_addr[0]          ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 2.566      ;
; 1.258 ; sys_rst   ; mode                                                 ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.013      ; 2.576      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[23]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 2.565      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 2.565      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 2.565      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[0] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.017      ; 2.580      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[12]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.996      ; 2.559      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.996      ; 2.559      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[11]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.996      ; 2.559      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.996      ; 2.559      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[10]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.996      ; 2.559      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.996      ; 2.559      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 2.581      ;
; 1.258 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|coe_reg[5][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.005      ; 2.568      ;
; 1.259 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_3000_buf[9]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.555      ;
; 1.259 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.555      ;
; 1.259 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.555      ;
; 1.259 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[1][3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.555      ;
; 1.260 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.556      ;
; 1.260 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.556      ;
; 1.260 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.556      ;
; 1.260 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.556      ;
; 1.260 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.556      ;
; 1.260 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.556      ;
; 1.260 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.556      ;
; 1.260 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.991      ; 2.556      ;
; 1.261 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.546      ;
; 1.261 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.546      ;
; 1.261 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.546      ;
; 1.261 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.546      ;
; 1.262 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[2][0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 2.545      ;
; 1.262 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.547      ;
; 1.262 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[1][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.547      ;
; 1.262 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[2][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.547      ;
; 1.262 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[0][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.547      ;
; 1.262 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[1][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.547      ;
; 1.262 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[2][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.547      ;
; 1.262 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][26]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 2.545      ;
; 1.262 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][24]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 2.545      ;
; 1.262 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[2][24]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 2.545      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[17]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[16]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[15]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.976      ; 2.544      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[9]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.541      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.541      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[6]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.541      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[2]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.541      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[18]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.541      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.541      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.541      ;
; 1.263 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.541      ;
; 1.264 ; sys_rst   ; eq_data_buf[22]                                      ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.549      ;
; 1.282 ; sys_rst   ; equalizer:equalizer_inst|state_2000.STA_CTRL_WK      ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.567      ;
; 1.282 ; sys_rst   ; equalizer:equalizer_inst|state_2000.SEND             ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.567      ;
; 1.282 ; sys_rst   ; equalizer:equalizer_inst|state_2000.CTRL_SIG         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 2.567      ;
+-------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 192
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4254.110 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sys_rst                                              ; -1.603 ; -27.783       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.545 ; -284.323      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.677 ; -73.377       ;
; bclk                                                 ; -0.408 ; -8.654        ;
; sys_clk                                              ; 17.472 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sys_rst                                              ; -1.106 ; -4.210        ;
; sys_clk                                              ; 0.138  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.177  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.178  ; 0.000         ;
; bclk                                                 ; 0.212  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.489 ; -4611.782     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.938 ; -1959.989     ;
; sys_clk                                              ; -0.316 ; -74.050       ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sys_clk                                              ; -0.048 ; -13.335       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.773  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.775  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+------------------------------------------------------+-----------+---------------+
; Clock                                                ; Slack     ; End Point TNS ;
+------------------------------------------------------+-----------+---------------+
; bclk                                                 ; -3.000    ; -67.689       ;
; sys_rst                                              ; -3.000    ; -3.000        ;
; sys_clk                                              ; 9.371     ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2083.099  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12499.733 ; 0.000         ;
+------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_rst'                                                                                                                            ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node       ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.603 ; receive_left_data_buf[1]  ; eq_din[1]~5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 0.962      ; 2.822      ;
; -1.569 ; receive_left_data_buf[6]  ; eq_din[6]~25  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.167      ; 2.988      ;
; -1.504 ; receive_left_data_buf[0]  ; eq_din[0]~1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 0.962      ; 2.801      ;
; -1.466 ; receive_left_data_buf[11] ; eq_din[11]~45 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.163      ; 2.881      ;
; -1.446 ; receive_left_data_buf[5]  ; eq_din[5]~21  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.167      ; 2.946      ;
; -1.444 ; receive_left_data_buf[8]  ; eq_din[8]~33  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.057      ; 2.921      ;
; -1.422 ; receive_left_data_buf[18] ; eq_din[18]~77 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.044      ; 2.965      ;
; -1.407 ; receive_left_data_buf[3]  ; eq_din[3]~13  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.168      ; 2.912      ;
; -1.393 ; receive_left_data_buf[22] ; eq_din[22]~93 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.164      ; 2.892      ;
; -1.372 ; receive_left_data_buf[2]  ; eq_din[2]~9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.160      ; 2.787      ;
; -1.363 ; receive_left_data_buf[20] ; eq_din[20]~81 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.042      ; 2.904      ;
; -1.352 ; receive_left_data_buf[19] ; eq_din[19]~73 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.045      ; 2.896      ;
; -1.346 ; receive_left_data_buf[15] ; eq_din[15]~61 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.056      ; 2.900      ;
; -1.343 ; receive_left_data_buf[14] ; eq_din[14]~57 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.053      ; 2.895      ;
; -1.335 ; receive_left_data_buf[12] ; eq_din[12]~49 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.055      ; 2.889      ;
; -1.318 ; receive_left_data_buf[4]  ; eq_din[4]~17  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.168      ; 2.821      ;
; -1.285 ; receive_left_data_buf[23] ; eq_din[23]~89 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.164      ; 2.784      ;
; -1.283 ; receive_left_data_buf[16] ; eq_din[16]~65 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.056      ; 2.839      ;
; -1.267 ; receive_left_data_buf[21] ; eq_din[21]~85 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.040      ; 2.806      ;
; -1.265 ; receive_left_data_buf[17] ; eq_din[17]~69 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.114      ; 2.799      ;
; 1.056  ; receive_left_data_buf[7]  ; eq_din[7]~29  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 0.856      ; 0.300      ;
; 1.254  ; receive_left_data_buf[9]  ; eq_din[9]~37  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.056      ; 0.300      ;
; 1.255  ; receive_left_data_buf[13] ; eq_din[13]~53 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.056      ; 0.300      ;
; 1.260  ; receive_left_data_buf[10] ; eq_din[10]~41 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 1.000        ; 1.062      ; 0.300      ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.545 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.116     ; 1.856      ;
; -1.463 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.116     ; 1.774      ;
; -1.462 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.116     ; 1.773      ;
; -1.452 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.118     ; 1.761      ;
; -1.450 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.118     ; 1.759      ;
; -1.450 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.135     ; 1.742      ;
; -1.426 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.721      ;
; -1.425 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.900      ;
; -1.425 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.900      ;
; -1.424 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][18]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.726      ;
; -1.424 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.899      ;
; -1.423 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.898      ;
; -1.418 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.047      ; 1.892      ;
; -1.418 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][17]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.117     ; 1.728      ;
; -1.418 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.047      ; 1.892      ;
; -1.416 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.047      ; 1.890      ;
; -1.414 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.047      ; 1.888      ;
; -1.411 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.138     ; 1.700      ;
; -1.404 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.115     ; 1.716      ;
; -1.403 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.115     ; 1.715      ;
; -1.401 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.138     ; 1.690      ;
; -1.387 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 1.687      ;
; -1.385 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 1.685      ;
; -1.376 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.118     ; 1.685      ;
; -1.376 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 1.675      ;
; -1.373 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][22]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.118     ; 1.682      ;
; -1.369 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.117     ; 1.679      ;
; -1.369 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.117     ; 1.679      ;
; -1.369 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 1.669      ;
; -1.369 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 1.669      ;
; -1.368 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.117     ; 1.678      ;
; -1.365 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.116     ; 1.676      ;
; -1.364 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.116     ; 1.675      ;
; -1.363 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.116     ; 1.674      ;
; -1.344 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][19]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 1.646      ;
; -1.338 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.134     ; 1.631      ;
; -1.335 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.138     ; 1.624      ;
; -1.335 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.138     ; 1.624      ;
; -1.324 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.041      ; 1.792      ;
; -1.314 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.115     ; 1.626      ;
; -1.300 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.052      ; 1.779      ;
; -1.299 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 1.593      ;
; -1.296 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 1.590      ;
; -1.274 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.053      ; 1.754      ;
; -1.268 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 1.771      ;
; -1.268 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 1.771      ;
; -1.268 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.743      ;
; -1.267 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[0][1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 1.770      ;
; -1.258 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.134     ; 1.551      ;
; -1.258 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.134     ; 1.551      ;
; -1.256 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.054      ; 1.737      ;
; -1.256 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.041      ; 1.724      ;
; -1.255 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.134     ; 1.548      ;
; -1.254 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.134     ; 1.547      ;
; -1.254 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.041      ; 1.722      ;
; -1.254 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.041      ; 1.722      ;
; -1.254 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.041      ; 1.722      ;
; -1.253 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.045      ; 1.725      ;
; -1.246 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.134     ; 1.539      ;
; -1.245 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.540      ;
; -1.244 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.052      ; 1.723      ;
; -1.231 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.049      ; 1.707      ;
; -1.229 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][22]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.049      ; 1.705      ;
; -1.228 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.044      ; 1.699      ;
; -1.228 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.044      ; 1.699      ;
; -1.226 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.052      ; 1.705      ;
; -1.220 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.052      ; 1.699      ;
; -1.217 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.052      ; 1.696      ;
; -1.216 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.052      ; 1.695      ;
; -1.215 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.680      ;
; -1.214 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.052      ; 1.693      ;
; -1.212 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.677      ;
; -1.212 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.677      ;
; -1.211 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.676      ;
; -1.210 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.685      ;
; -1.209 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.684      ;
; -1.209 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.684      ;
; -1.207 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 1.677      ;
; -1.207 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.682      ;
; -1.203 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 1.673      ;
; -1.202 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.046      ; 1.675      ;
; -1.201 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.045      ; 1.673      ;
; -1.201 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.046      ; 1.674      ;
; -1.201 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.039      ; 1.667      ;
; -1.200 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.039      ; 1.666      ;
; -1.197 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.041      ; 1.665      ;
; -1.191 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[0][4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.666      ;
; -1.190 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.665      ;
; -1.189 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[0][5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.664      ;
; -1.189 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[0][3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.664      ;
; -1.187 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[0][6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.662      ;
; -1.187 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.662      ;
; -1.185 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 1.660      ;
; -1.184 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 1.654      ;
; -1.183 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.045      ; 1.655      ;
; -1.176 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.471      ;
; -1.174 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.046      ; 1.647      ;
; -1.170 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.040      ; 1.637      ;
; -1.168 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.041      ; 1.636      ;
; -1.165 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 1.459      ;
+--------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                     ;
+--------+-----------+----------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                            ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -0.677 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.663      ;
; -0.677 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.663      ;
; -0.675 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.661      ;
; -0.674 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.660      ;
; -0.669 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.058      ; 1.654      ;
; -0.669 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.058      ; 1.654      ;
; -0.667 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.058      ; 1.652      ;
; -0.666 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.058      ; 1.651      ;
; -0.578 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.051      ; 1.556      ;
; -0.573 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.045      ; 1.545      ;
; -0.569 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.045      ; 1.541      ;
; -0.541 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.038      ; 1.506      ;
; -0.521 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.067      ; 1.515      ;
; -0.509 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.046      ; 1.482      ;
; -0.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.486      ;
; -0.507 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.486      ;
; -0.506 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.485      ;
; -0.506 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.485      ;
; -0.505 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.065      ; 1.497      ;
; -0.503 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.045      ; 1.475      ;
; -0.503 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.056      ; 1.486      ;
; -0.501 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.045      ; 1.473      ;
; -0.500 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.045      ; 1.472      ;
; -0.495 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.029      ; 1.451      ;
; -0.491 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.132     ; 1.286      ;
; -0.482 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.461      ;
; -0.480 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.132     ; 1.275      ;
; -0.474 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.048      ; 1.449      ;
; -0.473 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.048      ; 1.448      ;
; -0.471 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.049      ; 1.447      ;
; -0.470 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.049      ; 1.446      ;
; -0.470 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.049      ; 1.446      ;
; -0.470 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.049      ; 1.446      ;
; -0.467 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.048      ; 1.442      ;
; -0.467 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.046      ; 1.440      ;
; -0.467 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.066      ; 1.460      ;
; -0.467 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.066      ; 1.460      ;
; -0.466 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.048      ; 1.441      ;
; -0.466 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.048      ; 1.441      ;
; -0.466 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.048      ; 1.441      ;
; -0.466 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.066      ; 1.459      ;
; -0.464 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.066      ; 1.457      ;
; -0.443 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.429      ;
; -0.443 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.429      ;
; -0.441 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.427      ;
; -0.440 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.426      ;
; -0.440 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.426      ;
; -0.440 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.426      ;
; -0.439 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.425      ;
; -0.436 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.422      ;
; -0.422 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.039      ; 1.388      ;
; -0.420 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.039      ; 1.386      ;
; -0.420 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.039      ; 1.386      ;
; -0.419 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.051      ; 1.397      ;
; -0.416 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.051      ; 1.394      ;
; -0.414 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.051      ; 1.392      ;
; -0.413 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.051      ; 1.391      ;
; -0.407 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.393      ;
; -0.406 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[19]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.392      ;
; -0.406 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.392      ;
; -0.406 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[22]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.392      ;
; -0.406 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[23]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.392      ;
; -0.405 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.391      ;
; -0.404 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.390      ;
; -0.402 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.381      ;
; -0.401 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.380      ;
; -0.399 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.385      ;
; -0.399 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.066      ; 1.392      ;
; -0.397 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.066      ; 1.390      ;
; -0.397 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.376      ;
; -0.396 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.375      ;
; -0.395 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.066      ; 1.388      ;
; -0.394 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.380      ;
; -0.393 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.379      ;
; -0.393 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.064      ; 1.384      ;
; -0.393 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.067      ; 1.387      ;
; -0.393 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.066      ; 1.386      ;
; -0.392 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[17]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.064      ; 1.383      ;
; -0.392 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Dout_buf[16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.064      ; 1.383      ;
; -0.392 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.067      ; 1.386      ;
; -0.391 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.377      ;
; -0.390 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.059      ; 1.376      ;
; -0.390 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[17]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.068      ; 1.385      ;
; -0.390 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.068      ; 1.385      ;
; -0.389 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.068      ; 1.384      ;
; -0.389 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.068      ; 1.384      ;
; -0.389 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.368      ;
; -0.389 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.071      ; 1.387      ;
; -0.389 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.041      ; 1.357      ;
; -0.387 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.067      ; 1.381      ;
; -0.386 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.048      ; 1.361      ;
; -0.386 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.048      ; 1.361      ;
; -0.385 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.048      ; 1.360      ;
; -0.385 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.364      ;
; -0.385 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Dout_buf[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.052      ; 1.364      ;
; -0.385 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Dout_buf[19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.071      ; 1.383      ;
; -0.385 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.041      ; 1.353      ;
; -0.384 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.058      ; 1.369      ;
; -0.384 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Dout_buf[9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.048      ; 1.359      ;
; -0.383 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Dout_buf[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.058      ; 1.368      ;
+--------+-----------+----------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'bclk'                                                                                                            ;
+--------+---------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.408 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.029     ; 1.386      ;
; -0.408 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.029     ; 1.386      ;
; -0.389 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.337      ;
; -0.389 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.337      ;
; -0.389 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.337      ;
; -0.389 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.337      ;
; -0.389 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.337      ;
; -0.389 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.337      ;
; -0.382 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.029     ; 1.360      ;
; -0.382 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.029     ; 1.360      ;
; -0.380 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.349      ;
; -0.380 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.349      ;
; -0.380 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.349      ;
; -0.371 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.319      ;
; -0.371 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.319      ;
; -0.371 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.319      ;
; -0.371 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.319      ;
; -0.371 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.319      ;
; -0.371 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.319      ;
; -0.364 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.333      ;
; -0.364 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.333      ;
; -0.364 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.333      ;
; -0.346 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.346      ;
; -0.346 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.346      ;
; -0.346 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.346      ;
; -0.344 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.040      ; 1.391      ;
; -0.319 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.319      ;
; -0.319 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.319      ;
; -0.319 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.319      ;
; -0.312 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.040      ; 1.359      ;
; -0.303 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 1.000        ; -0.058     ; 1.252      ;
; -0.303 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 1.000        ; -0.058     ; 1.252      ;
; -0.303 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 1.000        ; -0.058     ; 1.252      ;
; -0.297 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[0]  ; bclk         ; bclk        ; 1.000        ; -0.056     ; 1.248      ;
; -0.297 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 1.000        ; -0.056     ; 1.248      ;
; -0.297 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 1.000        ; -0.056     ; 1.248      ;
; -0.282 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 1.000        ; -0.058     ; 1.231      ;
; -0.282 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 1.000        ; -0.058     ; 1.231      ;
; -0.282 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 1.000        ; -0.058     ; 1.231      ;
; -0.279 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[0]  ; bclk         ; bclk        ; 1.000        ; -0.056     ; 1.230      ;
; -0.279 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 1.000        ; -0.056     ; 1.230      ;
; -0.279 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 1.000        ; -0.056     ; 1.230      ;
; -0.279 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.029     ; 1.257      ;
; -0.279 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.029     ; 1.257      ;
; -0.262 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 1.000        ; 0.081      ; 1.350      ;
; -0.262 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[15] ; bclk         ; bclk        ; 1.000        ; 0.081      ; 1.350      ;
; -0.262 ; i2s:i2s_inst|right_cnt[3] ; i2s:i2s_inst|receive_left_data[14] ; bclk         ; bclk        ; 1.000        ; 0.081      ; 1.350      ;
; -0.260 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.208      ;
; -0.260 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.208      ;
; -0.260 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.208      ;
; -0.260 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.208      ;
; -0.260 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.208      ;
; -0.260 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.208      ;
; -0.251 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.220      ;
; -0.251 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.220      ;
; -0.251 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.220      ;
; -0.240 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 1.000        ; 0.081      ; 1.328      ;
; -0.240 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[15] ; bclk         ; bclk        ; 1.000        ; 0.081      ; 1.328      ;
; -0.240 ; i2s:i2s_inst|right_cnt[1] ; i2s:i2s_inst|receive_left_data[14] ; bclk         ; bclk        ; 1.000        ; 0.081      ; 1.328      ;
; -0.222 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.029     ; 1.200      ;
; -0.222 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.029     ; 1.200      ;
; -0.217 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.217      ;
; -0.217 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.217      ;
; -0.217 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.217      ;
; -0.216 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 1.000        ; -0.029     ; 1.194      ;
; -0.216 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 1.000        ; -0.029     ; 1.194      ;
; -0.215 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.040      ; 1.262      ;
; -0.203 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.151      ;
; -0.203 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.151      ;
; -0.203 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.151      ;
; -0.203 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.151      ;
; -0.203 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.151      ;
; -0.203 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.151      ;
; -0.197 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.145      ;
; -0.197 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.145      ;
; -0.197 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.145      ;
; -0.197 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.145      ;
; -0.197 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.145      ;
; -0.197 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 1.000        ; -0.059     ; 1.145      ;
; -0.196 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.165      ;
; -0.196 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.165      ;
; -0.196 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.165      ;
; -0.188 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.157      ;
; -0.188 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.157      ;
; -0.188 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 1.000        ; -0.038     ; 1.157      ;
; -0.174 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 1.000        ; -0.058     ; 1.123      ;
; -0.174 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 1.000        ; -0.058     ; 1.123      ;
; -0.174 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 1.000        ; -0.058     ; 1.123      ;
; -0.168 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[0]  ; bclk         ; bclk        ; 1.000        ; -0.056     ; 1.119      ;
; -0.168 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 1.000        ; -0.056     ; 1.119      ;
; -0.168 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 1.000        ; -0.056     ; 1.119      ;
; -0.160 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.160      ;
; -0.160 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.160      ;
; -0.160 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.160      ;
; -0.158 ; i2s:i2s_inst|right_cnt[0] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.040      ; 1.205      ;
; -0.154 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[9]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.154      ;
; -0.154 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.154      ;
; -0.154 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 1.000        ; -0.007     ; 1.154      ;
; -0.152 ; i2s:i2s_inst|right_cnt[4] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 1.000        ; 0.040      ; 1.199      ;
; -0.133 ; i2s:i2s_inst|right_cnt[2] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 1.000        ; 0.081      ; 1.221      ;
+--------+---------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 17.472 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.469      ;
; 17.476 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.465      ;
; 17.519 ; eq_data_buf[18]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 0.879      ; 3.267      ;
; 17.540 ; eq_data_buf[7]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 0.880      ; 3.247      ;
; 17.540 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.401      ;
; 17.544 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.397      ;
; 17.552 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.405      ;
; 17.556 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.401      ;
; 17.608 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.333      ;
; 17.612 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.329      ;
; 17.620 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.337      ;
; 17.624 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.333      ;
; 17.676 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.265      ;
; 17.680 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[32]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.261      ;
; 17.688 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.269      ;
; 17.692 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.265      ;
; 17.744 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[31]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.197      ;
; 17.748 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[30]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.193      ;
; 17.756 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.201      ;
; 17.760 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[32]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.197      ;
; 17.762 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.195      ;
; 17.766 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.191      ;
; 17.790 ; eq_data_buf[6]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 0.872      ; 2.989      ;
; 17.792 ; eq_data_buf[0]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.061      ; 3.176      ;
; 17.801 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.157      ;
; 17.805 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.153      ;
; 17.812 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[29]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.129      ;
; 17.816 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[28]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.046     ; 2.125      ;
; 17.824 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[31]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.133      ;
; 17.826 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[9] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.001      ; 2.162      ;
; 17.828 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[30]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.129      ;
; 17.830 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.127      ;
; 17.832 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.834 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.123      ;
; 17.847 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.111      ;
; 17.854 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 2.105      ;
; 17.864 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.094      ;
; 17.868 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.090      ;
; 17.869 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.089      ;
; 17.873 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.085      ;
; 17.876 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.081      ;
; 17.879 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[27]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.047     ; 2.061      ;
; 17.880 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.077      ;
; 17.882 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 2.077      ;
; 17.883 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[26]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.047     ; 2.057      ;
; 17.890 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[9] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.001      ; 2.098      ;
; 17.892 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[29]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.065      ;
; 17.894 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[9] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[37] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.001      ; 2.094      ;
; 17.896 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[28]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.061      ;
; 17.898 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.059      ;
; 17.900 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.058      ;
; 17.902 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.055      ;
; 17.912 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[1]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 2.047      ;
; 17.915 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.043      ;
; 17.916 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[1]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 2.043      ;
; 17.917 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[0]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 2.042      ;
; 17.922 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 2.037      ;
; 17.924 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.001      ; 2.064      ;
; 17.932 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.026      ;
; 17.935 ; eq_data_buf[4]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 0.872      ; 2.844      ;
; 17.936 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.022      ;
; 17.937 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.021      ;
; 17.941 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.017      ;
; 17.944 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.013      ;
; 17.947 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[25]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.047     ; 1.993      ;
; 17.948 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 2.009      ;
; 17.950 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 2.009      ;
; 17.951 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[24]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.047     ; 1.989      ;
; 17.953 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[0]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 2.006      ;
; 17.955 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[0] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.001      ; 2.033      ;
; 17.957 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[5]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 2.001      ;
; 17.958 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[9] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[36] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.001      ; 2.030      ;
; 17.959 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[27]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.031     ; 1.997      ;
; 17.961 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[5]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 1.997      ;
; 17.962 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[9] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[35] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.001      ; 2.026      ;
; 17.963 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[26]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.031     ; 1.993      ;
; 17.965 ; eq_data_buf[14]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.072      ; 3.014      ;
; 17.966 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 1.991      ;
; 17.968 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 1.990      ;
; 17.970 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20]                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[32]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.030     ; 1.987      ;
; 17.976 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[3]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 1.983      ;
; 17.978 ; eq_data_buf[17]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][17]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.070      ; 2.999      ;
; 17.978 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[4] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.001      ; 2.010      ;
; 17.980 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[3]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 1.979      ;
; 17.980 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[1]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 1.979      ;
; 17.983 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 1.975      ;
; 17.984 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[1]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[36]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 1.975      ;
; 17.985 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[0]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 1.974      ;
; 17.987 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[13]                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.036     ; 1.964      ;
; 17.988 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.001      ; 2.000      ;
; 17.990 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[2]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[39]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 1.969      ;
; 17.990 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[0]                                                             ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.028     ; 1.969      ;
; 17.991 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[13]                                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[38]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.036     ; 1.960      ;
; 17.992 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[2] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[37] ; sys_clk                                              ; sys_clk     ; 20.000       ; 0.001      ; 1.996      ;
; 17.999 ; eq_data_buf[3]                                                                                                                                                                                                     ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.067      ; 2.975      ;
; 18.000 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 1.958      ;
; 18.004 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 1.954      ;
; 18.005 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1]                                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[33]                        ; sys_clk                                              ; sys_clk     ; 20.000       ; -0.029     ; 1.953      ;
; 18.009 ; eq_data_buf[15]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 1.063      ; 2.961      ;
; 18.009 ; eq_data_buf[22]                                                                                                                                                                                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][22]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 20.000       ; 0.864      ; 2.762      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_rst'                                                                                                                             ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node       ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.106 ; receive_left_data_buf[10] ; eq_din[10]~41 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.302      ; 0.276      ;
; -1.099 ; receive_left_data_buf[13] ; eq_din[13]~53 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.295      ; 0.276      ;
; -1.098 ; receive_left_data_buf[9]  ; eq_din[9]~37  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.294      ; 0.276      ;
; -0.907 ; receive_left_data_buf[7]  ; eq_din[7]~29  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.103      ; 0.276      ;
; 0.876  ; receive_left_data_buf[4]  ; eq_din[4]~17  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.415      ; 2.371      ;
; 0.878  ; receive_left_data_buf[2]  ; eq_din[2]~9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.405      ; 2.363      ;
; 0.894  ; receive_left_data_buf[23] ; eq_din[23]~89 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.410      ; 2.384      ;
; 0.952  ; receive_left_data_buf[11] ; eq_din[11]~45 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.406      ; 2.438      ;
; 0.956  ; receive_left_data_buf[17] ; eq_din[17]~69 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.356      ; 2.392      ;
; 0.965  ; receive_left_data_buf[22] ; eq_din[22]~93 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.410      ; 2.455      ;
; 0.987  ; receive_left_data_buf[3]  ; eq_din[3]~13  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.415      ; 2.482      ;
; 1.008  ; receive_left_data_buf[5]  ; eq_din[5]~21  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.411      ; 2.499      ;
; 1.030  ; receive_left_data_buf[16] ; eq_din[16]~65 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.295      ; 2.405      ;
; 1.033  ; receive_left_data_buf[6]  ; eq_din[6]~25  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.410      ; 2.523      ;
; 1.038  ; receive_left_data_buf[21] ; eq_din[21]~85 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.278      ; 2.396      ;
; 1.082  ; receive_left_data_buf[12] ; eq_din[12]~49 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.293      ; 2.455      ;
; 1.086  ; receive_left_data_buf[8]  ; eq_din[8]~33  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.296      ; 2.462      ;
; 1.087  ; receive_left_data_buf[19] ; eq_din[19]~73 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.283      ; 2.450      ;
; 1.092  ; receive_left_data_buf[14] ; eq_din[14]~57 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.291      ; 2.463      ;
; 1.092  ; receive_left_data_buf[0]  ; eq_din[0]~1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.215      ; 2.387      ;
; 1.099  ; receive_left_data_buf[15] ; eq_din[15]~61 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.294      ; 2.473      ;
; 1.121  ; receive_left_data_buf[1]  ; eq_din[1]~5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.215      ; 2.416      ;
; 1.122  ; receive_left_data_buf[20] ; eq_din[20]~81 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.280      ; 2.482      ;
; 1.133  ; receive_left_data_buf[18] ; eq_din[18]~77 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst     ; 0.000        ; 1.282      ; 2.495      ;
+--------+---------------------------+---------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.138 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][17]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.463      ;
; 0.148 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][14]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][1]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][16]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.474      ;
; 0.153 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][23]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.477      ;
; 0.155 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][9]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.479      ;
; 0.160 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][22]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.484      ;
; 0.162 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][15]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.487      ;
; 0.168 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                                               ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.491      ;
; 0.169 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][21]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.493      ;
; 0.171 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][10]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.495      ;
; 0.186 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                        ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                               ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                    ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[3][0] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[2][0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][2]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][2]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][3]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][3]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][3]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][3]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][4]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][4]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][5]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][5]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][6]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][6]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][7]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][7]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][7]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][7]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][7]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][7]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][17]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][17]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][19]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][19]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][0]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][0]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][0]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][0]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][2]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][2]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][3]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][3]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][4]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][4]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][4]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][4]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][6]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][6]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][8]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][8]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][9]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][9]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][9]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][9]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][11]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][11]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][12]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][12]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][14]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][14]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][15]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][15]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][16]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][16]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][22]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][22]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][23]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][23]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][23]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][23]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[3][0]         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0]                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[2][0] ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[1][0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][5]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][5]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][8]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][8]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][17]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][17]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][20]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][20]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][20]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][20]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][22]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][22]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][1]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][1]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][2]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][2]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][12]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][12]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][16]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][16]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][17]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][17]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][18]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][18]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][20]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][20]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][21]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][21]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][21]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][21]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[37]                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[34]                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.323      ;
; 0.241 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][8]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.565      ;
; 0.244 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                                               ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.567      ;
; 0.256 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][12]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][12]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][10]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][10]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.377      ;
; 0.260 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][12]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.589      ;
; 0.263 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                               ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.586      ;
; 0.263 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[6]                                               ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.586      ;
; 0.263 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][11]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.592      ;
; 0.263 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.383      ;
; 0.265 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[35]                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[6]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][6]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][6]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][10]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][10]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][13]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][13]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][19]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][19]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[32]                                            ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][14]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][14]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][15]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][15]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][22]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][22]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0]         ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[1][0]                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][8]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][8]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][14]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][14]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                                               ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ram_block1a0~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.592      ;
; 0.269 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][0]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][0]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][1]                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][1]                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][16]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][16]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][19]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][19]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][18]                      ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][18]                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.391      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.177 ; equalizer:equalizer_inst|iir3000_rom_addr[0]         ; equalizer:equalizer_inst|iir3000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[2]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[1]  ; equalizer:equalizer_inst|iir:iir_600|coe_ful_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; equalizer:equalizer_inst|iir200_rom_addr[0]          ; equalizer:equalizer_inst|iir200_rom_addr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; equalizer:equalizer_inst|iir600_rom_addr[0]          ; equalizer:equalizer_inst|iir600_rom_addr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; equalizer:equalizer_inst|iir2000_rom_addr[0]         ; equalizer:equalizer_inst|iir2000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; mode                                                 ; mode                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|iir100_rom_addr[0]          ; equalizer:equalizer_inst|iir100_rom_addr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|iir1000_rom_addr[0]         ; equalizer:equalizer_inst|iir1000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_1000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|state_3000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_3000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|state_3000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_3000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|state_100.STA_CTRL_ST       ; equalizer:equalizer_inst|state_100.STA_CTRL_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|state_100.STA_CTRL_WK       ; equalizer:equalizer_inst|state_100.STA_CTRL_WK       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|state_1000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_1000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|state_1000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_1000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|iir5000_rom_addr[0]         ; equalizer:equalizer_inst|iir5000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_5000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|state_600.STA_CTRL_ST       ; equalizer:equalizer_inst|state_600.STA_CTRL_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|state_600.STA_CTRL_WK       ; equalizer:equalizer_inst|state_600.STA_CTRL_WK       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|state_2000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_2000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|state_2000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_2000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; equalizer:equalizer_inst|state_8000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_8000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; equalizer:equalizer_inst|state_8000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_8000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.184 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][15]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][19] ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][20] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][21] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; equalizer:equalizer_inst|iir:iir_600|Xin_reg[0][18]  ; equalizer:equalizer_inst|iir:iir_600|Xin_reg[1][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; equalizer:equalizer_inst|state_3000.CTRL_SIG         ; equalizer:equalizer_inst|state_3000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; equalizer:equalizer_inst|state_1000.CTRL_SIG         ; equalizer:equalizer_inst|state_1000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; equalizer:equalizer_inst|state_100.CTRL_SIG          ; equalizer:equalizer_inst|state_100.CTRL_SIG          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][11] ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][7]   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; equalizer:equalizer_inst|state_2000.SEND             ; equalizer:equalizer_inst|state_2000.SEND             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][19] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[0][22] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][1]   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][19]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][2]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][9]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][10]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][14]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][16]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][17]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][17]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][19]  ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[2]  ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[1]  ; equalizer:equalizer_inst|iir:iir_100|coe_ful_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir8000_rom_addr[0]         ; equalizer:equalizer_inst|iir8000_rom_addr[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_8000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][13] ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[2]  ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[0]  ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[1]  ; equalizer:equalizer_inst|iir:iir_200|coe_ful_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][0]   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[2] ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[0] ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[1] ; equalizer:equalizer_inst|iir:iir_2000|coe_ful_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|coe_ful_cnt[1]              ; equalizer:equalizer_inst|coe_ful_cnt[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|coe_ful_cnt[0]              ; equalizer:equalizer_inst|coe_ful_cnt[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|coe_ful_cnt[2]              ; equalizer:equalizer_inst|coe_ful_cnt[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|state_5000.CTRL_SIG         ; equalizer:equalizer_inst|state_5000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|state_5000.STA_CTRL_ST      ; equalizer:equalizer_inst|state_5000.STA_CTRL_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|state_5000.STA_CTRL_WK      ; equalizer:equalizer_inst|state_5000.STA_CTRL_WK      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|state_8000.CTRL_SIG         ; equalizer:equalizer_inst|state_8000.CTRL_SIG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; equalizer:equalizer_inst|state_200.STA_CTRL_WK       ; equalizer:equalizer_inst|state_200.STA_CTRL_WK       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; equalizer:equalizer_inst|state_200.STA_CTRL_ST       ; equalizer:equalizer_inst|state_200.STA_CTRL_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][8]  ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][19] ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[0][20] ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][8]  ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[0][9]  ; equalizer:equalizer_inst|iir:iir_2000|Yin_reg[1][9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[0][3]  ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[1][3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[0][16] ; equalizer:equalizer_inst|iir:iir_1000|Yin_reg[1][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][8]   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][18]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][6]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_8000|coe_reg[3][9]  ; equalizer:equalizer_inst|iir:iir_8000|coe_reg[2][9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[0][5]  ; equalizer:equalizer_inst|iir:iir_5000|Yin_reg[1][5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[0][14]  ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[0][22]  ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[1][22]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.188 ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[1][23] ; equalizer:equalizer_inst|iir:iir_8000|Yin_reg[2][23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][4]   ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[0][22]  ; equalizer:equalizer_inst|iir:iir_600|Yin_reg[1][22]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[0][8]   ; equalizer:equalizer_inst|iir:iir_100|Yin_reg[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; equalizer:equalizer_inst|iir:iir_100|coe_reg[1][9]   ; equalizer:equalizer_inst|iir:iir_100|coe_reg[0][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; equalizer:equalizer_inst|iir:iir_100|coe_reg[3][2]   ; equalizer:equalizer_inst|iir:iir_100|coe_reg[2][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; equalizer:equalizer_inst|iir:iir_100|coe_reg[3][4]   ; equalizer:equalizer_inst|iir:iir_100|coe_reg[2][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; equalizer:equalizer_inst|iir:iir_100|coe_reg[3][16]  ; equalizer:equalizer_inst|iir:iir_100|coe_reg[2][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                ;
+-------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.178 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.185 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.314      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.199 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.328      ;
; 0.201 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.330      ;
; 0.203 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.333      ;
; 0.270 ; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[0][41] ; equalizer:equalizer_inst|iir:iir_1000|Yout[41]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.415      ;
; 0.270 ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][40]  ; equalizer:equalizer_inst|iir:iir_100|Yout[40]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.414      ;
; 0.271 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][34] ; equalizer:equalizer_inst|iir:iir_5000|Yout[34]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.414      ;
; 0.271 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][43] ; equalizer:equalizer_inst|iir:iir_5000|Yout[43]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.414      ;
; 0.271 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][38] ; equalizer:equalizer_inst|iir:iir_2000|Yout[38]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.414      ;
; 0.271 ; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[0][43]  ; equalizer:equalizer_inst|iir:iir_200|Yout[43]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.414      ;
; 0.271 ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][41] ; equalizer:equalizer_inst|iir:iir_3000|Yout[41]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.415      ;
; 0.272 ; equalizer:equalizer_inst|iir:iir_5000|zero_mult_reg[2][39] ; equalizer:equalizer_inst|iir:iir_5000|Xout[39]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.415      ;
; 0.272 ; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[0][42]  ; equalizer:equalizer_inst|iir:iir_200|Yout[42]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.415      ;
; 0.272 ; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[0][42] ; equalizer:equalizer_inst|iir:iir_1000|Yout[42]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.417      ;
; 0.272 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][31]  ; equalizer:equalizer_inst|iir:iir_600|Yout[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.415      ;
; 0.273 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][35] ; equalizer:equalizer_inst|iir:iir_2000|Yout[35]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.416      ;
; 0.273 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][36] ; equalizer:equalizer_inst|iir:iir_2000|Yout[36]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.416      ;
; 0.273 ; equalizer:equalizer_inst|iir:iir_200|zero_mult_reg[2][37]  ; equalizer:equalizer_inst|iir:iir_200|Xout[37]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.416      ;
; 0.273 ; equalizer:equalizer_inst|iir:iir_200|zero_mult_reg[2][36]  ; equalizer:equalizer_inst|iir:iir_200|Xout[36]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.416      ;
; 0.273 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][39]  ; equalizer:equalizer_inst|iir:iir_600|Yout[39]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.416      ;
; 0.274 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][32] ; equalizer:equalizer_inst|iir:iir_5000|Yout[32]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.417      ;
; 0.274 ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][33] ; equalizer:equalizer_inst|iir:iir_3000|Yout[33]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.418      ;
; 0.274 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][37]  ; equalizer:equalizer_inst|iir:iir_600|Yout[37]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.417      ;
; 0.274 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][42]  ; equalizer:equalizer_inst|iir:iir_600|Yout[42]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.417      ;
; 0.275 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][41] ; equalizer:equalizer_inst|iir:iir_2000|Yout[41]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.418      ;
; 0.275 ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][31]  ; equalizer:equalizer_inst|iir:iir_100|Yout[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.419      ;
; 0.288 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[3]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.285      ; 0.767      ;
; 0.291 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[5]    ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.285      ; 0.770      ;
; 0.293 ; sys_rst                                                    ; equalizer:equalizer_inst|iir:iir_8000|Dout_buf[23]   ; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.285      ; 0.772      ;
; 0.298 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.301 ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]       ; equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.432      ;
; 0.309 ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][27] ; equalizer:equalizer_inst|iir:iir_8000|Yout[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.243      ; 0.636      ;
; 0.330 ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][38]  ; equalizer:equalizer_inst|iir:iir_100|Yout[38]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.483      ;
; 0.331 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][43] ; equalizer:equalizer_inst|iir:iir_5000|Yout[43]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.019      ; 0.434      ;
; 0.335 ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[2][33]  ; equalizer:equalizer_inst|iir:iir_100|Xout[33]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.479      ;
; 0.336 ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[2][33] ; equalizer:equalizer_inst|iir:iir_2000|Xout[33]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.479      ;
; 0.336 ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][32] ; equalizer:equalizer_inst|iir:iir_3000|Yout[32]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.482      ;
; 0.336 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[1][35]  ; equalizer:equalizer_inst|iir:iir_600|Yout[35]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.479      ;
; 0.336 ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[2][38]  ; equalizer:equalizer_inst|iir:iir_100|Xout[38]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.480      ;
; 0.336 ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[2][28]  ; equalizer:equalizer_inst|iir:iir_100|Xout[28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 0.477      ;
; 0.337 ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[2][28]  ; equalizer:equalizer_inst|iir:iir_600|Xout[28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.477      ;
; 0.337 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[1][34]  ; equalizer:equalizer_inst|iir:iir_600|Yout[34]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.480      ;
; 0.337 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[1][40]  ; equalizer:equalizer_inst|iir:iir_600|Yout[40]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.480      ;
; 0.337 ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[2][31]  ; equalizer:equalizer_inst|iir:iir_100|Xout[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.481      ;
; 0.338 ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[2][36] ; equalizer:equalizer_inst|iir:iir_2000|Xout[36]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.481      ;
; 0.338 ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[2][32] ; equalizer:equalizer_inst|iir:iir_2000|Xout[32]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.481      ;
; 0.338 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[1][33]  ; equalizer:equalizer_inst|iir:iir_600|Yout[33]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.481      ;
; 0.338 ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[2][32]  ; equalizer:equalizer_inst|iir:iir_100|Xout[32]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.482      ;
; 0.338 ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[2][22]  ; equalizer:equalizer_inst|iir:iir_100|Xout[22]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 0.479      ;
; 0.339 ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[2][38] ; equalizer:equalizer_inst|iir:iir_2000|Xout[38]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.482      ;
; 0.339 ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[2][24]  ; equalizer:equalizer_inst|iir:iir_600|Xout[24]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.479      ;
; 0.339 ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[2][13]  ; equalizer:equalizer_inst|iir:iir_600|Xout[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.479      ;
; 0.339 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[1][19]  ; equalizer:equalizer_inst|iir:iir_600|Yout[19]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.478      ;
; 0.339 ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[2][36]  ; equalizer:equalizer_inst|iir:iir_100|Xout[36]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.483      ;
; 0.339 ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[2][20]  ; equalizer:equalizer_inst|iir:iir_100|Xout[20]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 0.480      ;
; 0.340 ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[2][37] ; equalizer:equalizer_inst|iir:iir_2000|Xout[37]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.483      ;
; 0.340 ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[2][14]  ; equalizer:equalizer_inst|iir:iir_600|Xout[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.480      ;
; 0.340 ; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[0][26] ; equalizer:equalizer_inst|iir:iir_1000|Yout[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.477      ;
; 0.340 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[1][26]  ; equalizer:equalizer_inst|iir:iir_600|Yout[26]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.479      ;
; 0.341 ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][27] ; equalizer:equalizer_inst|iir:iir_8000|Xout[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.478      ;
; 0.341 ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[2][28] ; equalizer:equalizer_inst|iir:iir_2000|Xout[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.477      ;
; 0.341 ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[2][20]  ; equalizer:equalizer_inst|iir:iir_600|Xout[20]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.481      ;
; 0.341 ; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[0][21]  ; equalizer:equalizer_inst|iir:iir_200|Yout[21]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.480      ;
; 0.341 ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[1][1]  ; equalizer:equalizer_inst|iir:iir_8000|Yout[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.485      ;
; 0.341 ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][39] ; equalizer:equalizer_inst|iir:iir_3000|Yout[39]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.487      ;
; 0.341 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[1][22]  ; equalizer:equalizer_inst|iir:iir_600|Yout[22]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.480      ;
; 0.342 ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][19]  ; equalizer:equalizer_inst|iir:iir_100|Yout[19]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.480      ;
; 0.343 ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][20] ; equalizer:equalizer_inst|iir:iir_8000|Xout[20]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.480      ;
; 0.343 ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[2][18] ; equalizer:equalizer_inst|iir:iir_2000|Xout[18]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.479      ;
; 0.344 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][28] ; equalizer:equalizer_inst|iir:iir_2000|Yout[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.481      ;
; 0.344 ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][43]  ; equalizer:equalizer_inst|iir:iir_100|Yout[43]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.477      ;
; 0.345 ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][21] ; equalizer:equalizer_inst|iir:iir_8000|Xout[21]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.482      ;
; 0.345 ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][22] ; equalizer:equalizer_inst|iir:iir_2000|Yout[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.482      ;
; 0.345 ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[2][20] ; equalizer:equalizer_inst|iir:iir_2000|Xout[20]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.481      ;
; 0.345 ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[2][33]  ; equalizer:equalizer_inst|iir:iir_600|Xout[33]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.479      ;
; 0.345 ; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[0][21] ; equalizer:equalizer_inst|iir:iir_1000|Yout[21]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.482      ;
; 0.346 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][14] ; equalizer:equalizer_inst|iir:iir_5000|Yout[14]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.483      ;
; 0.346 ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[2][31]  ; equalizer:equalizer_inst|iir:iir_600|Xout[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.480      ;
; 0.347 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][26] ; equalizer:equalizer_inst|iir:iir_5000|Yout[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.484      ;
; 0.347 ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[2][36]  ; equalizer:equalizer_inst|iir:iir_600|Xout[36]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.481      ;
; 0.347 ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[2][32]  ; equalizer:equalizer_inst|iir:iir_600|Xout[32]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.481      ;
; 0.347 ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[2][30]  ; equalizer:equalizer_inst|iir:iir_600|Xout[30]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.481      ;
; 0.348 ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[2][38]  ; equalizer:equalizer_inst|iir:iir_600|Xout[38]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.482      ;
; 0.349 ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[2][40] ; equalizer:equalizer_inst|iir:iir_2000|Xout[42]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.492      ;
; 0.349 ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[2][40] ; equalizer:equalizer_inst|iir:iir_2000|Xout[40]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.492      ;
; 0.350 ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][15] ; equalizer:equalizer_inst|iir:iir_5000|Yout[15]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.487      ;
; 0.350 ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[2][40] ; equalizer:equalizer_inst|iir:iir_2000|Xout[41]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.493      ;
; 0.350 ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][37]  ; equalizer:equalizer_inst|iir:iir_100|Yout[37]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.495      ;
; 0.350 ; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[1][40]  ; equalizer:equalizer_inst|iir:iir_100|Yout[40]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.480      ;
; 0.351 ; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[1][33]  ; equalizer:equalizer_inst|iir:iir_200|Yout[33]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.480      ;
; 0.351 ; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[0][39]  ; equalizer:equalizer_inst|iir:iir_200|Yout[39]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.495      ;
; 0.351 ; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[1][40]  ; equalizer:equalizer_inst|iir:iir_200|Yout[40]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.480      ;
; 0.351 ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][41]  ; equalizer:equalizer_inst|iir:iir_600|Yout[41]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.480      ;
+-------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'bclk'                                                                                                             ;
+-------+----------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.212 ; i2s:i2s_inst|right_cnt[4]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.318      ;
; 0.216 ; i2s:i2s_inst|left_data[19] ; i2s:i2s_inst|left_data[20]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.325      ;
; 0.217 ; i2s:i2s_inst|left_data[14] ; i2s:i2s_inst|left_data[15]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.326      ;
; 0.217 ; i2s:i2s_inst|left_data[0]  ; i2s:i2s_inst|left_data[1]          ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.326      ;
; 0.218 ; i2s:i2s_inst|left_cnt[4]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.324      ;
; 0.218 ; i2s:i2s_inst|left_data[22] ; i2s:i2s_inst|left_data[23]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.327      ;
; 0.218 ; i2s:i2s_inst|left_data[9]  ; i2s:i2s_inst|left_data[10]         ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.325      ;
; 0.218 ; i2s:i2s_inst|left_data[7]  ; i2s:i2s_inst|left_data[8]          ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.325      ;
; 0.218 ; i2s:i2s_inst|left_data[3]  ; i2s:i2s_inst|left_data[4]          ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.325      ;
; 0.220 ; i2s:i2s_inst|left_data[2]  ; i2s:i2s_inst|left_data[3]          ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.327      ;
; 0.263 ; i2s:i2s_inst|left_data[1]  ; i2s:i2s_inst|left_data[2]          ; bclk         ; bclk        ; 0.000        ; 0.040      ; 0.387      ;
; 0.275 ; i2s:i2s_inst|left_data[18] ; i2s:i2s_inst|left_data[19]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.384      ;
; 0.275 ; i2s:i2s_inst|left_data[12] ; i2s:i2s_inst|left_data[13]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.384      ;
; 0.276 ; i2s:i2s_inst|left_data[17] ; i2s:i2s_inst|left_data[18]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.385      ;
; 0.276 ; i2s:i2s_inst|left_data[15] ; i2s:i2s_inst|left_data[16]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.385      ;
; 0.277 ; i2s:i2s_inst|left_data[13] ; i2s:i2s_inst|left_data[14]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.386      ;
; 0.277 ; i2s:i2s_inst|left_data[6]  ; i2s:i2s_inst|left_data[7]          ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.384      ;
; 0.277 ; i2s:i2s_inst|left_data[4]  ; i2s:i2s_inst|left_data[5]          ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.384      ;
; 0.278 ; i2s:i2s_inst|left_data[11] ; i2s:i2s_inst|left_data[12]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.387      ;
; 0.279 ; i2s:i2s_inst|left_data[5]  ; i2s:i2s_inst|left_data[6]          ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.386      ;
; 0.280 ; i2s:i2s_inst|left_data[8]  ; i2s:i2s_inst|left_data[9]          ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.387      ;
; 0.308 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[1]           ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.414      ;
; 0.310 ; i2s:i2s_inst|left_cnt[2]   ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.416      ;
; 0.319 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.321 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[0]           ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.427      ;
; 0.339 ; i2s:i2s_inst|left_data[10] ; i2s:i2s_inst|left_data[11]         ; bclk         ; bclk        ; 0.000        ; 0.058      ; 0.481      ;
; 0.360 ; i2s:i2s_inst|left_data[16] ; i2s:i2s_inst|receive_left_data[16] ; bclk         ; bclk        ; 0.000        ; 0.042      ; 0.486      ;
; 0.360 ; i2s:i2s_inst|left_data[15] ; i2s:i2s_inst|receive_left_data[15] ; bclk         ; bclk        ; 0.000        ; 0.042      ; 0.486      ;
; 0.372 ; i2s:i2s_inst|left_data[14] ; i2s:i2s_inst|receive_left_data[14] ; bclk         ; bclk        ; 0.000        ; 0.042      ; 0.498      ;
; 0.377 ; i2s:i2s_inst|left_data[16] ; i2s:i2s_inst|left_data[17]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.486      ;
; 0.386 ; i2s:i2s_inst|left_data[21] ; i2s:i2s_inst|left_data[22]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.495      ;
; 0.386 ; i2s:i2s_inst|left_data[10] ; i2s:i2s_inst|receive_left_data[10] ; bclk         ; bclk        ; 0.000        ; -0.082     ; 0.388      ;
; 0.387 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[1]          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.493      ;
; 0.387 ; i2s:i2s_inst|right_cnt[3]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.493      ;
; 0.389 ; i2s:i2s_inst|right_cnt[2]  ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.495      ;
; 0.401 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[0]          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.507      ;
; 0.402 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.533      ;
; 0.402 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.533      ;
; 0.402 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[1]          ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.533      ;
; 0.402 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.533      ;
; 0.402 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|right_cnt[0]          ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.533      ;
; 0.402 ; i2s:i2s_inst|left_data[4]  ; i2s:i2s_inst|receive_left_data[4]  ; bclk         ; bclk        ; 0.000        ; -0.082     ; 0.404      ;
; 0.405 ; i2s:i2s_inst|left_data[23] ; i2s:i2s_inst|receive_left_data[23] ; bclk         ; bclk        ; 0.000        ; -0.102     ; 0.387      ;
; 0.411 ; i2s:i2s_inst|left_data[18] ; i2s:i2s_inst|receive_left_data[18] ; bclk         ; bclk        ; 0.000        ; -0.102     ; 0.393      ;
; 0.412 ; i2s:i2s_inst|left_data[21] ; i2s:i2s_inst|receive_left_data[21] ; bclk         ; bclk        ; 0.000        ; -0.102     ; 0.394      ;
; 0.417 ; i2s:i2s_inst|left_data[22] ; i2s:i2s_inst|receive_left_data[22] ; bclk         ; bclk        ; 0.000        ; -0.102     ; 0.399      ;
; 0.418 ; i2s:i2s_inst|left_data[19] ; i2s:i2s_inst|receive_left_data[19] ; bclk         ; bclk        ; 0.000        ; -0.102     ; 0.400      ;
; 0.428 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.559      ;
; 0.428 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.559      ;
; 0.428 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[1]           ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.559      ;
; 0.428 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[0]           ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.559      ;
; 0.428 ; i2s:i2s_inst|ws_d1         ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.559      ;
; 0.455 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.563      ;
; 0.460 ; i2s:i2s_inst|left_data[20] ; i2s:i2s_inst|left_data[21]         ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.569      ;
; 0.465 ; i2s:i2s_inst|left_data[20] ; i2s:i2s_inst|receive_left_data[20] ; bclk         ; bclk        ; 0.000        ; -0.102     ; 0.447      ;
; 0.466 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[1]           ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.574      ;
; 0.466 ; i2s:i2s_inst|left_cnt[2]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.574      ;
; 0.466 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.574      ;
; 0.469 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[2]           ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.577      ;
; 0.469 ; i2s:i2s_inst|left_cnt[2]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.577      ;
; 0.518 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.626      ;
; 0.521 ; i2s:i2s_inst|left_cnt[1]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.629      ;
; 0.523 ; i2s:i2s_inst|left_data[8]  ; i2s:i2s_inst|receive_left_data[8]  ; bclk         ; bclk        ; 0.000        ; -0.050     ; 0.557      ;
; 0.527 ; i2s:i2s_inst|left_data[5]  ; i2s:i2s_inst|receive_left_data[5]  ; bclk         ; bclk        ; 0.000        ; -0.052     ; 0.559      ;
; 0.529 ; i2s:i2s_inst|left_data[12] ; i2s:i2s_inst|receive_left_data[12] ; bclk         ; bclk        ; 0.000        ; -0.079     ; 0.534      ;
; 0.532 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[3]           ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.640      ;
; 0.534 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.642      ;
; 0.534 ; i2s:i2s_inst|right_cnt[3]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.642      ;
; 0.535 ; i2s:i2s_inst|left_cnt[0]   ; i2s:i2s_inst|left_cnt[4]           ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.643      ;
; 0.540 ; i2s:i2s_inst|left_data[7]  ; i2s:i2s_inst|receive_left_data[7]  ; bclk         ; bclk        ; 0.000        ; -0.081     ; 0.543      ;
; 0.545 ; i2s:i2s_inst|right_cnt[2]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.653      ;
; 0.546 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[1]          ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.654      ;
; 0.548 ; i2s:i2s_inst|right_cnt[2]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.656      ;
; 0.549 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[2]          ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.657      ;
; 0.549 ; i2s:i2s_inst|left_data[13] ; i2s:i2s_inst|receive_left_data[13] ; bclk         ; bclk        ; 0.000        ; -0.079     ; 0.554      ;
; 0.553 ; i2s:i2s_inst|left_data[3]  ; i2s:i2s_inst|receive_left_data[3]  ; bclk         ; bclk        ; 0.000        ; -0.082     ; 0.555      ;
; 0.554 ; i2s:i2s_inst|left_data[1]  ; i2s:i2s_inst|receive_left_data[1]  ; bclk         ; bclk        ; 0.000        ; -0.099     ; 0.539      ;
; 0.573 ; i2s:i2s_inst|left_data[17] ; i2s:i2s_inst|receive_left_data[17] ; bclk         ; bclk        ; 0.000        ; 0.002      ; 0.659      ;
; 0.576 ; i2s:i2s_inst|left_data[2]  ; i2s:i2s_inst|receive_left_data[2]  ; bclk         ; bclk        ; 0.000        ; -0.050     ; 0.610      ;
; 0.584 ; i2s:i2s_inst|left_data[6]  ; i2s:i2s_inst|receive_left_data[6]  ; bclk         ; bclk        ; 0.000        ; -0.052     ; 0.616      ;
; 0.597 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.705      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[0]          ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[17]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[16]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[15]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[14]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[13]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[12]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[11]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[1]          ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[18]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[19]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[20]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[21]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[23]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.598 ; i2s:i2s_inst|left_cnt[3]   ; i2s:i2s_inst|left_data[22]         ; bclk         ; bclk        ; 0.000        ; 0.170      ; 0.852      ;
; 0.600 ; i2s:i2s_inst|right_cnt[1]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.708      ;
; 0.610 ; i2s:i2s_inst|left_data[11] ; i2s:i2s_inst|receive_left_data[11] ; bclk         ; bclk        ; 0.000        ; -0.079     ; 0.615      ;
; 0.612 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[3]          ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.720      ;
; 0.615 ; i2s:i2s_inst|right_cnt[0]  ; i2s:i2s_inst|right_cnt[4]          ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.723      ;
+-------+----------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                         ;
+--------+-----------+-------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.489 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_2000[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_5000[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.912      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_1000[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.030      ; 1.913      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_600[16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[15]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_200[16]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.031      ; 1.914      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
; -1.488 ; sys_rst   ; equalizer:equalizer_inst|coe_buf_100[14]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 1.916      ;
+--------+-----------+-------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.938 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|Yout[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.147     ; 1.718      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[26] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[28] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[29] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xout[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.121     ; 1.739      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.122     ; 1.738      ;
; -0.933 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yout[14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 1.737      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[1]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[2]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[3]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[4]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[5]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[6]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[7]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[8]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[10]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[11]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[12]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Yout[13]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 1.722      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xout[12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.729      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yout[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.148     ; 1.711      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.126     ; 1.733      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yout[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.148     ; 1.711      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.126     ; 1.733      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yout[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.148     ; 1.711      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.126     ; 1.733      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yout[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.148     ; 1.711      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.126     ; 1.733      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yout[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.148     ; 1.711      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[4]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.126     ; 1.733      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yout[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.148     ; 1.711      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[5]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.126     ; 1.733      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yout[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.148     ; 1.711      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[6]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.126     ; 1.733      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yout[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.148     ; 1.711      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xout[7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.126     ; 1.733      ;
; -0.932 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Yout[8]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.148     ; 1.711      ;
+--------+-----------+------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sys_clk'                                                                                                                                                                                                                                                                                               ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[33]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[16]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[15]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[14]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[13]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[12]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[11]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[10]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[9]                          ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[8]                          ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[7]                          ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[6]                          ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[5]                          ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[4]                          ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[3]                          ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[2]                          ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[1]                          ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[0]                          ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[32]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[31]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[30]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[29]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[28]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[27]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[26]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[25]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[24]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[23]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[22]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[21]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[20]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[19]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[18]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.316 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated|result[17]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.067      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[22]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[21]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[20]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[19]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[18]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[17]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[16]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[15]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[14]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
; -0.309 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated|result[13]                         ; sys_rst      ; sys_clk     ; 0.500        ; 1.074      ; 1.735      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sys_clk'                                                                                                                                                                                                                                                       ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]         ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][20]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][19]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][18]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][18]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][13]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][13]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][13]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][12]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][11]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][11]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][7]                       ; sys_rst      ; sys_clk     ; 0.000        ; 1.184      ; 1.260      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][3]                       ; sys_rst      ; sys_clk     ; 0.000        ; 1.185      ; 1.261      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[0][0] ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                                        ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[12]                     ; sys_rst      ; sys_clk     ; 0.000        ; 1.183      ; 1.259      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[12]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[13]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[14]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[15]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[16]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[17]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[18]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[19]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[20]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[21]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[22]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[23]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[24]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[25]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[26]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.048 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[27]                                            ; sys_rst      ; sys_clk     ; 0.000        ; 1.173      ; 1.249      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][23]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][23]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][23]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][23]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][22]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][22]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][22]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][22]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][21]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][21]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][21]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][21]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][18]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.182      ; 1.259      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][18]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.182      ; 1.259      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][17]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][16]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][15]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][15]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][15]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[0][14]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.186      ; 1.263      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][13]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.182      ; 1.259      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][12]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.182      ; 1.259      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][12]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.182      ; 1.259      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][12]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.182      ; 1.259      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][11]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.182      ; 1.259      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][11]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.182      ; 1.259      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[3][10]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[2][10]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
; -0.047 ; sys_rst   ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14|delay_signals[1][10]                      ; sys_rst      ; sys_clk     ; 0.000        ; 1.187      ; 1.264      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                          ;
+-------+-----------+------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[32]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[33]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[34]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[0][35]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.294      ; 1.261      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[35]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|zero_mult_reg[0][36]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.294      ; 1.261      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[36]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[37]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[38]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[39]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[40]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[41]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[42]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[29]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[30]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.773 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xout[31]              ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.295      ; 1.262      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.303      ; 1.274      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.275      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.275      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.275      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.275      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.275      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.275      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.300      ; 1.271      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.275      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.275      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.300      ; 1.271      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.300      ; 1.271      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.300      ; 1.271      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.275      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][28] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.275      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][26] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][28] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][29] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][30] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.272      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.273      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.273      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.273      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.299      ; 1.271      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.301      ; 1.273      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[1][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.299      ; 1.271      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|zero_mult_reg[1][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.299      ; 1.271      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.276      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.299      ; 1.271      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.276      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.276      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.276      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.304      ; 1.276      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][26] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.299      ; 1.271      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][32] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.299      ; 1.271      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|zero_mult_reg[0][33] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.299      ; 1.271      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][43] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.299      ; 1.271      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.284      ; 1.256      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.284      ; 1.256      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.284      ; 1.256      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.284      ; 1.256      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.284      ; 1.256      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][29] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.284      ; 1.256      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][30] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.284      ; 1.256      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][29] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][30] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][31] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][32] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][33] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][34] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][35] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][36] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][37] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][38] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][39] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.778 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|zero_mult_reg[2][40] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.259      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.288      ; 1.261      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][7]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.288      ; 1.261      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|zero_mult_reg[1][30]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.280      ; 1.253      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][33]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.282      ; 1.255      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][36]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.282      ; 1.255      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][38]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.282      ; 1.255      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][40]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.282      ; 1.255      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][41]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.282      ; 1.255      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|zero_mult_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.292      ; 1.265      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.292      ; 1.265      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[1][1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.292      ; 1.265      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|zero_mult_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.291      ; 1.264      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|zero_mult_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.291      ; 1.264      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|zero_mult_reg[1][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.291      ; 1.264      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|zero_mult_reg[1][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.292      ; 1.265      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|zero_mult_reg[1][28] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.291      ; 1.264      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.289      ; 1.262      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|zero_mult_reg[1][24] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.280      ; 1.253      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|zero_mult_reg[1][25] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.280      ; 1.253      ;
; 0.779 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|zero_mult_reg[1][27] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.280      ; 1.253      ;
+-------+-----------+------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.775 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[1][9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.275      ;
; 0.775 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_100|Xin_reg[2][9]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.275      ;
; 0.776 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.275      ;
; 0.776 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.275      ;
; 0.776 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[2][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.275      ;
; 0.776 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.275      ;
; 0.776 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.275      ;
; 0.776 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][20] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.275      ;
; 0.776 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[2][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.275      ;
; 0.776 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.275      ;
; 0.776 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.275      ;
; 0.776 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[2][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.275      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[0]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.261      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][0]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.261      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[15]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.261      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.261      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[14]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.261      ;
; 0.777 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.261      ;
; 0.781 ; sys_rst   ; equalizer:equalizer_inst|coe_en_600                  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 1.268      ;
; 0.781 ; sys_rst   ; equalizer:equalizer_inst|iir2000_rom_addr[0]         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 1.267      ;
; 0.781 ; sys_rst   ; equalizer:equalizer_inst|iir600_rom_addr[0]          ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 1.268      ;
; 0.781 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|coe_en_delay1   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 1.267      ;
; 0.781 ; sys_rst   ; equalizer:equalizer_inst|iir200_rom_addr[0]          ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 1.268      ;
; 0.781 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[23]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 1.267      ;
; 0.781 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 1.267      ;
; 0.781 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][23] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 1.267      ;
; 0.781 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|coe_ful_cnt[0] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.278      ;
; 0.782 ; sys_rst   ; mode                                                 ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.299      ; 1.275      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.278      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[1][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Yin_reg[2][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_3000_buf[9]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[1][3]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.258      ;
; 0.782 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_8000|coe_reg[5][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.270      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[12]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][12] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[11]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_2000_buf[10]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_3000|Xin_reg[0][10] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_3000_buf[2]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[1][2]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][1]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.783 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_5000|Xin_reg[2][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.266      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[0][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.267      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[1][19] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.267      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[0][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.267      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[1][21] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.267      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[0][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.267      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_1000|Xin_reg[1][22] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.267      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[17]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][17] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[16]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][16] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[15]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][15] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][14] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.257      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[9]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.254      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][9]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.254      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[6]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.254      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[2]        ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.254      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir_dout_1000_buf[18]       ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.254      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.254      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.254      ;
; 0.784 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[2][18] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.254      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[2][0]   ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.257      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[0][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.259      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[1][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.259      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[2][21]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.259      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[0][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.259      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[1][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.259      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Xin_reg[2][20]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.259      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][26]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.257      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[1][24]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.257      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_200|Yin_reg[2][24]  ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.257      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.258      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][13] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.258      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[0][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.258      ;
; 0.785 ; sys_rst   ; equalizer:equalizer_inst|iir:iir_2000|Xin_reg[1][11] ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.258      ;
; 0.785 ; sys_rst   ; eq_data_buf[22]                                      ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.258      ;
; 0.786 ; sys_rst   ; equalizer:equalizer_inst|state_2000.STA_CTRL_WK      ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.269      ;
; 0.786 ; sys_rst   ; equalizer:equalizer_inst|state_2000.SEND             ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.269      ;
; 0.786 ; sys_rst   ; equalizer:equalizer_inst|state_2000.CTRL_SIG         ; sys_rst      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.269      ;
+-------+-----------+------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 192
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4260.768 ns




+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+-------------------------------------------------------+----------+--------+------------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold   ; Recovery   ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+--------+------------+---------+---------------------+
; Worst-case Slack                                      ; -4.670   ; -2.028 ; -2.736     ; -0.085  ; -3.000              ;
;  bclk                                                 ; -2.354   ; 0.212  ; N/A        ; N/A     ; -3.000              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.080   ; 0.177  ; -2.736     ; 0.775   ; 12499.661           ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -1.712   ; 0.178  ; -2.045     ; 0.773   ; 2082.994            ;
;  sys_clk                                              ; 14.444   ; 0.138  ; -0.464     ; -0.085  ; 9.371               ;
;  sys_rst                                              ; -4.670   ; -2.028 ; N/A        ; N/A     ; -3.000              ;
; Design-wide TNS                                       ; -968.389 ; -7.595 ; -12174.761 ; -23.506 ; -93.733             ;
;  bclk                                                 ; -94.044  ; 0.000  ; N/A        ; N/A     ; -90.733             ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -598.501 ; 0.000  ; -7974.622  ; 0.000   ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -192.986 ; 0.000  ; -4145.551  ; 0.000   ; 0.000               ;
;  sys_clk                                              ; 0.000    ; 0.000  ; -74.050    ; -23.506 ; 0.000               ;
;  sys_rst                                              ; -82.858  ; -7.595 ; N/A        ; N/A     ; -3.000              ;
+-------------------------------------------------------+----------+--------+------------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_clka      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_clkb      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_dat_b[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_dat_b[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_dat_b[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_dat_b[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_dat_b[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_dat_b[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_dat_b[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_dat_b[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; coe_ctrl[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; coe_ctrl[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; coe_ctrl[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; coe_ctrl[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; coe_ctrl[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_dat_a[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; bclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_dat_a[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_dat_a[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_dat_a[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_dat_a[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ws                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_dat_a[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_dat_a[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_dat_a[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; au_data                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; adc_clka      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_clkb      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adc_clka      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_clkb      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_clka      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_clkb      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_dat_b[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; bclk                                                 ; bclk                                                 ; 279       ; 0        ; 0        ; 0        ;
; bclk                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 24        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12498     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14121     ; 0        ; 0        ; 0        ;
; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 264       ; 216      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 108489882 ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 114108197 ; 0        ; 0        ; 0        ;
; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 192       ; 192      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk                                              ; 24        ; 0        ; 0        ; 0        ;
; sys_clk                                              ; sys_clk                                              ; 4893      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst                                              ; 24        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                           ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; bclk                                                 ; bclk                                                 ; 279       ; 0        ; 0        ; 0        ;
; bclk                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 24        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12498     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14121     ; 0        ; 0        ; 0        ;
; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 264       ; 216      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 108489882 ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 114108197 ; 0        ; 0        ; 0        ;
; sys_rst                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 192       ; 192      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk                                              ; 24        ; 0        ; 0        ; 0        ;
; sys_clk                                              ; sys_clk                                              ; 4893      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst                                              ; 24        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; sys_rst    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3418     ; 3418     ; 0        ; 0        ;
; sys_rst    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2590     ; 2590     ; 0        ; 0        ;
; sys_rst    ; sys_clk                                              ; 430      ; 430      ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; sys_rst    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3418     ; 3418     ; 0        ; 0        ;
; sys_rst    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2590     ; 2590     ; 0        ; 0        ;
; sys_rst    ; sys_clk                                              ; 430      ; 430      ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 18    ; 18   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; bclk                                                 ; bclk                                                 ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; sys_clk                                              ; sys_clk                                              ; Base      ; Constrained ;
; sys_rst                                              ; sys_rst                                              ; Base      ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; adc_dat_a[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; au_data      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; coe_ctrl[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; coe_ctrl[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; coe_ctrl[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; coe_ctrl[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; coe_ctrl[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_clk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ws           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; adc_clka     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_clkb     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; adc_dat_a[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dat_a[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; au_data      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; coe_ctrl[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; coe_ctrl[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; coe_ctrl[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; coe_ctrl[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; coe_ctrl[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_clk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ws           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; adc_clka     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_clkb     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_dat_b[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat Jul 16 17:16:26 2022
Info: Command: quartus_sta au_filter -c au_filter
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'au_filter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1250 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 3 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sys_rst sys_rst
    Info (332105): create_clock -period 1.000 -name bclk bclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.670
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.670             -82.858 sys_rst 
    Info (332119):    -3.080            -598.501 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.354             -94.044 bclk 
    Info (332119):    -1.712            -192.986 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    14.444               0.000 sys_clk 
Info (332146): Worst-case hold slack is -2.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.028              -7.595 sys_rst 
    Info (332119):     0.409               0.000 sys_clk 
    Info (332119):     0.430               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.432               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.524               0.000 bclk 
Info (332146): Worst-case recovery slack is -2.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.736           -7974.622 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.045           -4145.551 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.464             -54.588 sys_clk 
Info (332146): Worst-case removal slack is -0.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.085             -23.506 sys_clk 
    Info (332119):     1.497               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.502               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -90.733 bclk 
    Info (332119):    -3.000              -3.000 sys_rst 
    Info (332119):     9.467               0.000 sys_clk 
    Info (332119):  2083.022               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 12499.689               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 192 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 192
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4253.672 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.580             -81.503 sys_rst 
    Info (332119):    -2.759            -524.189 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.118             -82.163 bclk 
    Info (332119):    -1.474            -150.948 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    15.027               0.000 sys_clk 
Info (332146): Worst-case hold slack is -1.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.771              -6.606 sys_rst 
    Info (332119):     0.308               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.380               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.396               0.000 sys_clk 
    Info (332119):     0.485               0.000 bclk 
Info (332146): Worst-case recovery slack is -2.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.329           -6648.606 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.643           -3181.316 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.379             -43.825 sys_clk 
Info (332146): Worst-case removal slack is -0.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.082             -22.887 sys_clk 
    Info (332119):     1.242               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.248               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -90.733 bclk 
    Info (332119):    -3.000              -3.000 sys_rst 
    Info (332119):     9.499               0.000 sys_clk 
    Info (332119):  2082.994               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 12499.661               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 192 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 192
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4254.110 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.603             -27.783 sys_rst 
    Info (332119):    -1.545            -284.323 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.677             -73.377 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.408              -8.654 bclk 
    Info (332119):    17.472               0.000 sys_clk 
Info (332146): Worst-case hold slack is -1.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.106              -4.210 sys_rst 
    Info (332119):     0.138               0.000 sys_clk 
    Info (332119):     0.177               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.178               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.212               0.000 bclk 
Info (332146): Worst-case recovery slack is -1.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.489           -4611.782 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.938           -1959.989 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.316             -74.050 sys_clk 
Info (332146): Worst-case removal slack is -0.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.048             -13.335 sys_clk 
    Info (332119):     0.773               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.775               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -67.689 bclk 
    Info (332119):    -3.000              -3.000 sys_rst 
    Info (332119):     9.371               0.000 sys_clk 
    Info (332119):  2083.099               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 12499.733               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 192 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 192
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4260.768 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Sat Jul 16 17:16:33 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


