;redcode
;assert 1
	SPL 0, <-703
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	SUB @127, 100
	ADD 271, @60
	ADD 271, @60
	SUB 12, @10
	ADD #0, 1
	SUB -0, 1
	ADD @51, @2
	ADD #12, @201
	ADD #12, @201
	SPL 0, 90
	SLT 12, @10
	ADD #12, @201
	SLT 12, @10
	SPL 0, 1
	SPL 0, 1
	SPL 0, 1
	ADD #0, 78
	SPL -0
	SLT -1, <-20
	SUB #12, @200
	SPL <-207, @-120
	SPL 0, 90
	DAT #0, #90
	DAT #0, #90
	SPL 0, 90
	SPL 0, 9
	SPL 0, 9
	CMP 12, @10
	SPL 12, #10
	SLT 12, @10
	ADD 271, <60
	SUB 0, 900
	JMN 0, 90
	CMP -207, <-120
	SUB #12, @201
	SUB #12, @201
	JMN 0, 90
	CMP -207, <-120
	MOV 717, <-20
	SLT 400, 90
	MOV -1, <-26
	SPL @0, <-103
	MOV -1, <-26
	CMP 0, 2
	ADD 271, @60
