{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#this generator produce a fixed scalar multiplication module with desired value and width reperesented in fixed point.\n",
    "#it might use addertree for the addition part "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import math\n",
    "import os\n",
    "import sys\n",
    "from FixedPoint import FXfamily, FXnum\n",
    "import re\n",
    "#from FixedPoint import FixedPoint"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "def Fixed_Value_Multiplier(inBias,outBias,scale,integerPartLen,fractionPartLen,IN_WIDTH,OUT_WIDTH,filesLocation,printToFile):\n",
    "    \n",
    "    \n",
    "    IN_DATA_LENGHT=IN_WIDTH\n",
    "    OUT_DATA_LENGHT=OUT_WIDTH\n",
    "\n",
    "    #maxrangenum=pow(2,wordLen-1)-1\n",
    "    #minrangenum=-pow(2,wordLen-1)\n",
    "    #print('min value in selected range is: {} \\nmax value in selected range is: {}'.format(minrangenum,maxrangenum))\n",
    "    #print('min value in selected range is: {} \\n max value in selected range is: {}'.format(FXnum(minrangenum,Q_M_N)),FXnum(maxrangenum,Q_M_N))\n",
    "\n",
    "    Q_M_N = FXfamily(fractionPartLen,integerPartLen)\n",
    "    fixedpointInBias=FXnum(inBias,Q_M_N)\n",
    "    fixedpointoutBias=FXnum(outBias,Q_M_N)\n",
    "    fixedPointValue=FXnum(scale,Q_M_N)\n",
    "    fixedPointScale=fixedPointValue.toBinaryString()\n",
    "    print(\"fixedpointscale binary is :\"+fixedPointScale)\n",
    "    print('//scale value in Q{}.{} is: {} (original vlaue: {})\\nbinary form of fixedpoint scale value: {}'.format(integerPartLen,fractionPartLen,fixedPointValue,scale,fixedPointScale))\n",
    "    moduleName=\"Fixed_{}_Multiplier_Q{}_{}\".format(re.sub('\\.','_',str(fixedPointValue)),integerPartLen,fractionPartLen)\n",
    "    fileName=moduleName+\".v\"\n",
    "    \n",
    "    #directory and file creation operation.\n",
    "    location=filesLocation\n",
    "    if(printToFile):\n",
    "        if(not os.path.exists(location)):\n",
    "            os.mkdir(location)\n",
    "        fileObject=open(location+\"/\"+fileName,\"w+\")\n",
    "        #print(location+\"/\"+fileName) \n",
    "    else:\n",
    "        fileObject=sys.stdout\n",
    "\n",
    "    enableAdderTree=0#should set to 1 if using adder tree is needed\n",
    "    numOfShiftResult=0  \n",
    "    for i in range (len(fixedPointScale)):\n",
    "        if(fixedPointScale[i]=='1'):\n",
    "            numOfShiftResult+=1\n",
    "    #numOfAddition=Rounding Up (log2(numofshiftresult))\n",
    "    numOfAddition=math.ceil(math.log(numOfShiftResult,2))\n",
    "   # if(numOfShiftResult>1):\n",
    "   #     OUT_DATA_LENGHT+=numOfAddition# beacuse that we are doing an actual multiplication, the out put is 2*INwidth no more bits is needed.\n",
    "    numOfShiftResult=0 \n",
    "    #writing verilog codes in file.\n",
    "    print(\"`timescale 1ns / 1ps\",file=fileObject)\n",
    "    print(\"//this module scales input with the desiered width by value: {}\".format(fixedPointValue),file=fileObject)\n",
    "    print(\"//the numeric representation is: Q{}.{}\".format(integerPartLen,fractionPartLen),file=fileObject)\n",
    "    print(\"//communication interface standard is AXIStream4  \\n\\n\")\n",
    "    print(\"module \"+moduleName+\" #(\",file=fileObject)\n",
    "    print(\"parameter IN_DATA_LENGHT= {}, //value is not changable but for better readability it defined as parameter.\".format(IN_DATA_LENGHT),file=fileObject)\n",
    "    print(\"parameter OUT_DATA_LENGHT= {} //value is not changable but for better readability it defined as parameter.\".format(OUT_DATA_LENGHT),file=fileObject)\n",
    "    print(\")( \\n\",file=fileObject) \n",
    "    print(\"input aclk,\".format(),file=fileObject)\n",
    "    print(\"input aresetn,\".format(),file=fileObject)\n",
    "    print(\"input enable,\".format(),file=fileObject)\n",
    "    print(\"input [IN_DATA_LENGHT-1:0]s_axi_data,\".format(),file=fileObject)\n",
    "    print(\"input s_axi_valid,\".format(),file=fileObject)\n",
    "    print(\"input m_axi_ready,\".format(),file=fileObject)\n",
    "    print(\"output reg[OUT_DATA_LENGHT-1:0]m_axi_data,\".format(),file=fileObject)\n",
    "    print(\"output reg m_axi_valid,\".format(),file=fileObject)\n",
    "    print(\"output reg s_axi_ready\".format(),file=fileObject)\n",
    "    print(\");\\n\".format(),file=fileObject)\n",
    "    print(\"reg outready;\",file=fileObject)\n",
    "    print(\"reg [OUT_DATA_LENGHT-1:0]outdata;\",file=fileObject)\n",
    "    print(\"reg inready;\",file=fileObject)\n",
    "    print(\"reg [IN_DATA_LENGHT-1:0]indata;\",file=fileObject)\n",
    "    for i in range (len(fixedPointScale)):\n",
    "        if(fixedPointScale[i]=='1'):\n",
    "            if(i <= integerPartLen-1):\n",
    "                #print('LSA by: {}'.format(integerPartLen-i-1),file=fileObject)#this line will be changed by proper code to genearte shifter in verilog code\n",
    "                print(\"wire [{}:{}] shifted{};\".format(OUT_DATA_LENGHT-1,0,numOfShiftResult),file=fileObject)\n",
    "                print(\"assign shifted{}=s_axi_data<<<{};\".format(numOfShiftResult,integerPartLen-i-1),file=fileObject)\n",
    "            elif(i > integerPartLen):\n",
    "                #print('RSA by: {}'.format(i-integerPartLen),file=fileObject)#this line will be changed by proper code to genearte shifter in verilog code   \n",
    "                print(\"wire [{}:{}] shifted{};\".format(OUT_DATA_LENGHT-1,0,numOfShiftResult),file=fileObject)\n",
    "                print(\"assign shifted{}=s_axi_data>>>{};\".format(numOfShiftResult,i-integerPartLen),file=fileObject)\n",
    "            numOfShiftResult+=1\n",
    "    print('number of shifted results is: {}'.format(numOfShiftResult))\n",
    "    print('number of adder needed is: {}'.format(numOfAddition))\n",
    "    if(not enableAdderTree):\n",
    "        print(\"always@(posedge aclk)begin\",file=fileObject)\n",
    "        print(\" if(enable)begin\",file=fileObject)\n",
    "        print(\"  if(!aresetn)begin\",file=fileObject)\n",
    "        print(\"   outdata<=0; \",file=fileObject)\n",
    "        print(\"   outready<=0;\",file=fileObject)\n",
    "        print(\"  end\",file=fileObject)\n",
    "        print(\"  else begin\",file=fileObject)\n",
    "        print(\"   if(inready==1)begin\",file=fileObject)\n",
    "        print(\"    outdata<=\", end='',file=fileObject)\n",
    "        for i in range(numOfShiftResult):\n",
    "            print(\"shifted{}\".format(i),end='',file=fileObject)\n",
    "            if(i!=numOfShiftResult-1):\n",
    "                print(\"+\",end='',file=fileObject)\n",
    "            else:\n",
    "                print(\";\",file=fileObject)\n",
    "        print(\"    outready<=1;\",file=fileObject)\n",
    "        print(\"   end\",file=fileObject)\n",
    "        print(\"   else begin\",file=fileObject)\n",
    "        print(\"    outready<=0;\",file=fileObject)\n",
    "        print(\"   end\",file=fileObject)\n",
    "        print(\"  end\",file=fileObject)\n",
    "        print(\" end\",file=fileObject)\n",
    "        print(\"end\",file=fileObject)\n",
    "        \n",
    "        #in the following lines we will add AXIStream protocol logic blocks.\n",
    "        print(\"/////////////////AXIStream logic/////////////\".format(),file=fileObject)\n",
    "        print(\"always @(posedge aclk)begin\".format(),file=fileObject)\n",
    "        print(\" if(aresetn==0)begin\".format(),file=fileObject)\n",
    "        print(\"  m_axi_data<=0;\".format(),file=fileObject)\n",
    "        print(\"  m_axi_valid<=0;\".format(),file=fileObject)\n",
    "        print(\" end\".format(),file=fileObject)\n",
    "        print(\" else begin\".format(),file=fileObject)\n",
    "        print(\"  if(m_axi_ready==1 && m_axi_valid==1)begin\".format(),file=fileObject)\n",
    "        print(\"   m_axi_valid<=0;\".format(),file=fileObject)\n",
    "        print(\"  end\".format(),file=fileObject)\n",
    "        print(\"  else if(outready==1)begin\".format(),file=fileObject)\n",
    "        print(\"   m_axi_valid<=1;\".format(),file=fileObject)\n",
    "        print(\"   m_axi_data<=outdata;\".format(),file=fileObject)\n",
    "        print(\"  end\".format(),file=fileObject)\n",
    "        print(\" end\".format(),file=fileObject)\n",
    "        print(\"end\".format(),file=fileObject)    \n",
    "        \n",
    "        print(\"always @(posedge aclk)begin\".format(),file=fileObject)\n",
    "        print(\" if(aresetn==0)begin\".format(),file=fileObject)\n",
    "        print(\"  s_axi_ready<=1;\".format(),file=fileObject)\n",
    "        print(\"  inready<=0;\".format(),file=fileObject)\n",
    "        print(\"  indata<=0;\".format(),file=fileObject)\n",
    "        print(\" end\".format(),file=fileObject)\n",
    "        print(\" else begin\".format(),file=fileObject)\n",
    "        print(\"  inready<=0;\".format(),file=fileObject)\n",
    "        print(\"  if(s_axi_valid==1 && s_axi_ready==1)begin\".format(),file=fileObject)\n",
    "        print(\"   s_axi_ready<=0;\".format(),file=fileObject)\n",
    "        print(\"   inready<=1;\".format(),file=fileObject)\n",
    "        print(\"   indata<= s_axi_data;\".format(),file=fileObject)  \n",
    "        print(\"  end\".format(),file=fileObject)\n",
    "        print(\"  else if(m_axi_valid==1 && m_axi_ready==1)begin\".format(),file=fileObject)\n",
    "        print(\"   s_axi_ready<=1;\".format(),file=fileObject)\n",
    "        print(\"  end\".format(),file=fileObject)\n",
    "        print(\" end\".format(),file=fileObject)\n",
    "        print(\"end\".format(),file=fileObject)     \n",
    "    else:\n",
    "        print(\"always@(posedge aclk)begin\",file=fileObject)\n",
    "        print(\"end\",file=fileObject)\n",
    "    print(\"endmodule\".format(),file=fileObject) \n",
    "    if(printToFile):\n",
    "        fileObject.close()\n",
    "    return moduleName"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "//scale value in Q3.10 is: 2.014 (original vlaue: 2.015451)\n",
      "binary form of fixedpoint scale value: 010.0000001111\n",
      "`timescale 1ns / 1ps\n",
      "//this module scales input with the desiered width by value: 2.014\n",
      "//the numeric representation is: Q3.10\n",
      "//communication interface standard is AXIStream4  \n",
      "\n",
      "\n",
      "module Fixed_2_014_Multiplier_Q3_10 #(\n",
      "parameter IN_DATA_LENGHT= 13, //value is not changable but for better readability it defined as parameter.\n",
      "parameter OUT_DATA_LENGHT= 26 //value is not changable but for better readability it defined as parameter.\n",
      ")( \n",
      "\n",
      "input aclk,\n",
      "input aresetn,\n",
      "input enable,\n",
      "input [IN_DATA_LENGHT-1:0]s_axi_data,\n",
      "input s_axi_valid,\n",
      "input m_axi_ready,\n",
      "output reg[OUT_DATA_LENGHT-1:0]m_axi_data,\n",
      "output reg m_axi_valid,\n",
      "output reg s_axi_ready\n",
      ");\n",
      "\n",
      "reg outready;\n",
      "reg [OUT_DATA_LENGHT-1:0]outdata;\n",
      "reg inready;\n",
      "reg [IN_DATA_LENGHT-1:0]indata;\n",
      "wire [25:0] shifted1;\n",
      "assign shifted1=s_axi_data<<<1;\n",
      "wire [25:0] shifted2;\n",
      "assign shifted2=s_axi_data>>>7;\n",
      "wire [25:0] shifted3;\n",
      "assign shifted3=s_axi_data>>>8;\n",
      "wire [25:0] shifted4;\n",
      "assign shifted4=s_axi_data>>>9;\n",
      "wire [25:0] shifted5;\n",
      "assign shifted5=s_axi_data>>>10;\n",
      "number of shifted results is: 5\n",
      "number of adder needed is: 3\n",
      "always@(posedge aclk)begin\n",
      " if(enable)begin\n",
      "  if(!aresetn)begin\n",
      "   outdata<=0; \n",
      "   outready<=0;\n",
      "  end\n",
      "  else begin\n",
      "   if(inready==1)begin\n",
      "    outdata<=shifted0+shifted1+shifted2+shifted3+shifted4;\n",
      "    outready<=1\n",
      "   end\n",
      "   else begin\n",
      "    outready<=0;\n",
      "   end\n",
      "  end\n",
      " end\n",
      "end\n",
      "/////////////////AXIStream logic/////////////\n",
      "always @(posedge aclk)begin\n",
      " if(aresetn==0)begin\n",
      "  m_axi_data<=0;\n",
      "  m_axi_valid<=0;\n",
      " end\n",
      " else begin\n",
      "  if(m_axi_ready==1 && m_axi_valid==1)begin\n",
      "   m_axi_valid<=0;\n",
      "  end\n",
      "  else if(outready==1)begin\n",
      "   m_axi_valid<=1;\n",
      "   m_axi_data<=outdata;\n",
      "  end\n",
      " end\n",
      "end\n",
      "always @(posedge aclk)begin\n",
      " if(aresetn==0)begin\n",
      "  s_axi_ready<=1;\n",
      "  inready<=0;\n",
      "  indata<=0;\n",
      " end\n",
      " else begin\n",
      "  inready<=0;\n",
      "  if(s_axi_valid==1 && s_axi_ready==1)begin\n",
      "   s_axi_ready<=0;\n",
      "   inready<=1;\n",
      "   indata<= s_axi_data;\n",
      "  end\n",
      "  else if(m_axi_valid==1 && m_axi_ready==1)begin\n",
      "   s_axi_ready<=1;\n",
      "  end\n",
      " end\n",
      "end\n",
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "scale=2.015451\n",
    "fractionPartLen=10\n",
    "integerPartLen=3\n",
    "filesLocation=\"C:/Users/Delavar/OneDrive/thesis/abbasi/Scripts_/Scripts_/Generator/FixedValueMultiplierGeneratedVerilogCodes\"\n",
    "printToFile=0;\n",
    "#Fixed_Value_Multiplier(scale,integerPartLen,fractionPartLen,filesLocation,printToFile)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
